 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -max_paths 500
        -transition_time
        -capacitance
Design : GCD
Version: F-2011.09-SP4
Date   : Mon Sep 10 16:40:30 2012
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U377/IN1 (NOR2X0)                                0.1452    0.0002 *   0.3844 f
  U377/QN (NOR2X0)                                 0.0618    0.0302     0.4146 r
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.4146 r
  io_result_bits_data[0] (out)                     0.0618    0.0000 *   0.4146 r
  data arrival time                                                     0.4146

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4146
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2854


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U386/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U386/QN (NOR2X0)                                 0.0617    0.0301     0.4146 r
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.4146 r
  io_result_bits_data[11] (out)                    0.0617    0.0000 *   0.4146 r
  data arrival time                                                     0.4146

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4146
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2854


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U385/IN1 (NOR2X0)                                0.1452    0.0002 *   0.3844 f
  U385/QN (NOR2X0)                                 0.0608    0.0296     0.4140 r
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.4140 r
  io_result_bits_data[10] (out)                    0.0608    0.0000 *   0.4140 r
  data arrival time                                                     0.4140

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4140
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2860


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U390/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U390/QN (NOR2X0)                                 0.0602    0.0291     0.4136 r
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.4136 r
  io_result_bits_data[15] (out)                    0.0602    0.0000 *   0.4137 r
  data arrival time                                                     0.4137

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4137
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2863


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U381/IN1 (NOR2X0)                                0.1452    0.0004 *   0.3846 f
  U381/QN (NOR2X0)                                 0.0599    0.0289     0.4135 r
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.4135 r
  io_result_bits_data[6] (out)                     0.0599    0.0000 *   0.4135 r
  data arrival time                                                     0.4135

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4135
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2865


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U378/IN1 (NOR2X0)                                0.1452    0.0002 *   0.3844 f
  U378/QN (NOR2X0)                                 0.0601    0.0291     0.4135 r
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.4135 r
  io_result_bits_data[3] (out)                     0.0601    0.0000 *   0.4135 r
  data arrival time                                                     0.4135

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4135
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2865


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U382/IN1 (NOR2X0)                                0.1452    0.0002 *   0.3844 f
  U382/QN (NOR2X0)                                 0.0600    0.0290     0.4134 r
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.4134 r
  io_result_bits_data[7] (out)                     0.0600    0.0000 *   0.4134 r
  data arrival time                                                     0.4134

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4134
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2866


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U379/IN1 (NOR2X0)                                0.1452    0.0002 *   0.3844 f
  U379/QN (NOR2X0)                                 0.0600    0.0290     0.4134 r
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.4134 r
  io_result_bits_data[4] (out)                     0.0600    0.0000 *   0.4134 r
  data arrival time                                                     0.4134

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4134
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2866


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U376/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U376/QN (NOR2X0)                                 0.0586    0.0281     0.4126 r
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.4126 r
  io_result_bits_data[1] (out)                     0.0586    0.0000 *   0.4126 r
  data arrival time                                                     0.4126

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4126
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2874


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U391/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3844 f
  U391/QN (NOR2X0)                                 0.0582    0.0279     0.4123 r
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.4123 r
  io_result_bits_data[2] (out)                     0.0582    0.0000 *   0.4123 r
  data arrival time                                                     0.4123

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4123
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2877


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U384/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U384/QN (NOR2X0)                                 0.0582    0.0279     0.4123 r
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.4123 r
  io_result_bits_data[9] (out)                     0.0582    0.0000 *   0.4123 r
  data arrival time                                                     0.4123

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4123
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2877


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U389/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U389/QN (NOR2X0)                                 0.0580    0.0277     0.4123 r
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.4123 r
  io_result_bits_data[14] (out)                    0.0580    0.0000 *   0.4123 r
  data arrival time                                                     0.4123

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4123
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2877


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U387/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U387/QN (NOR2X0)                                 0.0581    0.0278     0.4123 r
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.4123 r
  io_result_bits_data[12] (out)                    0.0581    0.0000 *   0.4123 r
  data arrival time                                                     0.4123

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4123
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2877


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U383/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U383/QN (NOR2X0)                                 0.0579    0.0277     0.4122 r
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.4122 r
  io_result_bits_data[8] (out)                     0.0579    0.0000 *   0.4122 r
  data arrival time                                                     0.4122

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4122
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2878


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U380/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U380/QN (NOR2X0)                                 0.0576    0.0275     0.4120 r
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.4120 r
  io_result_bits_data[5] (out)                     0.0576    0.0000 *   0.4120 r
  data arrival time                                                     0.4120

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4120
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2880


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U388/IN1 (NOR2X0)                                0.1452    0.0003 *   0.3845 f
  U388/QN (NOR2X0)                                 0.0571    0.0272     0.4116 r
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.4116 r
  io_result_bits_data[13] (out)                    0.0571    0.0000 *   0.4116 r
  data arrival time                                                     0.4116

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4116
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2884


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U377/IN1 (NOR2X0)                                0.1716    0.0002 *   0.3658 r
  U377/QN (NOR2X0)                                 0.0561    0.0374     0.4032 f
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.4032 f
  io_result_bits_data[0] (out)                     0.0561    0.0000 *   0.4032 f
  data arrival time                                                     0.4032

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4032
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2968


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U386/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3658 r
  U386/QN (NOR2X0)                                 0.0560    0.0374     0.4032 f
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.4032 f
  io_result_bits_data[11] (out)                    0.0560    0.0000 *   0.4032 f
  data arrival time                                                     0.4032

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4032
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2968


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U385/IN1 (NOR2X0)                                0.1716    0.0002 *   0.3658 r
  U385/QN (NOR2X0)                                 0.0554    0.0368     0.4026 f
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.4026 f
  io_result_bits_data[10] (out)                    0.0554    0.0000 *   0.4026 f
  data arrival time                                                     0.4026

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4026
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2974


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U390/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3659 r
  U390/QN (NOR2X0)                                 0.0549    0.0364     0.4023 f
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.4023 f
  io_result_bits_data[15] (out)                    0.0549    0.0000 *   0.4023 f
  data arrival time                                                     0.4023

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4023
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2977


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U381/IN1 (NOR2X0)                                0.1716    0.0004 *   0.3659 r
  U381/QN (NOR2X0)                                 0.0547    0.0362     0.4021 f
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.4021 f
  io_result_bits_data[6] (out)                     0.0547    0.0000 *   0.4021 f
  data arrival time                                                     0.4021

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4021
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2979


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U378/IN1 (NOR2X0)                                0.1716    0.0002 *   0.3658 r
  U378/QN (NOR2X0)                                 0.0548    0.0363     0.4021 f
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.4021 f
  io_result_bits_data[3] (out)                     0.0548    0.0000 *   0.4021 f
  data arrival time                                                     0.4021

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4021
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2979


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U382/IN1 (NOR2X0)                                0.1716    0.0002 *   0.3658 r
  U382/QN (NOR2X0)                                 0.0547    0.0362     0.4020 f
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.4020 f
  io_result_bits_data[7] (out)                     0.0547    0.0000 *   0.4020 f
  data arrival time                                                     0.4020

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4020
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2980


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U379/IN1 (NOR2X0)                                0.1716    0.0002 *   0.3658 r
  U379/QN (NOR2X0)                                 0.0547    0.0362     0.4020 f
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.4020 f
  io_result_bits_data[4] (out)                     0.0547    0.0000 *   0.4020 f
  data arrival time                                                     0.4020

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4020
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2980


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U376/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3658 r
  U376/QN (NOR2X0)                                 0.0538    0.0354     0.4012 f
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.4012 f
  io_result_bits_data[1] (out)                     0.0538    0.0000 *   0.4012 f
  data arrival time                                                     0.4012

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4012
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2988


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U391/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3658 r
  U391/QN (NOR2X0)                                 0.0535    0.0351     0.4009 f
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.4009 f
  io_result_bits_data[2] (out)                     0.0535    0.0000 *   0.4009 f
  data arrival time                                                     0.4009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2991


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U384/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3658 r
  U384/QN (NOR2X0)                                 0.0534    0.0351     0.4009 f
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.4009 f
  io_result_bits_data[9] (out)                     0.0534    0.0000 *   0.4009 f
  data arrival time                                                     0.4009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2991


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U389/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3659 r
  U389/QN (NOR2X0)                                 0.0533    0.0350     0.4009 f
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.4009 f
  io_result_bits_data[14] (out)                    0.0533    0.0000 *   0.4009 f
  data arrival time                                                     0.4009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2991


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U387/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3659 r
  U387/QN (NOR2X0)                                 0.0533    0.0350     0.4009 f
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.4009 f
  io_result_bits_data[12] (out)                    0.0533    0.0000 *   0.4009 f
  data arrival time                                                     0.4009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2991


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U383/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3658 r
  U383/QN (NOR2X0)                                 0.0532    0.0349     0.4008 f
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.4008 f
  io_result_bits_data[8] (out)                     0.0532    0.0000 *   0.4008 f
  data arrival time                                                     0.4008

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4008
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2992


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U380/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3659 r
  U380/QN (NOR2X0)                                 0.0530    0.0347     0.4006 f
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.4006 f
  io_result_bits_data[5] (out)                     0.0530    0.0000 *   0.4006 f
  data arrival time                                                     0.4006

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4006
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2994


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U388/IN1 (NOR2X0)                                0.1716    0.0003 *   0.3658 r
  U388/QN (NOR2X0)                                 0.0526    0.0344     0.4002 f
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.4002 f
  io_result_bits_data[13] (out)                    0.0526    0.0000 *   0.4002 f
  data arrival time                                                     0.4002

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.4002
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2998


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_val
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  io_result_val (out)                              0.1195    0.0000 *   0.2798 r
  data arrival time                                                     0.2798

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2798
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4202


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: io_result_val
            (output port clocked by ideal_clock1)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  io_result_val (out)                              0.0991    0.0000 *   0.2765 f
  data arrival time                                                     0.2765

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2765
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4235


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  reset (in)                                                      0.0621    0.0282     0.2282 f
  reset (net)                                   4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                                0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                                 0.0532    0.0333     0.2619 r
  n341 (net)                                    2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                                              0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                               0.6740    0.3513     0.6132 f
  n351 (net)                                   33      78.0726              0.0000     0.6132 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.6133 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.7163 r
  n352 (net)                                    2       9.7148              0.0000     0.7163 r
  U296/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.7164 r
  U296/QN (NAND2X0)                                               0.0960    0.0602     0.7766 f
  N67 (net)                                     1       4.4232              0.0000     0.7766 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7766 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7766 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.7766 f
  data arrival time                                                                    0.7766

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.7766
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0151


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  reset (in)                                                      0.0621    0.0282     0.2282 f
  reset (net)                                   4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                                0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                                 0.0532    0.0333     0.2619 r
  n341 (net)                                    2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                                              0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                               0.6740    0.3513     0.6132 f
  n351 (net)                                   33      78.0726              0.0000     0.6132 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.6133 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.7163 r
  n352 (net)                                    2       9.7148              0.0000     0.7163 r
  U295/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.7165 r
  U295/QN (NAND2X0)                                               0.0899    0.0557     0.7722 f
  N63 (net)                                     1       3.6086              0.0000     0.7722 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7722 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7722 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.7723 f
  data arrival time                                                                    0.7723

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.7723
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0213


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U214/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5873 r
  U214/QN (NAND2X0)                                0.2310    0.1187     0.7060 f
  n287 (net)                     1       6.4075              0.0000     0.7060 f
  A_reg_11_/SETB (DFFSSRX1)                        0.2310    0.0001 *   0.7061 f
  data arrival time                                                     0.7061

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1641     0.7359
  data required time                                                    0.7359
  -------------------------------------------------------------------------------
  data required time                                                    0.7359
  data arrival time                                                    -0.7061
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0297


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U214/IN1 (NAND2X0)                               0.6740    0.0018 *   0.6149 f
  U214/QN (NAND2X0)                                0.2296    0.1122     0.7271 r
  n287 (net)                     1       6.4075              0.0000     0.7271 r
  A_reg_11_/SETB (DFFSSRX1)                        0.2296    0.0001 *   0.7272 r
  data arrival time                                                     0.7272

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1374     0.7626
  data required time                                                    0.7626
  -------------------------------------------------------------------------------
  data required time                                                    0.7626
  data arrival time                                                    -0.7272
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0353


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  io_operands_val (in)                                            0.0099    0.0020     0.2020 f
  io_operands_val (net)                         1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                                              0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                               0.0663    0.0349     0.2369 r
  n339 (net)                                    2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                                              0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                               0.6740    0.3550     0.5919 f
  n351 (net)                                   33      78.0726              0.0000     0.5919 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.5921 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.6950 r
  n352 (net)                                    2       9.7148              0.0000     0.6950 r
  U296/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.6952 r
  U296/QN (NAND2X0)                                               0.0960    0.0602     0.7554 f
  N67 (net)                                     1       4.4232              0.0000     0.7554 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7554 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7554 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.7554 f
  data arrival time                                                                    0.7554

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0364


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 f
  io_operands_val (in)                                            0.0099    0.0020     0.2020 f
  io_operands_val (net)                         1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                                              0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                               0.0663    0.0349     0.2369 r
  n339 (net)                                    2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                                              0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                               0.6740    0.3550     0.5919 f
  n351 (net)                                   33      78.0726              0.0000     0.5919 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.5921 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.6950 r
  n352 (net)                                    2       9.7148              0.0000     0.6950 r
  U295/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.6953 r
  U295/QN (NAND2X0)                                               0.0899    0.0557     0.7510 f
  N63 (net)                                     1       3.6086              0.0000     0.7510 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7510 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7510 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.7510 f
  data arrival time                                                                    0.7510

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.7510
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0426


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U217/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5874 r
  U217/QN (NAND2X0)                                0.2131    0.1025     0.6899 f
  n312 (net)                     1       4.5289              0.0000     0.6899 f
  A_reg_13_/SETB (DFFSSRX1)                        0.2131    0.0001 *   0.6900 f
  data arrival time                                                     0.6900

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1611     0.7389
  data required time                                                    0.7389
  -------------------------------------------------------------------------------
  data required time                                                    0.7389
  data arrival time                                                    -0.6900
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0489


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U214/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5675 r
  U214/QN (NAND2X0)                                0.2310    0.1187     0.6861 f
  n287 (net)                     1       6.4075              0.0000     0.6861 f
  A_reg_11_/SETB (DFFSSRX1)                        0.2310    0.0001 *   0.6863 f
  data arrival time                                                     0.6863

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1641     0.7359
  data required time                                                    0.7359
  -------------------------------------------------------------------------------
  data required time                                                    0.7359
  data arrival time                                                    -0.6863
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0496


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U217/IN1 (NAND2X0)                               0.6740    0.0018 *   0.6150 f
  U217/QN (NAND2X0)                                0.2103    0.0966     0.7116 r
  n312 (net)                     1       4.5289              0.0000     0.7116 r
  A_reg_13_/SETB (DFFSSRX1)                        0.2103    0.0001 *   0.7117 r
  data arrival time                                                     0.7117

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1365     0.7635
  data required time                                                    0.7635
  -------------------------------------------------------------------------------
  data required time                                                    0.7635
  data arrival time                                                    -0.7117
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0518


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U214/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5937 f
  U214/QN (NAND2X0)                                0.2296    0.1122     0.7059 r
  n287 (net)                     1       6.4075              0.0000     0.7059 r
  A_reg_11_/SETB (DFFSSRX1)                        0.2296    0.0001 *   0.7060 r
  data arrival time                                                     0.7060

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1374     0.7626
  data required time                                                    0.7626
  -------------------------------------------------------------------------------
  data required time                                                    0.7626
  data arrival time                                                    -0.7060
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0566


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U187/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5866 r
  U187/QN (NAND2X0)                                0.1985    0.0894     0.6760 f
  n124 (net)                     1       3.1092              0.0000     0.6760 f
  B_reg_10_/SETB (DFFSSRX1)                        0.1985    0.0000 *   0.6760 f
  data arrival time                                                     0.6760

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1587     0.7413
  data required time                                                    0.7413
  -------------------------------------------------------------------------------
  data required time                                                    0.7413
  data arrival time                                                    -0.6760
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0653


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U179/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5869 r
  U179/QN (NAND2X0)                                0.1979    0.0888     0.6757 f
  n128 (net)                     1       3.0542              0.0000     0.6757 f
  B_reg_13_/SETB (DFFSSRX1)                        0.1979    0.0000 *   0.6757 f
  data arrival time                                                     0.6757

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1586     0.7414
  data required time                                                    0.7414
  -------------------------------------------------------------------------------
  data required time                                                    0.7414
  data arrival time                                                    -0.6757
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0657


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U187/IN1 (NAND2X0)                               0.6740    0.0011 *   0.6142 f
  U187/QN (NAND2X0)                                0.1947    0.0837     0.6980 r
  n124 (net)                     1       3.1092              0.0000     0.6980 r
  B_reg_10_/SETB (DFFSSRX1)                        0.1947    0.0000 *   0.6980 r
  data arrival time                                                     0.6980

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6980
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0663


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U179/IN1 (NAND2X0)                               0.6740    0.0014 *   0.6145 f
  U179/QN (NAND2X0)                                0.1940    0.0832     0.6977 r
  n128 (net)                     1       3.0542              0.0000     0.6977 r
  B_reg_13_/SETB (DFFSSRX1)                        0.1940    0.0000 *   0.6977 r
  data arrival time                                                     0.6977

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6977
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0666


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U217/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5675 r
  U217/QN (NAND2X0)                                0.2131    0.1025     0.6701 f
  n312 (net)                     1       4.5289              0.0000     0.6701 f
  A_reg_13_/SETB (DFFSSRX1)                        0.2131    0.0001 *   0.6701 f
  data arrival time                                                     0.6701

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1611     0.7389
  data required time                                                    0.7389
  -------------------------------------------------------------------------------
  data required time                                                    0.7389
  data arrival time                                                    -0.6701
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0687


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U195/IN1 (NAND2X0)                               0.6839    0.0016 *   0.5871 r
  U195/QN (NAND2X0)                                0.2062    0.0963     0.6835 f
  n132 (net)                     1       3.8062              0.0000     0.6835 f
  U194/IN2 (NAND2X0)                               0.2062    0.0000 *   0.6835 f
  U194/QN (NAND2X0)                                0.1078    0.0671     0.7506 r
  N52 (net)                      1       3.5226              0.0000     0.7506 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7507 r
  data arrival time                                                     0.7507

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7507
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0708


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U217/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5938 f
  U217/QN (NAND2X0)                                0.2103    0.0966     0.6904 r
  n312 (net)                     1       4.5289              0.0000     0.6904 r
  A_reg_13_/SETB (DFFSSRX1)                        0.2103    0.0001 *   0.6905 r
  data arrival time                                                     0.6905

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1365     0.7635
  data required time                                                    0.7635
  -------------------------------------------------------------------------------
  data required time                                                    0.7635
  data arrival time                                                    -0.6905
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0730


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U165/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5869 r
  U165/QN (NAND2X0)                                0.2047    0.0949     0.6818 f
  n200 (net)                     1       3.6567              0.0000     0.6818 f
  U164/IN2 (NAND2X0)                               0.2047    0.0000 *   0.6818 f
  U164/QN (NAND2X0)                                0.1040    0.0645     0.7463 r
  N23 (net)                      1       3.1237              0.0000     0.7463 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7464 r
  data arrival time                                                     0.7464

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7464
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0758


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  reset (in)                                                      0.0726    0.0277     0.2277 r
  reset (net)                                   4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                                0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                                 0.0480    0.0357     0.2637 f
  n341 (net)                                    2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                                              0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                               0.6839    0.3218     0.5855 r
  n351 (net)                                   33      78.0726              0.0000     0.5855 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5857 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6939 f
  n352 (net)                                    2       9.7148              0.0000     0.6939 f
  U296/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6940 f
  U296/QN (NAND2X0)                                               0.1173    0.0731     0.7672 r
  N67 (net)                                     1       4.4232              0.0000     0.7672 r
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7672 r
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7672 r
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.1173    0.0001 *   0.7672 r
  data arrival time                                                                    0.7672

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0569     0.8431
  data required time                                                                   0.8431
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8431
  data arrival time                                                                   -0.7672
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0759


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U121/IN1 (NAND2X0)                               0.6839    0.0012 *   0.5868 r
  U121/QN (NAND2X0)                                0.2093    0.0991     0.6858 f
  n110 (net)                     1       4.1222              0.0000     0.6858 f
  U120/IN2 (NAND2X0)                               0.2093    0.0001 *   0.6859 f
  U120/QN (NAND2X0)                                0.0986    0.0605     0.7464 r
  N40 (net)                      1       2.3832              0.0000     0.7464 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7464 r
  data arrival time                                                     0.7464

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7464
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0768


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U155/IN1 (NAND2X0)                               0.6839    0.0017 *   0.5872 r
  U155/QN (NAND2X0)                                0.1901    0.0819     0.6691 f
  n215 (net)                     1       2.3613              0.0000     0.6691 f
  U154/IN2 (NAND2X0)                               0.1901    0.0000 *   0.6691 f
  U154/QN (NAND2X0)                                0.1145    0.0720     0.7410 r
  N25 (net)                      1       4.8240              0.0000     0.7410 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7411 r
  data arrival time                                                     0.7411

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7411
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0791


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  B_reg_11_/D (DFFSSRX1)                           0.6740    0.0006 *   0.6137 f
  data arrival time                                                     0.6137

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.6137
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0811


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  A_reg_10_/D (DFFSSRX1)                           0.6740    0.0003 *   0.6135 f
  data arrival time                                                     0.6135

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.6135
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0814


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U173/IN1 (NAND2X0)                               0.6839    0.0016 *   0.5871 r
  U173/QN (NAND2X0)                                0.1974    0.0884     0.6755 f
  n182 (net)                     1       3.0155              0.0000     0.6755 f
  U172/IN2 (NAND2X0)                               0.1974    0.0000 *   0.6756 f
  U172/QN (NAND2X0)                                0.1043    0.0651     0.7407 r
  N21 (net)                      1       3.3638              0.0000     0.7407 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7407 r
  data arrival time                                                     0.7407

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7407
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0814


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  reset (in)                                                      0.0726    0.0277     0.2277 r
  reset (net)                                   4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                                0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                                 0.0480    0.0357     0.2637 f
  n341 (net)                                    2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                                              0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                               0.6839    0.3218     0.5855 r
  n351 (net)                                   33      78.0726              0.0000     0.5855 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5857 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6939 f
  n352 (net)                                    2       9.7148              0.0000     0.6939 f
  U295/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6941 f
  U295/QN (NAND2X0)                                               0.1106    0.0687     0.7628 r
  N63 (net)                                     1       3.6086              0.0000     0.7628 r
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7628 r
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7628 r
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.1106    0.0000 *   0.7628 r
  data arrival time                                                                    0.7628

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0556     0.8444
  data required time                                                                   0.8444
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8444
  data arrival time                                                                   -0.7628
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0815


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U170/IN1 (NAND2X0)                               0.6839    0.0019 *   0.5874 r
  U170/QN (NAND2X0)                                0.1960    0.0871     0.6745 f
  n191 (net)                     1       2.8847              0.0000     0.6745 f
  U169/IN2 (NAND2X0)                               0.1960    0.0000 *   0.6745 f
  U169/QN (NAND2X0)                                0.1023    0.0637     0.7383 r
  N22 (net)                      1       3.1699              0.0000     0.7383 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7383 r
  data arrival time                                                     0.7383

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7383
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0842


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U187/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5668 r
  U187/QN (NAND2X0)                                0.1985    0.0894     0.6561 f
  n124 (net)                     1       3.1092              0.0000     0.6561 f
  B_reg_10_/SETB (DFFSSRX1)                        0.1985    0.0000 *   0.6562 f
  data arrival time                                                     0.6562

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1587     0.7413
  data required time                                                    0.7413
  -------------------------------------------------------------------------------
  data required time                                                    0.7413
  data arrival time                                                    -0.6562
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0852


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U179/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5670 r
  U179/QN (NAND2X0)                                0.1979    0.0888     0.6559 f
  n128 (net)                     1       3.0542              0.0000     0.6559 f
  B_reg_13_/SETB (DFFSSRX1)                        0.1979    0.0000 *   0.6559 f
  data arrival time                                                     0.6559

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1586     0.7414
  data required time                                                    0.7414
  -------------------------------------------------------------------------------
  data required time                                                    0.7414
  data arrival time                                                    -0.6559
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0855


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U187/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5930 f
  U187/QN (NAND2X0)                                0.1947    0.0837     0.6767 r
  n124 (net)                     1       3.1092              0.0000     0.6767 r
  B_reg_10_/SETB (DFFSSRX1)                        0.1947    0.0000 *   0.6768 r
  data arrival time                                                     0.6768

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6768
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0875


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U179/IN1 (NAND2X0)                               0.6740    0.0014 *   0.5933 f
  U179/QN (NAND2X0)                                0.1940    0.0832     0.6765 r
  n128 (net)                     1       3.0542              0.0000     0.6765 r
  B_reg_13_/SETB (DFFSSRX1)                        0.1940    0.0000 *   0.6765 r
  data arrival time                                                     0.6765

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6765
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0878


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U130/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5867 r
  U130/QN (NAND2X0)                                0.1965    0.0876     0.6743 f
  n120 (net)                     1       2.9346              0.0000     0.6743 f
  U129/IN2 (NAND2X0)                               0.1965    0.0000 *   0.6743 f
  U129/QN (NAND2X0)                                0.0984    0.0610     0.7353 r
  N45 (net)                      1       2.6997              0.0000     0.7353 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7353 r
  data arrival time                                                     0.7353

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7353
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0879


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U192/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5869 r
  U192/QN (NAND2X0)                                0.1846    0.0770     0.6639 f
  n303 (net)                     1       1.8749              0.0000     0.6639 f
  U191/IN2 (NAND2X0)                               0.1846    0.0000 *   0.6639 f
  U191/QN (NAND2X0)                                0.1087    0.0685     0.7324 r
  N32 (net)                      1       4.2739              0.0000     0.7324 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7324 r
  data arrival time                                                     0.7324

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7324
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0889


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U225/IN1 (NAND2X0)                               0.6839    0.0015 *   0.5870 r
  U225/QN (NAND2X0)                                0.1880    0.0800     0.6670 f
  n337 (net)                     1       2.1728              0.0000     0.6670 f
  U224/IN2 (NAND2X0)                               0.1880    0.0000 *   0.6670 f
  U224/QN (NAND2X0)                                0.1050    0.0660     0.7330 r
  N35 (net)                      1       3.7065              0.0000     0.7330 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.7330 r
  data arrival time                                                     0.7330

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.7330
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0890


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U195/IN1 (NAND2X0)                               0.6839    0.0016 *   0.5673 r
  U195/QN (NAND2X0)                                0.2062    0.0963     0.6636 f
  n132 (net)                     1       3.8062              0.0000     0.6636 f
  U194/IN2 (NAND2X0)                               0.2062    0.0000 *   0.6637 f
  U194/QN (NAND2X0)                                0.1078    0.0671     0.7308 r
  N52 (net)                      1       3.5226              0.0000     0.7308 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7308 r
  data arrival time                                                     0.7308

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7308
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0906


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U185/IN1 (NAND2X0)                               0.6839    0.0012 *   0.5867 r
  U185/QN (NAND2X0)                                0.1950    0.0862     0.6729 f
  n129 (net)                     1       2.7949              0.0000     0.6729 f
  U184/IN2 (NAND2X0)                               0.1950    0.0000 *   0.6730 f
  U184/QN (NAND2X0)                                0.0966    0.0597     0.7327 r
  N51 (net)                      1       2.5262              0.0000     0.7327 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7327 r
  data arrival time                                                     0.7327

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7327
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0909


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U195/IN1 (NAND2X0)                               0.6740    0.0016 *   0.6148 f
  U195/QN (NAND2X0)                                0.2028    0.0907     0.7054 r
  n132 (net)                     1       3.8062              0.0000     0.7054 r
  U194/IN2 (NAND2X0)                               0.2028    0.0000 *   0.7055 r
  U194/QN (NAND2X0)                                0.0869    0.0544     0.7599 f
  N52 (net)                      1       3.5226              0.0000     0.7599 f
  B_reg_15_/D (DFFX1)                              0.0869    0.0000 *   0.7599 f
  data arrival time                                                     0.7599

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0490     0.8510
  data required time                                                    0.8510
  -------------------------------------------------------------------------------
  data required time                                                    0.8510
  data arrival time                                                    -0.7599
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0911


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U127/IN1 (NAND2X0)                               0.6839    0.0017 *   0.5872 r
  U127/QN (NAND2X0)                                0.1932    0.0846     0.6718 f
  n118 (net)                     1       2.6376              0.0000     0.6718 f
  U126/IN2 (NAND2X0)                               0.1932    0.0000 *   0.6718 f
  U126/QN (NAND2X0)                                0.0964    0.0597     0.7316 r
  N44 (net)                      1       2.5577              0.0000     0.7316 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7316 r
  data arrival time                                                     0.7316

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7316
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0920


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U220/IN1 (NAND2X0)                               0.6839    0.0015 *   0.5870 r
  U220/QN (NAND2X0)                                0.1837    0.0761     0.6632 f
  n319 (net)                     1       1.7940              0.0000     0.6632 f
  U219/IN2 (NAND2X0)                               0.1837    0.0000 *   0.6632 f
  U219/QN (NAND2X0)                                0.1055    0.0664     0.7296 r
  N34 (net)                      1       3.8931              0.0000     0.7296 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.7296 r
  data arrival time                                                     0.7296

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.7296
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0923


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U148/IN1 (NAND2X0)                               0.6839    0.0013 *   0.5868 r
  U148/QN (NAND2X0)                                0.1826    0.0751     0.6620 f
  n259 (net)                     1       1.6948              0.0000     0.6620 f
  U147/IN2 (NAND2X0)                               0.1826    0.0000 *   0.6620 f
  U147/QN (NAND2X0)                                0.1062    0.0669     0.7289 r
  N28 (net)                      1       4.0204              0.0000     0.7289 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7289 r
  data arrival time                                                     0.7289

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7289
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0928


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U136/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5873 r
  U136/QN (NAND2X0)                                0.1923    0.0839     0.6712 f
  n106 (net)                     1       2.5620              0.0000     0.6712 f
  U135/IN2 (NAND2X0)                               0.1923    0.0000 *   0.6712 f
  U135/QN (NAND2X0)                                0.0944    0.0583     0.7296 r
  N38 (net)                      1       2.3388              0.0000     0.7296 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.7296 r
  data arrival time                                                     0.7296

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.7296
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0944


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U165/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5670 r
  U165/QN (NAND2X0)                                0.2047    0.0949     0.6619 f
  n200 (net)                     1       3.6567              0.0000     0.6619 f
  U164/IN2 (NAND2X0)                               0.2047    0.0000 *   0.6620 f
  U164/QN (NAND2X0)                                0.1040    0.0645     0.7265 r
  N23 (net)                      1       3.1237              0.0000     0.7265 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7265 r
  data arrival time                                                     0.7265

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7265
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0957


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  io_operands_val (in)                                            0.0130    0.0019     0.2019 r
  io_operands_val (net)                         1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                                              0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                               0.0666    0.0383     0.2402 f
  n339 (net)                                    2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                                              0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                               0.6839    0.3255     0.5657 r
  n351 (net)                                   33      78.0726              0.0000     0.5657 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5658 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6740 f
  n352 (net)                                    2       9.7148              0.0000     0.6740 f
  U296/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6742 f
  U296/QN (NAND2X0)                                               0.1173    0.0731     0.7473 r
  N67 (net)                                     1       4.4232              0.0000     0.7473 r
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7473 r
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7473 r
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.1173    0.0001 *   0.7474 r
  data arrival time                                                                    0.7474

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0569     0.8431
  data required time                                                                   0.8431
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8431
  data arrival time                                                                   -0.7474
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0958


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U165/IN1 (NAND2X0)                               0.6740    0.0014 *   0.6145 f
  U165/QN (NAND2X0)                                0.2011    0.0892     0.7038 r
  n200 (net)                     1       3.6567              0.0000     0.7038 r
  U164/IN2 (NAND2X0)                               0.2011    0.0000 *   0.7038 r
  U164/QN (NAND2X0)                                0.0836    0.0519     0.7557 f
  N23 (net)                      1       3.1237              0.0000     0.7557 f
  A_reg_3_/D (DFFX1)                               0.0836    0.0000 *   0.7557 f
  data arrival time                                                     0.7557

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0482     0.8518
  data required time                                                    0.8518
  -------------------------------------------------------------------------------
  data required time                                                    0.8518
  data arrival time                                                    -0.7557
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0960


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U139/IN1 (NAND2X0)                               0.6839    0.0013 *   0.5868 r
  U139/QN (NAND2X0)                                0.1915    0.0832     0.6699 f
  n108 (net)                     1       2.4912              0.0000     0.6699 f
  U138/IN2 (NAND2X0)                               0.1915    0.0000 *   0.6700 f
  U138/QN (NAND2X0)                                0.0939    0.0580     0.7280 r
  N39 (net)                      1       2.3022              0.0000     0.7280 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7280 r
  data arrival time                                                     0.7280

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7280
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0961


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U121/IN1 (NAND2X0)                               0.6839    0.0012 *   0.5669 r
  U121/QN (NAND2X0)                                0.2093    0.0991     0.6660 f
  n110 (net)                     1       4.1222              0.0000     0.6660 f
  U120/IN2 (NAND2X0)                               0.2093    0.0001 *   0.6660 f
  U120/QN (NAND2X0)                                0.0986    0.0605     0.7265 r
  N40 (net)                      1       2.3832              0.0000     0.7265 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7266 r
  data arrival time                                                     0.7266

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7266
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0966


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U158/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5870 r
  U158/QN (NAND2X0)                                0.1909    0.0826     0.6696 f
  n206 (net)                     1       2.4357              0.0000     0.6696 f
  U157/IN2 (NAND2X0)                               0.1909    0.0000 *   0.6696 f
  U157/QN (NAND2X0)                                0.0931    0.0575     0.7271 r
  N24 (net)                      1       2.2321              0.0000     0.7271 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7271 r
  data arrival time                                                     0.7271

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7271
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0971


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U121/IN1 (NAND2X0)                               0.6740    0.0012 *   0.6144 f
  U121/QN (NAND2X0)                                0.2061    0.0933     0.7077 r
  n110 (net)                     1       4.1222              0.0000     0.7077 r
  U120/IN2 (NAND2X0)                               0.2061    0.0001 *   0.7077 r
  U120/QN (NAND2X0)                                0.0790    0.0477     0.7555 f
  N40 (net)                      1       2.3832              0.0000     0.7555 f
  B_reg_3_/D (DFFX1)                               0.0790    0.0000 *   0.7555 f
  data arrival time                                                     0.7555

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0472     0.8528
  data required time                                                    0.8528
  -------------------------------------------------------------------------------
  data required time                                                    0.8528
  data arrival time                                                    -0.7555
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0974


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U155/IN1 (NAND2X0)                               0.6740    0.0017 *   0.6148 f
  U155/QN (NAND2X0)                                0.1858    0.0762     0.6910 r
  n215 (net)                     1       2.3613              0.0000     0.6910 r
  U154/IN2 (NAND2X0)                               0.1858    0.0000 *   0.6911 r
  U154/QN (NAND2X0)                                0.0932    0.0600     0.7511 f
  N25 (net)                      1       4.8240              0.0000     0.7511 f
  A_reg_5_/D (DFFX1)                               0.0932    0.0001 *   0.7512 f
  data arrival time                                                     0.7512

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0505     0.8495
  data required time                                                    0.8495
  -------------------------------------------------------------------------------
  data required time                                                    0.8495
  data arrival time                                                    -0.7512
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0983


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U155/IN1 (NAND2X0)                               0.6839    0.0017 *   0.5674 r
  U155/QN (NAND2X0)                                0.1901    0.0819     0.6492 f
  n215 (net)                     1       2.3613              0.0000     0.6492 f
  U154/IN2 (NAND2X0)                               0.1901    0.0000 *   0.6492 f
  U154/QN (NAND2X0)                                0.1145    0.0720     0.7212 r
  N25 (net)                      1       4.8240              0.0000     0.7212 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7213 r
  data arrival time                                                     0.7213

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7213
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0989


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U189/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5866 r
  U189/QN (NAND2X0)                                0.1828    0.0754     0.6620 f
  n126 (net)                     1       1.7169              0.0000     0.6620 f
  U188/IN2 (NAND2X0)                               0.1828    0.0000 *   0.6620 f
  U188/QN (NAND2X0)                                0.0980    0.0613     0.7233 r
  N49 (net)                      1       3.0328              0.0000     0.7233 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7233 r
  data arrival time                                                     0.7233

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7233
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1000


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U124/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5873 r
  U124/QN (NAND2X0)                                0.1875    0.0795     0.6669 f
  n112 (net)                     1       2.1296              0.0000     0.6669 f
  U123/IN2 (NAND2X0)                               0.1875    0.0000 *   0.6669 f
  U123/QN (NAND2X0)                                0.0921    0.0570     0.7238 r
  N41 (net)                      1       2.2102              0.0000     0.7238 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7239 r
  data arrival time                                                     0.7239

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7239
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1006


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U173/IN1 (NAND2X0)                               0.6839    0.0016 *   0.5673 r
  U173/QN (NAND2X0)                                0.1974    0.0884     0.6557 f
  n182 (net)                     1       3.0155              0.0000     0.6557 f
  U172/IN2 (NAND2X0)                               0.1974    0.0000 *   0.6557 f
  U172/QN (NAND2X0)                                0.1043    0.0651     0.7208 r
  N21 (net)                      1       3.3638              0.0000     0.7208 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7209 r
  data arrival time                                                     0.7209

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7209
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1013


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U173/IN1 (NAND2X0)                               0.6740    0.0016 *   0.6147 f
  U173/QN (NAND2X0)                                0.1936    0.0828     0.6975 r
  n182 (net)                     1       3.0155              0.0000     0.6975 r
  U172/IN2 (NAND2X0)                               0.1936    0.0000 *   0.6976 r
  U172/QN (NAND2X0)                                0.0838    0.0528     0.7504 f
  N21 (net)                      1       3.3638              0.0000     0.7504 f
  A_reg_1_/D (DFFX1)                               0.0838    0.0000 *   0.7504 f
  data arrival time                                                     0.7504

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0483     0.8517
  data required time                                                    0.8517
  -------------------------------------------------------------------------------
  data required time                                                    0.8517
  data arrival time                                                    -0.7504
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1013


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  io_operands_val (in)                                            0.0130    0.0019     0.2019 r
  io_operands_val (net)                         1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                                              0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                               0.0666    0.0383     0.2402 f
  n339 (net)                                    2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                                              0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                               0.6839    0.3255     0.5657 r
  n351 (net)                                   33      78.0726              0.0000     0.5657 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5658 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6740 f
  n352 (net)                                    2       9.7148              0.0000     0.6740 f
  U295/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6743 f
  U295/QN (NAND2X0)                                               0.1106    0.0687     0.7430 r
  N63 (net)                                     1       3.6086              0.0000     0.7430 r
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7430 r
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7430 r
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.1106    0.0000 *   0.7430 r
  data arrival time                                                                    0.7430

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0556     0.8444
  data required time                                                                   0.8444
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8444
  data arrival time                                                                   -0.7430
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1014


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U181/IN1 (NAND2X0)                               0.6839    0.0019 *   0.5875 r
  U181/QN (NAND2X0)                                0.1840    0.0764     0.6639 f
  n122 (net)                     1       1.8220              0.0000     0.6639 f
  U180/IN2 (NAND2X0)                               0.1840    0.0000 *   0.6639 f
  U180/QN (NAND2X0)                                0.0940    0.0584     0.7223 r
  N46 (net)                      1       2.5175              0.0000     0.7223 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.7223 r
  data arrival time                                                     0.7223

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7223
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1018


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  B_reg_11_/D (DFFSSRX1)                           0.6740    0.0006 *   0.5925 f
  data arrival time                                                     0.5925

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.5925
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1024


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U176/IN1 (NAND2X0)                               0.6839    0.0020 *   0.5875 r
  U176/QN (NAND2X0)                                0.1830    0.0755     0.6630 f
  n179 (net)                     1       1.7308              0.0000     0.6630 f
  U175/IN2 (NAND2X0)                               0.1830    0.0000 *   0.6630 f
  U175/QN (NAND2X0)                                0.0940    0.0585     0.7215 r
  N20 (net)                      1       2.5484              0.0000     0.7215 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7215 r
  data arrival time                                                     0.7215

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7215
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1025


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  A_reg_10_/D (DFFSSRX1)                           0.6740    0.0003 *   0.5923 f
  data arrival time                                                     0.5923

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.5923
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1026


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U170/IN1 (NAND2X0)                               0.6740    0.0019 *   0.6150 f
  U170/QN (NAND2X0)                                0.1920    0.0815     0.6965 r
  n191 (net)                     1       2.8847              0.0000     0.6965 r
  U169/IN2 (NAND2X0)                               0.1920    0.0000 *   0.6965 r
  U169/QN (NAND2X0)                                0.0821    0.0516     0.7481 f
  N22 (net)                      1       3.1699              0.0000     0.7481 f
  A_reg_2_/D (DFFX1)                               0.0821    0.0000 *   0.7481 f
  data arrival time                                                     0.7481

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.7481
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1040


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U170/IN1 (NAND2X0)                               0.6839    0.0019 *   0.5675 r
  U170/QN (NAND2X0)                                0.1960    0.0871     0.6547 f
  n191 (net)                     1       2.8847              0.0000     0.6547 f
  U169/IN2 (NAND2X0)                               0.1960    0.0000 *   0.6547 f
  U169/QN (NAND2X0)                                0.1023    0.0637     0.7184 r
  N22 (net)                      1       3.1699              0.0000     0.7184 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7185 r
  data arrival time                                                     0.7185

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7185
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1040


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U118/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5867 r
  U118/QN (NAND2X0)                                0.1868    0.0789     0.6656 f
  n116 (net)                     1       2.0715              0.0000     0.6656 f
  U117/IN2 (NAND2X0)                               0.1868    0.0000 *   0.6656 f
  U117/QN (NAND2X0)                                0.0894    0.0551     0.7207 r
  N43 (net)                      1       1.9094              0.0000     0.7207 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7207 r
  data arrival time                                                     0.7207

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7207
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1042


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U142/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5873 r
  U142/QN (NAND2X0)                                0.1821    0.0748     0.6621 f
  n104 (net)                     1       1.6574              0.0000     0.6621 f
  U141/IN2 (NAND2X0)                               0.1821    0.0000 *   0.6621 f
  U141/QN (NAND2X0)                                0.0928    0.0577     0.7198 r
  N37 (net)                      1       2.4332              0.0000     0.7198 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.7198 r
  data arrival time                                                     0.7198

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.7198
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1045


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U161/IN1 (NAND2X0)                               0.6839    0.0019 *   0.5874 r
  U161/QN (NAND2X0)                                0.1836    0.0761     0.6635 f
  n240 (net)                     1       1.7875              0.0000     0.6635 f
  U160/IN2 (NAND2X0)                               0.1836    0.0000 *   0.6635 f
  U160/QN (NAND2X0)                                0.0906    0.0560     0.7195 r
  N27 (net)                      1       2.1263              0.0000     0.7195 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7195 r
  data arrival time                                                     0.7195

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7195
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1052


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U151/IN1 (NAND2X0)                               0.6839    0.0017 *   0.5873 r
  U151/QN (NAND2X0)                                0.1833    0.0758     0.6631 f
  n228 (net)                     1       1.7630              0.0000     0.6631 f
  U150/IN2 (NAND2X0)                               0.1833    0.0000 *   0.6631 f
  U150/QN (NAND2X0)                                0.0894    0.0553     0.7184 r
  N26 (net)                      1       1.9984              0.0000     0.7184 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7184 r
  data arrival time                                                     0.7184

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7184
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1066


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U145/IN1 (NAND2X0)                               0.6839    0.0012 *   0.5867 r
  U145/QN (NAND2X0)                                0.1827    0.0753     0.6620 f
  n268 (net)                     1       1.7108              0.0000     0.6620 f
  U144/IN2 (NAND2X0)                               0.1827    0.0000 *   0.6620 f
  U144/QN (NAND2X0)                                0.0904    0.0560     0.7180 r
  N29 (net)                      1       2.1366              0.0000     0.7180 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7180 r
  data arrival time                                                     0.7180

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7180
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1067


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  U133/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5866 r
  U133/QN (NAND2X0)                                0.1840    0.0764     0.6630 f
  n114 (net)                     1       1.8243              0.0000     0.6630 f
  U132/IN2 (NAND2X0)                               0.1840    0.0000 *   0.6630 f
  U132/QN (NAND2X0)                                0.0889    0.0549     0.7179 r
  N42 (net)                      1       1.9200              0.0000     0.7179 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7179 r
  data arrival time                                                     0.7179

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7179
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1071


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U130/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5668 r
  U130/QN (NAND2X0)                                0.1965    0.0876     0.6545 f
  n120 (net)                     1       2.9346              0.0000     0.6545 f
  U129/IN2 (NAND2X0)                               0.1965    0.0000 *   0.6545 f
  U129/QN (NAND2X0)                                0.0984    0.0610     0.7155 r
  N45 (net)                      1       2.6997              0.0000     0.7155 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7155 r
  data arrival time                                                     0.7155

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7155
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1078


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U130/IN1 (NAND2X0)                               0.6740    0.0011 *   0.6143 f
  U130/QN (NAND2X0)                                0.1926    0.0820     0.6963 r
  n120 (net)                     1       2.9346              0.0000     0.6963 r
  U129/IN2 (NAND2X0)                               0.1926    0.0000 *   0.6963 r
  U129/QN (NAND2X0)                                0.0786    0.0488     0.7451 f
  N45 (net)                      1       2.6997              0.0000     0.7451 f
  B_reg_8_/D (DFFX1)                               0.0786    0.0000 *   0.7452 f
  data arrival time                                                     0.7452

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0471     0.8529
  data required time                                                    0.8529
  -------------------------------------------------------------------------------
  data required time                                                    0.8529
  data arrival time                                                    -0.7452
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1078


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U192/IN1 (NAND2X0)                               0.6740    0.0014 *   0.6146 f
  U192/QN (NAND2X0)                                0.1801    0.0713     0.6859 r
  n303 (net)                     1       1.8749              0.0000     0.6859 r
  U191/IN2 (NAND2X0)                               0.1801    0.0000 *   0.6859 r
  U191/QN (NAND2X0)                                0.0879    0.0568     0.7427 f
  N32 (net)                      1       4.2739              0.0000     0.7427 f
  A_reg_12_/D (DFFX1)                              0.0879    0.0001 *   0.7427 f
  data arrival time                                                     0.7427

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0493     0.8507
  data required time                                                    0.8507
  -------------------------------------------------------------------------------
  data required time                                                    0.8507
  data arrival time                                                    -0.7427
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1080


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U225/IN1 (NAND2X0)                               0.6740    0.0015 *   0.6147 f
  U225/QN (NAND2X0)                                0.1836    0.0743     0.6890 r
  n337 (net)                     1       2.1728              0.0000     0.6890 r
  U224/IN2 (NAND2X0)                               0.1836    0.0000 *   0.6890 r
  U224/QN (NAND2X0)                                0.0844    0.0541     0.7431 f
  N35 (net)                      1       3.7065              0.0000     0.7431 f
  A_reg_15_/D (DFFX1)                              0.0844    0.0000 *   0.7431 f
  data arrival time                                                     0.7431

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0484     0.8516
  data required time                                                    0.8516
  -------------------------------------------------------------------------------
  data required time                                                    0.8516
  data arrival time                                                    -0.7431
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1084


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U192/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5671 r
  U192/QN (NAND2X0)                                0.1846    0.0770     0.6441 f
  n303 (net)                     1       1.8749              0.0000     0.6441 f
  U191/IN2 (NAND2X0)                               0.1846    0.0000 *   0.6441 f
  U191/QN (NAND2X0)                                0.1087    0.0685     0.7125 r
  N32 (net)                      1       4.2739              0.0000     0.7125 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7126 r
  data arrival time                                                     0.7126

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7126
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1087


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U225/IN1 (NAND2X0)                               0.6839    0.0015 *   0.5672 r
  U225/QN (NAND2X0)                                0.1880    0.0800     0.6471 f
  n337 (net)                     1       2.1728              0.0000     0.6471 f
  U224/IN2 (NAND2X0)                               0.1880    0.0000 *   0.6471 f
  U224/QN (NAND2X0)                                0.1050    0.0660     0.7131 r
  N35 (net)                      1       3.7065              0.0000     0.7131 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.7132 r
  data arrival time                                                     0.7132

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.7132
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1088


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U185/IN1 (NAND2X0)                               0.6740    0.0012 *   0.6144 f
  U185/QN (NAND2X0)                                0.1909    0.0806     0.6949 r
  n129 (net)                     1       2.7949              0.0000     0.6949 r
  U184/IN2 (NAND2X0)                               0.1909    0.0000 *   0.6950 r
  U184/QN (NAND2X0)                                0.0770    0.0477     0.7427 f
  N51 (net)                      1       2.5262              0.0000     0.7427 f
  B_reg_14_/D (DFFX1)                              0.0770    0.0000 *   0.7427 f
  data arrival time                                                     0.7427

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.7427
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1106


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U185/IN1 (NAND2X0)                               0.6839    0.0012 *   0.5669 r
  U185/QN (NAND2X0)                                0.1950    0.0862     0.6531 f
  n129 (net)                     1       2.7949              0.0000     0.6531 f
  U184/IN2 (NAND2X0)                               0.1950    0.0000 *   0.6531 f
  U184/QN (NAND2X0)                                0.0966    0.0597     0.7129 r
  N51 (net)                      1       2.5262              0.0000     0.7129 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7129 r
  data arrival time                                                     0.7129

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7129
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1107


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U220/IN1 (NAND2X0)                               0.6740    0.0015 *   0.6147 f
  U220/QN (NAND2X0)                                0.1791    0.0705     0.6852 r
  n319 (net)                     1       1.7940              0.0000     0.6852 r
  U219/IN2 (NAND2X0)                               0.1791    0.0000 *   0.6852 r
  U219/QN (NAND2X0)                                0.0849    0.0548     0.7400 f
  N34 (net)                      1       3.8931              0.0000     0.7400 f
  A_reg_14_/D (DFFX1)                              0.0849    0.0000 *   0.7400 f
  data arrival time                                                     0.7400

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0486     0.8514
  data required time                                                    0.8514
  -------------------------------------------------------------------------------
  data required time                                                    0.8514
  data arrival time                                                    -0.7400
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1114


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U127/IN1 (NAND2X0)                               0.6740    0.0017 *   0.6148 f
  U127/QN (NAND2X0)                                0.1891    0.0790     0.6938 r
  n118 (net)                     1       2.6376              0.0000     0.6938 r
  U126/IN2 (NAND2X0)                               0.1891    0.0000 *   0.6938 r
  U126/QN (NAND2X0)                                0.0769    0.0478     0.7416 f
  N44 (net)                      1       2.5577              0.0000     0.7416 f
  B_reg_7_/D (DFFX1)                               0.0769    0.0000 *   0.7416 f
  data arrival time                                                     0.7416

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.7416
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1117


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U127/IN1 (NAND2X0)                               0.6839    0.0017 *   0.5673 r
  U127/QN (NAND2X0)                                0.1932    0.0846     0.6520 f
  n118 (net)                     1       2.6376              0.0000     0.6520 f
  U126/IN2 (NAND2X0)                               0.1932    0.0000 *   0.6520 f
  U126/QN (NAND2X0)                                0.0964    0.0597     0.7117 r
  N44 (net)                      1       2.5577              0.0000     0.7117 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7117 r
  data arrival time                                                     0.7117

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7117
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1119


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U148/IN1 (NAND2X0)                               0.6740    0.0013 *   0.6145 f
  U148/QN (NAND2X0)                                0.1779    0.0695     0.6840 r
  n259 (net)                     1       1.6948              0.0000     0.6840 r
  U147/IN2 (NAND2X0)                               0.1779    0.0000 *   0.6840 r
  U147/QN (NAND2X0)                                0.0856    0.0553     0.7393 f
  N28 (net)                      1       4.0204              0.0000     0.7393 f
  A_reg_8_/D (DFFX1)                               0.0856    0.0000 *   0.7393 f
  data arrival time                                                     0.7393

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0487     0.8513
  data required time                                                    0.8513
  -------------------------------------------------------------------------------
  data required time                                                    0.8513
  data arrival time                                                    -0.7393
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1119


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U220/IN1 (NAND2X0)                               0.6839    0.0015 *   0.5672 r
  U220/QN (NAND2X0)                                0.1837    0.0761     0.6433 f
  n319 (net)                     1       1.7940              0.0000     0.6433 f
  U219/IN2 (NAND2X0)                               0.1837    0.0000 *   0.6433 f
  U219/QN (NAND2X0)                                0.1055    0.0664     0.7098 r
  N34 (net)                      1       3.8931              0.0000     0.7098 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.7098 r
  data arrival time                                                     0.7098

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.7098
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1121


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U195/IN1 (NAND2X0)                               0.6740    0.0016 *   0.5935 f
  U195/QN (NAND2X0)                                0.2028    0.0907     0.6842 r
  n132 (net)                     1       3.8062              0.0000     0.6842 r
  U194/IN2 (NAND2X0)                               0.2028    0.0000 *   0.6842 r
  U194/QN (NAND2X0)                                0.0869    0.0544     0.7386 f
  N52 (net)                      1       3.5226              0.0000     0.7386 f
  B_reg_15_/D (DFFX1)                              0.0869    0.0000 *   0.7387 f
  data arrival time                                                     0.7387

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0490     0.8510
  data required time                                                    0.8510
  -------------------------------------------------------------------------------
  data required time                                                    0.8510
  data arrival time                                                    -0.7387
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1123


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U148/IN1 (NAND2X0)                               0.6839    0.0013 *   0.5670 r
  U148/QN (NAND2X0)                                0.1826    0.0751     0.6421 f
  n259 (net)                     1       1.6948              0.0000     0.6421 f
  U147/IN2 (NAND2X0)                               0.1826    0.0000 *   0.6421 f
  U147/QN (NAND2X0)                                0.1062    0.0669     0.7090 r
  N28 (net)                      1       4.0204              0.0000     0.7090 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7091 r
  data arrival time                                                     0.7091

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7091
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1127


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U136/IN1 (NAND2X0)                               0.6740    0.0018 *   0.6150 f
  U136/QN (NAND2X0)                                0.1882    0.0782     0.6932 r
  n106 (net)                     1       2.5620              0.0000     0.6932 r
  U135/IN2 (NAND2X0)                               0.1882    0.0000 *   0.6932 r
  U135/QN (NAND2X0)                                0.0750    0.0464     0.7397 f
  N38 (net)                      1       2.3388              0.0000     0.7397 f
  B_reg_1_/D (DFFX1)                               0.0750    0.0000 *   0.7397 f
  data arrival time                                                     0.7397

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0462     0.8538
  data required time                                                    0.8538
  -------------------------------------------------------------------------------
  data required time                                                    0.8538
  data arrival time                                                    -0.7397
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1141


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U136/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5675 r
  U136/QN (NAND2X0)                                0.1923    0.0839     0.6514 f
  n106 (net)                     1       2.5620              0.0000     0.6514 f
  U135/IN2 (NAND2X0)                               0.1923    0.0000 *   0.6514 f
  U135/QN (NAND2X0)                                0.0944    0.0583     0.7097 r
  N38 (net)                      1       2.3388              0.0000     0.7097 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.7097 r
  data arrival time                                                     0.7097

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.7097
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1143


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U139/IN1 (NAND2X0)                               0.6740    0.0013 *   0.6144 f
  U139/QN (NAND2X0)                                0.1874    0.0775     0.6919 r
  n108 (net)                     1       2.4912              0.0000     0.6919 r
  U138/IN2 (NAND2X0)                               0.1874    0.0000 *   0.6920 r
  U138/QN (NAND2X0)                                0.0746    0.0462     0.7381 f
  N39 (net)                      1       2.3022              0.0000     0.7381 f
  B_reg_2_/D (DFFX1)                               0.0746    0.0000 *   0.7382 f
  data arrival time                                                     0.7382

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.7382
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1157


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U139/IN1 (NAND2X0)                               0.6839    0.0013 *   0.5669 r
  U139/QN (NAND2X0)                                0.1915    0.0832     0.6501 f
  n108 (net)                     1       2.4912              0.0000     0.6501 f
  U138/IN2 (NAND2X0)                               0.1915    0.0000 *   0.6501 f
  U138/QN (NAND2X0)                                0.0939    0.0580     0.7081 r
  N39 (net)                      1       2.3022              0.0000     0.7081 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7081 r
  data arrival time                                                     0.7081

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7081
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1160


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U158/IN1 (NAND2X0)                               0.6740    0.0014 *   0.6146 f
  U158/QN (NAND2X0)                                0.1867    0.0770     0.6916 r
  n206 (net)                     1       2.4357              0.0000     0.6916 r
  U157/IN2 (NAND2X0)                               0.1867    0.0000 *   0.6916 r
  U157/QN (NAND2X0)                                0.0739    0.0457     0.7373 f
  N24 (net)                      1       2.2321              0.0000     0.7373 f
  A_reg_4_/D (DFFX1)                               0.0739    0.0000 *   0.7373 f
  data arrival time                                                     0.7373

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0460     0.8540
  data required time                                                    0.8540
  -------------------------------------------------------------------------------
  data required time                                                    0.8540
  data arrival time                                                    -0.7373
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1167


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U158/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5671 r
  U158/QN (NAND2X0)                                0.1909    0.0826     0.6497 f
  n206 (net)                     1       2.4357              0.0000     0.6497 f
  U157/IN2 (NAND2X0)                               0.1909    0.0000 *   0.6497 f
  U157/QN (NAND2X0)                                0.0931    0.0575     0.7073 r
  N24 (net)                      1       2.2321              0.0000     0.7073 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7073 r
  data arrival time                                                     0.7073

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7073
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1170


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U165/IN1 (NAND2X0)                               0.6740    0.0014 *   0.5933 f
  U165/QN (NAND2X0)                                0.2011    0.0892     0.6825 r
  n200 (net)                     1       3.6567              0.0000     0.6825 r
  U164/IN2 (NAND2X0)                               0.2011    0.0000 *   0.6826 r
  U164/QN (NAND2X0)                                0.0836    0.0519     0.7345 f
  N23 (net)                      1       3.1237              0.0000     0.7345 f
  A_reg_3_/D (DFFX1)                               0.0836    0.0000 *   0.7345 f
  data arrival time                                                     0.7345

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0482     0.8518
  data required time                                                    0.8518
  -------------------------------------------------------------------------------
  data required time                                                    0.8518
  data arrival time                                                    -0.7345
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1173


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U121/IN1 (NAND2X0)                               0.6740    0.0012 *   0.5932 f
  U121/QN (NAND2X0)                                0.2061    0.0933     0.6864 r
  n110 (net)                     1       4.1222              0.0000     0.6864 r
  U120/IN2 (NAND2X0)                               0.2061    0.0001 *   0.6865 r
  U120/QN (NAND2X0)                                0.0790    0.0477     0.7342 f
  N40 (net)                      1       2.3832              0.0000     0.7342 f
  B_reg_3_/D (DFFX1)                               0.0790    0.0000 *   0.7343 f
  data arrival time                                                     0.7343

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0472     0.8528
  data required time                                                    0.8528
  -------------------------------------------------------------------------------
  data required time                                                    0.8528
  data arrival time                                                    -0.7343
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1186


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U189/IN1 (NAND2X0)                               0.6740    0.0011 *   0.6142 f
  U189/QN (NAND2X0)                                0.1782    0.0697     0.6840 r
  n126 (net)                     1       1.7169              0.0000     0.6840 r
  U188/IN2 (NAND2X0)                               0.1782    0.0000 *   0.6840 r
  U188/QN (NAND2X0)                                0.0782    0.0499     0.7338 f
  N49 (net)                      1       3.0328              0.0000     0.7338 f
  B_reg_12_/D (DFFX1)                              0.0782    0.0000 *   0.7338 f
  data arrival time                                                     0.7338

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0470     0.8530
  data required time                                                    0.8530
  -------------------------------------------------------------------------------
  data required time                                                    0.8530
  data arrival time                                                    -0.7338
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1192


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U155/IN1 (NAND2X0)                               0.6740    0.0017 *   0.5936 f
  U155/QN (NAND2X0)                                0.1858    0.0762     0.6698 r
  n215 (net)                     1       2.3613              0.0000     0.6698 r
  U154/IN2 (NAND2X0)                               0.1858    0.0000 *   0.6698 r
  U154/QN (NAND2X0)                                0.0932    0.0600     0.7299 f
  N25 (net)                      1       4.8240              0.0000     0.7299 f
  A_reg_5_/D (DFFX1)                               0.0932    0.0001 *   0.7299 f
  data arrival time                                                     0.7299

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0505     0.8495
  data required time                                                    0.8495
  -------------------------------------------------------------------------------
  data required time                                                    0.8495
  data arrival time                                                    -0.7299
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1195


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U189/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5668 r
  U189/QN (NAND2X0)                                0.1828    0.0754     0.6421 f
  n126 (net)                     1       1.7169              0.0000     0.6421 f
  U188/IN2 (NAND2X0)                               0.1828    0.0000 *   0.6421 f
  U188/QN (NAND2X0)                                0.0980    0.0613     0.7035 r
  N49 (net)                      1       3.0328              0.0000     0.7035 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7035 r
  data arrival time                                                     0.7035

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7035
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1198


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U124/IN1 (NAND2X0)                               0.6740    0.0018 *   0.6150 f
  U124/QN (NAND2X0)                                0.1831    0.0739     0.6889 r
  n112 (net)                     1       2.1296              0.0000     0.6889 r
  U123/IN2 (NAND2X0)                               0.1831    0.0000 *   0.6889 r
  U123/QN (NAND2X0)                                0.0730    0.0454     0.7343 f
  N41 (net)                      1       2.2102              0.0000     0.7343 f
  B_reg_4_/D (DFFX1)                               0.0730    0.0000 *   0.7343 f
  data arrival time                                                     0.7343

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0458     0.8542
  data required time                                                    0.8542
  -------------------------------------------------------------------------------
  data required time                                                    0.8542
  data arrival time                                                    -0.7343
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1200


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U124/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5675 r
  U124/QN (NAND2X0)                                0.1875    0.0795     0.6470 f
  n112 (net)                     1       2.1296              0.0000     0.6470 f
  U123/IN2 (NAND2X0)                               0.1875    0.0000 *   0.6470 f
  U123/QN (NAND2X0)                                0.0921    0.0570     0.7040 r
  N41 (net)                      1       2.2102              0.0000     0.7040 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7040 r
  data arrival time                                                     0.7040

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7040
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1204


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U181/IN1 (NAND2X0)                               0.6740    0.0019 *   0.6151 f
  U181/QN (NAND2X0)                                0.1794    0.0708     0.6859 r
  n122 (net)                     1       1.8220              0.0000     0.6859 r
  U180/IN2 (NAND2X0)                               0.1794    0.0000 *   0.6859 r
  U180/QN (NAND2X0)                                0.0746    0.0470     0.7329 f
  N46 (net)                      1       2.5175              0.0000     0.7329 f
  B_reg_9_/D (DFFX1)                               0.0746    0.0000 *   0.7329 f
  data arrival time                                                     0.7329

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.7329
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1210


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U181/IN1 (NAND2X0)                               0.6839    0.0019 *   0.5676 r
  U181/QN (NAND2X0)                                0.1840    0.0764     0.6440 f
  n122 (net)                     1       1.8220              0.0000     0.6440 f
  U180/IN2 (NAND2X0)                               0.1840    0.0000 *   0.6440 f
  U180/QN (NAND2X0)                                0.0940    0.0584     0.7025 r
  N46 (net)                      1       2.5175              0.0000     0.7025 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.7025 r
  data arrival time                                                     0.7025

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7025
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1216


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U176/IN1 (NAND2X0)                               0.6740    0.0020 *   0.6152 f
  U176/QN (NAND2X0)                                0.1784    0.0699     0.6850 r
  n179 (net)                     1       1.7308              0.0000     0.6850 r
  U175/IN2 (NAND2X0)                               0.1784    0.0000 *   0.6850 r
  U175/QN (NAND2X0)                                0.0746    0.0471     0.7321 f
  N20 (net)                      1       2.5484              0.0000     0.7321 f
  A_reg_0_/D (DFFX1)                               0.0746    0.0000 *   0.7321 f
  data arrival time                                                     0.7321

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.7321
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1217


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U176/IN1 (NAND2X0)                               0.6839    0.0020 *   0.5677 r
  U176/QN (NAND2X0)                                0.1830    0.0755     0.6432 f
  n179 (net)                     1       1.7308              0.0000     0.6432 f
  U175/IN2 (NAND2X0)                               0.1830    0.0000 *   0.6432 f
  U175/QN (NAND2X0)                                0.0940    0.0585     0.7017 r
  N20 (net)                      1       2.5484              0.0000     0.7017 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7017 r
  data arrival time                                                     0.7017

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7017
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1224


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U173/IN1 (NAND2X0)                               0.6740    0.0016 *   0.5935 f
  U173/QN (NAND2X0)                                0.1936    0.0828     0.6763 r
  n182 (net)                     1       3.0155              0.0000     0.6763 r
  U172/IN2 (NAND2X0)                               0.1936    0.0000 *   0.6763 r
  U172/QN (NAND2X0)                                0.0838    0.0528     0.7291 f
  N21 (net)                      1       3.3638              0.0000     0.7291 f
  A_reg_1_/D (DFFX1)                               0.0838    0.0000 *   0.7292 f
  data arrival time                                                     0.7292

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0483     0.8517
  data required time                                                    0.8517
  -------------------------------------------------------------------------------
  data required time                                                    0.8517
  data arrival time                                                    -0.7292
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1225


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U118/IN1 (NAND2X0)                               0.6740    0.0011 *   0.6143 f
  U118/QN (NAND2X0)                                0.1824    0.0733     0.6876 r
  n116 (net)                     1       2.0715              0.0000     0.6876 r
  U117/IN2 (NAND2X0)                               0.1824    0.0000 *   0.6876 r
  U117/QN (NAND2X0)                                0.0706    0.0436     0.7312 f
  N43 (net)                      1       1.9094              0.0000     0.7312 f
  B_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.7312 f
  data arrival time                                                     0.7312

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.7312
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1236


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U142/IN1 (NAND2X0)                               0.6740    0.0018 *   0.6150 f
  U142/QN (NAND2X0)                                0.1775    0.0691     0.6841 r
  n104 (net)                     1       1.6574              0.0000     0.6841 r
  U141/IN2 (NAND2X0)                               0.1775    0.0000 *   0.6841 r
  U141/QN (NAND2X0)                                0.0736    0.0464     0.7305 f
  N37 (net)                      1       2.4332              0.0000     0.7305 f
  B_reg_0_/D (DFFX1)                               0.0736    0.0000 *   0.7305 f
  data arrival time                                                     0.7305

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0459     0.8541
  data required time                                                    0.8541
  -------------------------------------------------------------------------------
  data required time                                                    0.8541
  data arrival time                                                    -0.7305
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1236


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U118/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5668 r
  U118/QN (NAND2X0)                                0.1868    0.0789     0.6458 f
  n116 (net)                     1       2.0715              0.0000     0.6458 f
  U117/IN2 (NAND2X0)                               0.1868    0.0000 *   0.6458 f
  U117/QN (NAND2X0)                                0.0894    0.0551     0.7009 r
  N43 (net)                      1       1.9094              0.0000     0.7009 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7009 r
  data arrival time                                                     0.7009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1240


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U142/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5675 r
  U142/QN (NAND2X0)                                0.1821    0.0748     0.6423 f
  n104 (net)                     1       1.6574              0.0000     0.6423 f
  U141/IN2 (NAND2X0)                               0.1821    0.0000 *   0.6423 f
  U141/QN (NAND2X0)                                0.0928    0.0577     0.7000 r
  N37 (net)                      1       2.4332              0.0000     0.7000 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.7000 r
  data arrival time                                                     0.7000

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.7000
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1243


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U161/IN1 (NAND2X0)                               0.6740    0.0019 *   0.6150 f
  U161/QN (NAND2X0)                                0.1790    0.0704     0.6855 r
  n240 (net)                     1       1.7875              0.0000     0.6855 r
  U160/IN2 (NAND2X0)                               0.1790    0.0000 *   0.6855 r
  U160/QN (NAND2X0)                                0.0716    0.0447     0.7302 f
  N27 (net)                      1       2.1263              0.0000     0.7302 f
  A_reg_7_/D (DFFX1)                               0.0716    0.0000 *   0.7302 f
  data arrival time                                                     0.7302

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.7302
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1244


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U161/IN1 (NAND2X0)                               0.6839    0.0019 *   0.5675 r
  U161/QN (NAND2X0)                                0.1836    0.0761     0.6436 f
  n240 (net)                     1       1.7875              0.0000     0.6436 f
  U160/IN2 (NAND2X0)                               0.1836    0.0000 *   0.6436 f
  U160/QN (NAND2X0)                                0.0906    0.0560     0.6997 r
  N27 (net)                      1       2.1263              0.0000     0.6997 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.6997 r
  data arrival time                                                     0.6997

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.6997
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1250


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U170/IN1 (NAND2X0)                               0.6740    0.0019 *   0.5938 f
  U170/QN (NAND2X0)                                0.1920    0.0815     0.6753 r
  n191 (net)                     1       2.8847              0.0000     0.6753 r
  U169/IN2 (NAND2X0)                               0.1920    0.0000 *   0.6753 r
  U169/QN (NAND2X0)                                0.0821    0.0516     0.7269 f
  N22 (net)                      1       3.1699              0.0000     0.7269 f
  A_reg_2_/D (DFFX1)                               0.0821    0.0000 *   0.7269 f
  data arrival time                                                     0.7269

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.7269
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1252


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U151/IN1 (NAND2X0)                               0.6740    0.0017 *   0.6149 f
  U151/QN (NAND2X0)                                0.1787    0.0702     0.6851 r
  n228 (net)                     1       1.7630              0.0000     0.6851 r
  U150/IN2 (NAND2X0)                               0.1787    0.0000 *   0.6851 r
  U150/QN (NAND2X0)                                0.0706    0.0439     0.7290 f
  N26 (net)                      1       1.9984              0.0000     0.7290 f
  A_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.7290 f
  data arrival time                                                     0.7290

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.7290
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1258


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U145/IN1 (NAND2X0)                               0.6740    0.0012 *   0.6143 f
  U145/QN (NAND2X0)                                0.1781    0.0697     0.6840 r
  n268 (net)                     1       1.7108              0.0000     0.6840 r
  U144/IN2 (NAND2X0)                               0.1781    0.0000 *   0.6840 r
  U144/QN (NAND2X0)                                0.0715    0.0447     0.7287 f
  N29 (net)                      1       2.1366              0.0000     0.7287 f
  A_reg_9_/D (DFFX1)                               0.0715    0.0000 *   0.7287 f
  data arrival time                                                     0.7287

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.7287
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1259


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U226/IN2 (NAND2X0)                               0.0532    0.0000 *   0.2619 r
  U226/QN (NAND2X0)                                0.6740    0.3513     0.6132 f
  n351 (net)                    33      78.0726              0.0000     0.6132 f
  U133/IN1 (NAND2X0)                               0.6740    0.0011 *   0.6142 f
  U133/QN (NAND2X0)                                0.1795    0.0708     0.6850 r
  n114 (net)                     1       1.8243              0.0000     0.6850 r
  U132/IN2 (NAND2X0)                               0.1795    0.0000 *   0.6851 r
  U132/QN (NAND2X0)                                0.0701    0.0435     0.7286 f
  N42 (net)                      1       1.9200              0.0000     0.7286 f
  B_reg_5_/D (DFFX1)                               0.0701    0.0000 *   0.7286 f
  data arrival time                                                     0.7286

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0451     0.8549
  data required time                                                    0.8549
  -------------------------------------------------------------------------------
  data required time                                                    0.8549
  data arrival time                                                    -0.7286
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1263


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U151/IN1 (NAND2X0)                               0.6839    0.0017 *   0.5674 r
  U151/QN (NAND2X0)                                0.1833    0.0758     0.6432 f
  n228 (net)                     1       1.7630              0.0000     0.6432 f
  U150/IN2 (NAND2X0)                               0.1833    0.0000 *   0.6433 f
  U150/QN (NAND2X0)                                0.0894    0.0553     0.6985 r
  N26 (net)                      1       1.9984              0.0000     0.6985 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.6985 r
  data arrival time                                                     0.6985

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.6985
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1264


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U145/IN1 (NAND2X0)                               0.6839    0.0012 *   0.5668 r
  U145/QN (NAND2X0)                                0.1827    0.0753     0.6421 f
  n268 (net)                     1       1.7108              0.0000     0.6421 f
  U144/IN2 (NAND2X0)                               0.1827    0.0000 *   0.6421 f
  U144/QN (NAND2X0)                                0.0904    0.0560     0.6982 r
  N29 (net)                      1       2.1366              0.0000     0.6982 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.6982 r
  data arrival time                                                     0.6982

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.6982
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1266


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  U133/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5668 r
  U133/QN (NAND2X0)                                0.1840    0.0764     0.6432 f
  n114 (net)                     1       1.8243              0.0000     0.6432 f
  U132/IN2 (NAND2X0)                               0.1840    0.0000 *   0.6432 f
  U132/QN (NAND2X0)                                0.0889    0.0549     0.6981 r
  N42 (net)                      1       1.9200              0.0000     0.6981 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.6981 r
  data arrival time                                                     0.6981

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.6981
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1269


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U130/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5931 f
  U130/QN (NAND2X0)                                0.1926    0.0820     0.6751 r
  n120 (net)                     1       2.9346              0.0000     0.6751 r
  U129/IN2 (NAND2X0)                               0.1926    0.0000 *   0.6751 r
  U129/QN (NAND2X0)                                0.0786    0.0488     0.7239 f
  N45 (net)                      1       2.6997              0.0000     0.7239 f
  B_reg_8_/D (DFFX1)                               0.0786    0.0000 *   0.7239 f
  data arrival time                                                     0.7239

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0471     0.8529
  data required time                                                    0.8529
  -------------------------------------------------------------------------------
  data required time                                                    0.8529
  data arrival time                                                    -0.7239
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1290


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U192/IN1 (NAND2X0)                               0.6740    0.0014 *   0.5934 f
  U192/QN (NAND2X0)                                0.1801    0.0713     0.6647 r
  n303 (net)                     1       1.8749              0.0000     0.6647 r
  U191/IN2 (NAND2X0)                               0.1801    0.0000 *   0.6647 r
  U191/QN (NAND2X0)                                0.0879    0.0568     0.7215 f
  N32 (net)                      1       4.2739              0.0000     0.7215 f
  A_reg_12_/D (DFFX1)                              0.0879    0.0001 *   0.7215 f
  data arrival time                                                     0.7215

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0493     0.8507
  data required time                                                    0.8507
  -------------------------------------------------------------------------------
  data required time                                                    0.8507
  data arrival time                                                    -0.7215
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1292


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U225/IN1 (NAND2X0)                               0.6740    0.0015 *   0.5934 f
  U225/QN (NAND2X0)                                0.1836    0.0743     0.6677 r
  n337 (net)                     1       2.1728              0.0000     0.6677 r
  U224/IN2 (NAND2X0)                               0.1836    0.0000 *   0.6677 r
  U224/QN (NAND2X0)                                0.0844    0.0541     0.7219 f
  N35 (net)                      1       3.7065              0.0000     0.7219 f
  A_reg_15_/D (DFFX1)                              0.0844    0.0000 *   0.7219 f
  data arrival time                                                     0.7219

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0484     0.8516
  data required time                                                    0.8516
  -------------------------------------------------------------------------------
  data required time                                                    0.8516
  data arrival time                                                    -0.7219
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1297


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U185/IN1 (NAND2X0)                               0.6740    0.0012 *   0.5931 f
  U185/QN (NAND2X0)                                0.1909    0.0806     0.6737 r
  n129 (net)                     1       2.7949              0.0000     0.6737 r
  U184/IN2 (NAND2X0)                               0.1909    0.0000 *   0.6737 r
  U184/QN (NAND2X0)                                0.0770    0.0477     0.7214 f
  N51 (net)                      1       2.5262              0.0000     0.7214 f
  B_reg_14_/D (DFFX1)                              0.0770    0.0000 *   0.7215 f
  data arrival time                                                     0.7215

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.7215
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1319


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U220/IN1 (NAND2X0)                               0.6740    0.0015 *   0.5935 f
  U220/QN (NAND2X0)                                0.1791    0.0705     0.6639 r
  n319 (net)                     1       1.7940              0.0000     0.6639 r
  U219/IN2 (NAND2X0)                               0.1791    0.0000 *   0.6640 r
  U219/QN (NAND2X0)                                0.0849    0.0548     0.7187 f
  N34 (net)                      1       3.8931              0.0000     0.7187 f
  A_reg_14_/D (DFFX1)                              0.0849    0.0000 *   0.7188 f
  data arrival time                                                     0.7188

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0486     0.8514
  data required time                                                    0.8514
  -------------------------------------------------------------------------------
  data required time                                                    0.8514
  data arrival time                                                    -0.7188
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1327


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U127/IN1 (NAND2X0)                               0.6740    0.0017 *   0.5936 f
  U127/QN (NAND2X0)                                0.1891    0.0790     0.6726 r
  n118 (net)                     1       2.6376              0.0000     0.6726 r
  U126/IN2 (NAND2X0)                               0.1891    0.0000 *   0.6726 r
  U126/QN (NAND2X0)                                0.0769    0.0478     0.7204 f
  N44 (net)                      1       2.5577              0.0000     0.7204 f
  B_reg_7_/D (DFFX1)                               0.0769    0.0000 *   0.7204 f
  data arrival time                                                     0.7204

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.7204
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1329


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U148/IN1 (NAND2X0)                               0.6740    0.0013 *   0.5932 f
  U148/QN (NAND2X0)                                0.1779    0.0695     0.6627 r
  n259 (net)                     1       1.6948              0.0000     0.6627 r
  U147/IN2 (NAND2X0)                               0.1779    0.0000 *   0.6627 r
  U147/QN (NAND2X0)                                0.0856    0.0553     0.7181 f
  N28 (net)                      1       4.0204              0.0000     0.7181 f
  A_reg_8_/D (DFFX1)                               0.0856    0.0000 *   0.7181 f
  data arrival time                                                     0.7181

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0487     0.8513
  data required time                                                    0.8513
  -------------------------------------------------------------------------------
  data required time                                                    0.8513
  data arrival time                                                    -0.7181
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1332


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U136/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5938 f
  U136/QN (NAND2X0)                                0.1882    0.0782     0.6720 r
  n106 (net)                     1       2.5620              0.0000     0.6720 r
  U135/IN2 (NAND2X0)                               0.1882    0.0000 *   0.6720 r
  U135/QN (NAND2X0)                                0.0750    0.0464     0.7185 f
  N38 (net)                      1       2.3388              0.0000     0.7185 f
  B_reg_1_/D (DFFX1)                               0.0750    0.0000 *   0.7185 f
  data arrival time                                                     0.7185

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0462     0.8538
  data required time                                                    0.8538
  -------------------------------------------------------------------------------
  data required time                                                    0.8538
  data arrival time                                                    -0.7185
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1353


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U139/IN1 (NAND2X0)                               0.6740    0.0013 *   0.5932 f
  U139/QN (NAND2X0)                                0.1874    0.0775     0.6707 r
  n108 (net)                     1       2.4912              0.0000     0.6707 r
  U138/IN2 (NAND2X0)                               0.1874    0.0000 *   0.6707 r
  U138/QN (NAND2X0)                                0.0746    0.0462     0.7169 f
  N39 (net)                      1       2.3022              0.0000     0.7169 f
  B_reg_2_/D (DFFX1)                               0.0746    0.0000 *   0.7169 f
  data arrival time                                                     0.7169

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.7169
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1370


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U158/IN1 (NAND2X0)                               0.6740    0.0014 *   0.5934 f
  U158/QN (NAND2X0)                                0.1867    0.0770     0.6703 r
  n206 (net)                     1       2.4357              0.0000     0.6703 r
  U157/IN2 (NAND2X0)                               0.1867    0.0000 *   0.6703 r
  U157/QN (NAND2X0)                                0.0739    0.0457     0.7161 f
  N24 (net)                      1       2.2321              0.0000     0.7161 f
  A_reg_4_/D (DFFX1)                               0.0739    0.0000 *   0.7161 f
  data arrival time                                                     0.7161

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0460     0.8540
  data required time                                                    0.8540
  -------------------------------------------------------------------------------
  data required time                                                    0.8540
  data arrival time                                                    -0.7161
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1379


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U189/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5930 f
  U189/QN (NAND2X0)                                0.1782    0.0697     0.6627 r
  n126 (net)                     1       1.7169              0.0000     0.6627 r
  U188/IN2 (NAND2X0)                               0.1782    0.0000 *   0.6627 r
  U188/QN (NAND2X0)                                0.0782    0.0499     0.7126 f
  N49 (net)                      1       3.0328              0.0000     0.7126 f
  B_reg_12_/D (DFFX1)                              0.0782    0.0000 *   0.7126 f
  data arrival time                                                     0.7126

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0470     0.8530
  data required time                                                    0.8530
  -------------------------------------------------------------------------------
  data required time                                                    0.8530
  data arrival time                                                    -0.7126
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1404


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U124/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5937 f
  U124/QN (NAND2X0)                                0.1831    0.0739     0.6676 r
  n112 (net)                     1       2.1296              0.0000     0.6676 r
  U123/IN2 (NAND2X0)                               0.1831    0.0000 *   0.6676 r
  U123/QN (NAND2X0)                                0.0730    0.0454     0.7130 f
  N41 (net)                      1       2.2102              0.0000     0.7130 f
  B_reg_4_/D (DFFX1)                               0.0730    0.0000 *   0.7130 f
  data arrival time                                                     0.7130

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0458     0.8542
  data required time                                                    0.8542
  -------------------------------------------------------------------------------
  data required time                                                    0.8542
  data arrival time                                                    -0.7130
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1412


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U181/IN1 (NAND2X0)                               0.6740    0.0019 *   0.5939 f
  U181/QN (NAND2X0)                                0.1794    0.0708     0.6646 r
  n122 (net)                     1       1.8220              0.0000     0.6646 r
  U180/IN2 (NAND2X0)                               0.1794    0.0000 *   0.6646 r
  U180/QN (NAND2X0)                                0.0746    0.0470     0.7116 f
  N46 (net)                      1       2.5175              0.0000     0.7116 f
  B_reg_9_/D (DFFX1)                               0.0746    0.0000 *   0.7116 f
  data arrival time                                                     0.7116

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.7116
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1422


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U176/IN1 (NAND2X0)                               0.6740    0.0020 *   0.5939 f
  U176/QN (NAND2X0)                                0.1784    0.0699     0.6638 r
  n179 (net)                     1       1.7308              0.0000     0.6638 r
  U175/IN2 (NAND2X0)                               0.1784    0.0000 *   0.6638 r
  U175/QN (NAND2X0)                                0.0746    0.0471     0.7109 f
  N20 (net)                      1       2.5484              0.0000     0.7109 f
  A_reg_0_/D (DFFX1)                               0.0746    0.0000 *   0.7109 f
  data arrival time                                                     0.7109

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.7109
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1430


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  B_reg_11_/D (DFFSSRX1)                           0.6839    0.0006 *   0.5861 r
  data arrival time                                                     0.5861

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5861
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1438


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U226/IN2 (NAND2X0)                               0.0480    0.0000 *   0.2637 f
  U226/QN (NAND2X0)                                0.6839    0.3218     0.5855 r
  n351 (net)                    33      78.0726              0.0000     0.5855 r
  A_reg_10_/D (DFFSSRX1)                           0.6839    0.0003 *   0.5858 r
  data arrival time                                                     0.5858

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5858
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1441


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U118/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5931 f
  U118/QN (NAND2X0)                                0.1824    0.0733     0.6664 r
  n116 (net)                     1       2.0715              0.0000     0.6664 r
  U117/IN2 (NAND2X0)                               0.1824    0.0000 *   0.6664 r
  U117/QN (NAND2X0)                                0.0706    0.0436     0.7100 f
  N43 (net)                      1       1.9094              0.0000     0.7100 f
  B_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.7100 f
  data arrival time                                                     0.7100

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.7100
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1448


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U142/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5938 f
  U142/QN (NAND2X0)                                0.1775    0.0691     0.6629 r
  n104 (net)                     1       1.6574              0.0000     0.6629 r
  U141/IN2 (NAND2X0)                               0.1775    0.0000 *   0.6629 r
  U141/QN (NAND2X0)                                0.0736    0.0464     0.7093 f
  N37 (net)                      1       2.4332              0.0000     0.7093 f
  B_reg_0_/D (DFFX1)                               0.0736    0.0000 *   0.7093 f
  data arrival time                                                     0.7093

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0459     0.8541
  data required time                                                    0.8541
  -------------------------------------------------------------------------------
  data required time                                                    0.8541
  data arrival time                                                    -0.7093
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1448


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U161/IN1 (NAND2X0)                               0.6740    0.0019 *   0.5938 f
  U161/QN (NAND2X0)                                0.1790    0.0704     0.6642 r
  n240 (net)                     1       1.7875              0.0000     0.6642 r
  U160/IN2 (NAND2X0)                               0.1790    0.0000 *   0.6642 r
  U160/QN (NAND2X0)                                0.0716    0.0447     0.7089 f
  N27 (net)                      1       2.1263              0.0000     0.7089 f
  A_reg_7_/D (DFFX1)                               0.0716    0.0000 *   0.7089 f
  data arrival time                                                     0.7089

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.7089
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1456


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U151/IN1 (NAND2X0)                               0.6740    0.0017 *   0.5937 f
  U151/QN (NAND2X0)                                0.1787    0.0702     0.6639 r
  n228 (net)                     1       1.7630              0.0000     0.6639 r
  U150/IN2 (NAND2X0)                               0.1787    0.0000 *   0.6639 r
  U150/QN (NAND2X0)                                0.0706    0.0439     0.7078 f
  N26 (net)                      1       1.9984              0.0000     0.7078 f
  A_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.7078 f
  data arrival time                                                     0.7078

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.7078
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1470


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U145/IN1 (NAND2X0)                               0.6740    0.0012 *   0.5931 f
  U145/QN (NAND2X0)                                0.1781    0.0697     0.6628 r
  n268 (net)                     1       1.7108              0.0000     0.6628 r
  U144/IN2 (NAND2X0)                               0.1781    0.0000 *   0.6628 r
  U144/QN (NAND2X0)                                0.0715    0.0447     0.7075 f
  N29 (net)                      1       2.1366              0.0000     0.7075 f
  A_reg_9_/D (DFFX1)                               0.0715    0.0000 *   0.7075 f
  data arrival time                                                     0.7075

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.7075
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1471


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5919 f
  n351 (net)                    33      78.0726              0.0000     0.5919 f
  U133/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5930 f
  U133/QN (NAND2X0)                                0.1795    0.0708     0.6638 r
  n114 (net)                     1       1.8243              0.0000     0.6638 r
  U132/IN2 (NAND2X0)                               0.1795    0.0000 *   0.6638 r
  U132/QN (NAND2X0)                                0.0701    0.0435     0.7074 f
  N42 (net)                      1       1.9200              0.0000     0.7074 f
  B_reg_5_/D (DFFX1)                               0.0701    0.0000 *   0.7074 f
  data arrival time                                                     0.7074

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0451     0.8549
  data required time                                                    0.8549
  -------------------------------------------------------------------------------
  data required time                                                    0.8549
  data arrival time                                                    -0.7074
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1476


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  B_reg_11_/D (DFFSSRX1)                           0.6839    0.0006 *   0.5662 r
  data arrival time                                                     0.5662

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5662
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1637


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5657 r
  n351 (net)                    33      78.0726              0.0000     0.5657 r
  A_reg_10_/D (DFFSSRX1)                           0.6839    0.0003 *   0.5660 r
  data arrival time                                                     0.5660

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5660
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1639


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.3328 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.4027 f
  n123 (net)                     1       6.4631              0.0000     0.4027 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.4029 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.4464 r
  N46 (net)                      1       2.5175              0.0000     0.4464 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.4464 r
  data arrival time                                                     0.4464

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.4464
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3776


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.3327 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.4030 f
  n105 (net)                     1       4.8058              0.0000     0.4030 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.4031 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.4462 r
  N37 (net)                      1       2.4332              0.0000     0.4462 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.4462 r
  data arrival time                                                     0.4462

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.4462
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3781


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U183/IN2 (NAND2X0)                               0.1679    0.0002 *   0.3386 f
  U183/QN (NAND2X0)                                0.0875    0.0546     0.3932 r
  n125 (net)                     1       2.1882              0.0000     0.3932 r
  B_reg_11_/SETB (DFFSSRX1)                        0.0875    0.0000 *   0.3932 r
  data arrival time                                                     0.3932

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1284     0.7716
  data required time                                                    0.7716
  -------------------------------------------------------------------------------
  data required time                                                    0.7716
  data arrival time                                                    -0.3932
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3783


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U183/IN2 (NAND2X0)                               0.2021    0.0002 *   0.3328 r
  U183/QN (NAND2X0)                                0.0767    0.0463     0.3792 f
  n125 (net)                     1       2.1882              0.0000     0.3792 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.3792 f
  data arrival time                                                     0.3792

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.3792
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3791


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.3327 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.3999 f
  n107 (net)                     1       4.2697              0.0000     0.3999 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.4000 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.4420 r
  N38 (net)                      1       2.3388              0.0000     0.4420 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.4420 r
  data arrival time                                                     0.4420

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.4420
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3819


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.3328 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.3943 f
  n113 (net)                     1       4.8676              0.0000     0.3943 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.3944 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.4348 r
  N41 (net)                      1       2.2102              0.0000     0.4348 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.4348 r
  data arrival time                                                     0.4348

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.4348
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3896


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U182/IN2 (NAND2X0)                               0.1679    0.0001 *   0.3386 f
  U182/QN (NAND2X0)                                0.1218    0.0771     0.4156 r
  n123 (net)                     1       6.4631              0.0000     0.4156 r
  U180/IN1 (NAND2X0)                               0.1218    0.0001 *   0.4158 r
  U180/QN (NAND2X0)                                0.0746    0.0480     0.4638 f
  N46 (net)                      1       2.5175              0.0000     0.4638 f
  B_reg_9_/D (DFFX1)                               0.0746    0.0000 *   0.4638 f
  data arrival time                                                     0.4638

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.4638
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3901


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.3328 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.3896 f
  n119 (net)                     1       3.9640              0.0000     0.3896 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.3896 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.4310 r
  N44 (net)                      1       2.5577              0.0000     0.4310 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.4310 r
  data arrival time                                                     0.4310

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.4310
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3926


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.3328 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.3886 f
  n121 (net)                     1       3.7605              0.0000     0.3886 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.3886 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.4305 r
  N45 (net)                      1       2.6997              0.0000     0.4305 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.4305 r
  data arrival time                                                     0.4305

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.4305
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3927


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.3328 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.3908 f
  n109 (net)                     1       2.8482              0.0000     0.3908 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.3908 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.4312 r
  N39 (net)                      1       2.3022              0.0000     0.4312 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.4312 r
  data arrival time                                                     0.4312

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.4312
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3929


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.3329 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.3862 f
  n127 (net)                     1       3.3526              0.0000     0.3862 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.3863 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.4294 r
  N49 (net)                      1       3.0328              0.0000     0.4294 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.4294 r
  data arrival time                                                     0.4294

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.4294
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3939


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U262/IN2 (NOR2X2)                                0.1195    0.0002 *   0.2799 r
  U262/QN (NOR2X2)                                 0.1452    0.1043     0.3842 f
  n342 (net)                    17      45.9989              0.0000     0.3842 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.3844 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.4331 r
  n27 (net)                      1       3.6454              0.0000     0.4331 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.4332 r
  data arrival time                                                     0.4332

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.4332
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3939


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.3327 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.3813 f
  n133 (net)                     1       2.5650              0.0000     0.3813 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.3813 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.4260 r
  N52 (net)                      1       3.5226              0.0000     0.4260 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.4261 r
  data arrival time                                                     0.4261

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.4261
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3954


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.3329 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.3881 f
  n117 (net)                     1       3.6726              0.0000     0.3881 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.3881 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.4259 r
  N43 (net)                      1       1.9094              0.0000     0.4259 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.4259 r
  data arrival time                                                     0.4259

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.4259
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.3990


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U186/IN2 (NAND2X0)                               0.2021    0.0002 *   0.3329 r
  U186/QN (NAND2X0)                                0.0817    0.0503     0.3831 f
  n130 (net)                     1       2.8454              0.0000     0.3831 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.3832 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.4232 r
  N51 (net)                      1       2.5262              0.0000     0.4232 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.4232 r
  data arrival time                                                     0.4232

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.4232
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4003


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U125/IN2 (NAND2X0)                               0.1679    0.0001 *   0.3385 f
  U125/QN (NAND2X0)                                0.1093    0.0692     0.4078 r
  n113 (net)                     1       4.8676              0.0000     0.4078 r
  U123/IN1 (NAND2X0)                               0.1093    0.0001 *   0.4078 r
  U123/QN (NAND2X0)                                0.0730    0.0445     0.4524 f
  N41 (net)                      1       2.2102              0.0000     0.4524 f
  B_reg_4_/D (DFFX1)                               0.0730    0.0000 *   0.4524 f
  data arrival time                                                     0.4524

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0458     0.8542
  data required time                                                    0.8542
  -------------------------------------------------------------------------------
  data required time                                                    0.8542
  data arrival time                                                    -0.4524
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4019


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U131/IN2 (NAND2X0)                               0.1679    0.0002 *   0.3386 f
  U131/QN (NAND2X0)                                0.1005    0.0638     0.4024 r
  n121 (net)                     1       3.7605              0.0000     0.4024 r
  U129/IN1 (NAND2X0)                               0.1005    0.0000 *   0.4024 r
  U129/QN (NAND2X0)                                0.0786    0.0461     0.4485 f
  N45 (net)                      1       2.6997              0.0000     0.4485 f
  B_reg_8_/D (DFFX1)                               0.0786    0.0000 *   0.4485 f
  data arrival time                                                     0.4485

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0471     0.8529
  data required time                                                    0.8529
  -------------------------------------------------------------------------------
  data required time                                                    0.8529
  data arrival time                                                    -0.4485
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4044


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U128/IN2 (NAND2X0)                               0.1679    0.0001 *   0.3385 f
  U128/QN (NAND2X0)                                0.1021    0.0648     0.4033 r
  n119 (net)                     1       3.9640              0.0000     0.4033 r
  U126/IN1 (NAND2X0)                               0.1021    0.0000 *   0.4033 r
  U126/QN (NAND2X0)                                0.0769    0.0455     0.4488 f
  N44 (net)                      1       2.5577              0.0000     0.4488 f
  B_reg_7_/D (DFFX1)                               0.0769    0.0000 *   0.4489 f
  data arrival time                                                     0.4489

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.4489
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4045


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U190/IN2 (NAND2X0)                               0.1679    0.0002 *   0.3387 f
  U190/QN (NAND2X0)                                0.0972    0.0614     0.4001 r
  n127 (net)                     1       3.3526              0.0000     0.4001 r
  U188/IN1 (NAND2X0)                               0.0972    0.0000 *   0.4001 r
  U188/QN (NAND2X0)                                0.0782    0.0474     0.4475 f
  N49 (net)                      1       3.0328              0.0000     0.4475 f
  B_reg_12_/D (DFFX1)                              0.0782    0.0000 *   0.4475 f
  data arrival time                                                     0.4475

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0470     0.8530
  data required time                                                    0.8530
  -------------------------------------------------------------------------------
  data required time                                                    0.8530
  data arrival time                                                    -0.4475
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4055


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.3328 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.3821 f
  n115 (net)                     1       2.6798              0.0000     0.3821 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.3821 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.4190 r
  N42 (net)                      1       1.9200              0.0000     0.4190 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.4190 r
  data arrival time                                                     0.4190

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.4190
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4060


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U196/IN2 (NAND2X0)                               0.1679    0.0000 *   0.3384 f
  U196/QN (NAND2X0)                                0.0906    0.0568     0.3953 r
  n133 (net)                     1       2.5650              0.0000     0.3953 r
  U194/IN1 (NAND2X0)                               0.0906    0.0000 *   0.3953 r
  U194/QN (NAND2X0)                                0.0869    0.0491     0.4444 f
  N52 (net)                      1       3.5226              0.0000     0.4444 f
  B_reg_15_/D (DFFX1)                              0.0869    0.0000 *   0.4444 f
  data arrival time                                                     0.4444

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0490     0.8510
  data required time                                                    0.8510
  -------------------------------------------------------------------------------
  data required time                                                    0.8510
  data arrival time                                                    -0.4444
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4066


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U143/IN1 (NAND2X0)                               0.1679    0.0001 *   0.3385 f
  U143/QN (NAND2X0)                                0.1039    0.0629     0.4015 r
  n105 (net)                     1       4.8058              0.0000     0.4015 r
  U141/IN1 (NAND2X0)                               0.1039    0.0001 *   0.4015 r
  U141/QN (NAND2X0)                                0.0736    0.0451     0.4466 f
  N37 (net)                      1       2.4332              0.0000     0.4466 f
  B_reg_0_/D (DFFX1)                               0.0736    0.0000 *   0.4466 f
  data arrival time                                                     0.4466

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0459     0.8541
  data required time                                                    0.8541
  -------------------------------------------------------------------------------
  data required time                                                    0.8541
  data arrival time                                                    -0.4466
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4075


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.3327 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.3772 f
  n111 (net)                     1       1.8655              0.0000     0.3772 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.3772 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.4155 r
  N40 (net)                      1       2.3832              0.0000     0.4155 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.4156 r
  data arrival time                                                     0.4156

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.4156
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4076


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.3065 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.3491 f
  n278 (net)                     1       2.0875              0.0000     0.3491 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.3491 f
  data arrival time                                                     0.3491

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.3491
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4104


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U178/IN2 (NAND2X0)                               0.1212    0.0005 *   0.3135 f
  U178/QN (NAND2X0)                                0.0757    0.0485     0.3620 r
  n278 (net)                     1       2.0875              0.0000     0.3620 r
  A_reg_10_/SETB (DFFSSRX1)                        0.0757    0.0000 *   0.3620 r
  data arrival time                                                     0.3620

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1272     0.7728
  data required time                                                    0.7728
  -------------------------------------------------------------------------------
  data required time                                                    0.7728
  data arrival time                                                    -0.3620
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4107


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U137/IN1 (NAND2X0)                               0.1679    0.0001 *   0.3385 f
  U137/QN (NAND2X0)                                0.0998    0.0601     0.3986 r
  n107 (net)                     1       4.2697              0.0000     0.3986 r
  U135/IN1 (NAND2X0)                               0.0998    0.0001 *   0.3986 r
  U135/QN (NAND2X0)                                0.0750    0.0440     0.4426 f
  N38 (net)                      1       2.3388              0.0000     0.4426 f
  B_reg_1_/D (DFFX1)                               0.0750    0.0000 *   0.4426 f
  data arrival time                                                     0.4426

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0462     0.8538
  data required time                                                    0.8538
  -------------------------------------------------------------------------------
  data required time                                                    0.8538
  data arrival time                                                    -0.4426
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4112


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U119/IN2 (NAND2X0)                               0.1679    0.0002 *   0.3386 f
  U119/QN (NAND2X0)                                0.0998    0.0633     0.4019 r
  n117 (net)                     1       3.6726              0.0000     0.4019 r
  U117/IN1 (NAND2X0)                               0.0998    0.0000 *   0.4019 r
  U117/QN (NAND2X0)                                0.0706    0.0416     0.4435 f
  N43 (net)                      1       1.9094              0.0000     0.4435 f
  B_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.4435 f
  data arrival time                                                     0.4435

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.4435
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4113


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U186/IN2 (NAND2X0)                               0.1679    0.0002 *   0.3386 f
  U186/QN (NAND2X0)                                0.0930    0.0585     0.3971 r
  n130 (net)                     1       2.8454              0.0000     0.3971 r
  U184/IN1 (NAND2X0)                               0.0930    0.0000 *   0.3971 r
  U184/QN (NAND2X0)                                0.0770    0.0440     0.4411 f
  N51 (net)                      1       2.5262              0.0000     0.4411 f
  B_reg_14_/D (DFFX1)                              0.0770    0.0000 *   0.4412 f
  data arrival time                                                     0.4412

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.4412
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4122


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U294/IN1 (NOR2X0)                                0.0991    0.0001 *   0.2765 f
  U294/QN (NOR2X0)                                 0.0785    0.0433     0.3199 r
  n344 (net)                     1       3.8450              0.0000     0.3199 r
  U293/IN2 (NOR2X0)                                0.0785    0.0000 *   0.3199 r
  U293/QN (NOR2X0)                                 0.0743    0.0487     0.3686 f
  n346 (net)                     1       3.4211              0.0000     0.3686 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.3686 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.4099 r
  n26 (net)                      1       3.9995              0.0000     0.4099 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.4099 r
  data arrival time                                                     0.4099

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.4099
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4181


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.3067 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.3570 f
  n260 (net)                     1       2.4960              0.0000     0.3570 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.3570 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.4035 r
  N28 (net)                      1       4.0204              0.0000     0.4035 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.4036 r
  data arrival time                                                     0.4036

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.4036
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4182


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U134/IN2 (NAND2X0)                               0.1679    0.0002 *   0.3386 f
  U134/QN (NAND2X0)                                0.0916    0.0575     0.3961 r
  n115 (net)                     1       2.6798              0.0000     0.3961 r
  U132/IN1 (NAND2X0)                               0.0916    0.0000 *   0.3961 r
  U132/QN (NAND2X0)                                0.0701    0.0406     0.4367 f
  N42 (net)                      1       1.9200              0.0000     0.4367 f
  B_reg_5_/D (DFFX1)                               0.0701    0.0000 *   0.4367 f
  data arrival time                                                     0.4367

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0451     0.8549
  data required time                                                    0.8549
  -------------------------------------------------------------------------------
  data required time                                                    0.8549
  data arrival time                                                    -0.4367
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4182


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.3386 f
  data arrival time                                                     0.3386

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.3386
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4186


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.3385 f
  data arrival time                                                     0.3385

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.3385
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4186


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.3065 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.3522 f
  n216 (net)                     1       1.7579              0.0000     0.3522 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.3522 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.4010 r
  N25 (net)                      1       4.8240              0.0000     0.4010 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.4011 r
  data arrival time                                                     0.4011

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.4011
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4191


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U122/IN2 (NAND2X0)                               0.1679    0.0001 *   0.3385 f
  U122/QN (NAND2X0)                                0.0848    0.0528     0.3913 r
  n111 (net)                     1       1.8655              0.0000     0.3913 r
  U120/IN1 (NAND2X0)                               0.0848    0.0000 *   0.3913 r
  U120/QN (NAND2X0)                                0.0790    0.0422     0.4334 f
  N40 (net)                      1       2.3832              0.0000     0.4334 f
  B_reg_3_/D (DFFX1)                               0.0790    0.0000 *   0.4334 f
  data arrival time                                                     0.4334

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0472     0.8528
  data required time                                                    0.8528
  -------------------------------------------------------------------------------
  data required time                                                    0.8528
  data arrival time                                                    -0.4334
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4194


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U197/IN2 (NOR2X1)                                0.0726    0.0003 *   0.2280 r
  U197/QN (NOR2X1)                                 0.1679    0.1105     0.3384 f
  n131 (net)                    16      31.1919              0.0000     0.3384 f
  U140/IN1 (NAND2X0)                               0.1679    0.0001 *   0.3385 f
  U140/QN (NAND2X0)                                0.0879    0.0517     0.3902 r
  n109 (net)                     1       2.8482              0.0000     0.3902 r
  U138/IN1 (NAND2X0)                               0.0879    0.0000 *   0.3903 r
  U138/QN (NAND2X0)                                0.0746    0.0421     0.4324 f
  N39 (net)                      1       2.3022              0.0000     0.4324 f
  B_reg_2_/D (DFFX1)                               0.0746    0.0000 *   0.4324 f
  data arrival time                                                     0.4324

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.4324
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4215


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.3066 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.3558 f
  n183 (net)                     1       2.3187              0.0000     0.3558 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.3558 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.3991 r
  N21 (net)                      1       3.3638              0.0000     0.3991 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.3991 r
  data arrival time                                                     0.3991

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.3991
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4230


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.3066 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.3542 f
  n201 (net)                     1       2.0703              0.0000     0.3542 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.3542 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.3960 r
  N23 (net)                      1       3.1237              0.0000     0.3960 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.3961 r
  data arrival time                                                     0.3961

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.3961
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4261


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U228/IN2 (NAND2X0)                               0.1447    0.0004 *   0.3065 r
  U228/QN (NAND2X0)                                0.0682    0.0454     0.3519 f
  n338 (net)                     1       2.6016              0.0000     0.3519 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.3519 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.3958 r
  N35 (net)                      1       3.7065              0.0000     0.3958 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.3958 r
  data arrival time                                                     0.3958

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.3958
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4262


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.3064 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.3541 f
  n192 (net)                     1       2.0836              0.0000     0.3541 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.3541 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.3962 r
  N22 (net)                      1       3.1699              0.0000     0.3962 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.3962 r
  data arrival time                                                     0.3962

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.3962
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4263


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.3067 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.3492 f
  n304 (net)                     1       2.0818              0.0000     0.3492 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.3492 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.3948 r
  N32 (net)                      1       4.2739              0.0000     0.3948 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.3949 r
  data arrival time                                                     0.3949

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.3949
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4264


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.3064 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.3572 f
  n180 (net)                     1       2.5834              0.0000     0.3572 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.3572 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.3968 r
  N20 (net)                      1       2.5484              0.0000     0.3968 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.3968 r
  data arrival time                                                     0.3968

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.3968
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4272


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U221/IN2 (NAND2X0)                               0.1447    0.0007 *   0.3067 r
  U221/QN (NAND2X0)                                0.0650    0.0431     0.3498 f
  n320 (net)                     1       2.1804              0.0000     0.3498 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.3498 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.3940 r
  N34 (net)                      1       3.8931              0.0000     0.3940 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.3941 r
  data arrival time                                                     0.3941

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.3941
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4278


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.3065 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.3587 f
  n241 (net)                     1       2.8038              0.0000     0.3587 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3587 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.3965 r
  N27 (net)                      1       2.1263              0.0000     0.3965 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.3965 r
  data arrival time                                                     0.3965

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.3965
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4282


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.3068 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.3556 f
  n269 (net)                     1       2.2586              0.0000     0.3556 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.3556 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.3928 r
  N29 (net)                      1       2.1366              0.0000     0.3928 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.3928 r
  data arrival time                                                     0.3928

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.3928
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4319


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.3065 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.3533 f
  n207 (net)                     1       1.9254              0.0000     0.3533 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.3533 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.3907 r
  N24 (net)                      1       2.2321              0.0000     0.3907 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.3907 r
  data arrival time                                                     0.3907

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.3907
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4336


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.3065 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.3544 f
  n229 (net)                     1       2.1087              0.0000     0.3544 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.3544 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.3909 r
  N26 (net)                      1       1.9984              0.0000     0.3909 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.3909 r
  data arrival time                                                     0.3909

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.3909
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4341


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U193/IN2 (NAND2X0)                               0.1212    0.0006 *   0.3136 f
  U193/QN (NAND2X0)                                0.0757    0.0485     0.3621 r
  n304 (net)                     1       2.0818              0.0000     0.3621 r
  U191/IN1 (NAND2X0)                               0.0757    0.0000 *   0.3621 r
  U191/QN (NAND2X0)                                0.0879    0.0502     0.4123 f
  N32 (net)                      1       4.2739              0.0000     0.4123 f
  A_reg_12_/D (DFFX1)                              0.0879    0.0001 *   0.4124 f
  data arrival time                                                     0.4124

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0493     0.8507
  data required time                                                    0.8507
  -------------------------------------------------------------------------------
  data required time                                                    0.8507
  data arrival time                                                    -0.4124
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4384


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U228/IN2 (NAND2X0)                               0.1212    0.0004 *   0.3135 f
  U228/QN (NAND2X0)                                0.0797    0.0513     0.3648 r
  n338 (net)                     1       2.6016              0.0000     0.3648 r
  U224/IN1 (NAND2X0)                               0.0797    0.0000 *   0.3648 r
  U224/QN (NAND2X0)                                0.0844    0.0483     0.4131 f
  N35 (net)                      1       3.7065              0.0000     0.4131 f
  A_reg_15_/D (DFFX1)                              0.0844    0.0000 *   0.4131 f
  data arrival time                                                     0.4131

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0484     0.8516
  data required time                                                    0.8516
  -------------------------------------------------------------------------------
  data required time                                                    0.8516
  data arrival time                                                    -0.4131
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4385


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_result_rdy (in)                               0.0104    0.0023     0.2023 f
  io_result_rdy (net)            1       2.0122              0.0000     0.2023 f
  U291/INP (INVX0)                                 0.0104    0.0000 *   0.2023 f
  U291/ZN (INVX0)                                  0.0286    0.0176     0.2199 r
  n35 (net)                      1       2.7425              0.0000     0.2199 r
  U114/IN1 (NOR2X0)                                0.0286    0.0000 *   0.2199 r
  U114/QN (NOR2X0)                                 0.0991    0.0566     0.2765 f
  io_result_val (net)            3      11.3157              0.0000     0.2765 f
  U262/IN2 (NOR2X2)                                0.0991    0.0002 *   0.2767 f
  U262/QN (NOR2X2)                                 0.1716    0.0889     0.3656 r
  n342 (net)                    17      45.9989              0.0000     0.3656 r
  U450/IN1 (NAND3X0)                               0.1716    0.0002 *   0.3658 r
  U450/QN (NAND3X0)                                0.0820    0.0477     0.4135 f
  n27 (net)                      1       3.6454              0.0000     0.4135 f
  state_reg_1_/D (DFFX1)                           0.0820    0.0000 *   0.4135 f
  data arrival time                                                     0.4135

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.4135
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4386


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U221/IN2 (NAND2X0)                               0.1212    0.0007 *   0.3137 f
  U221/QN (NAND2X0)                                0.0764    0.0490     0.3627 r
  n320 (net)                     1       2.1804              0.0000     0.3627 r
  U219/IN1 (NAND2X0)                               0.0764    0.0000 *   0.3627 r
  U219/QN (NAND2X0)                                0.0849    0.0486     0.4113 f
  N34 (net)                      1       3.8931              0.0000     0.4113 f
  A_reg_14_/D (DFFX1)                              0.0849    0.0000 *   0.4114 f
  data arrival time                                                     0.4114

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0486     0.8514
  data required time                                                    0.8514
  -------------------------------------------------------------------------------
  data required time                                                    0.8514
  data arrival time                                                    -0.4114
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4401


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U149/IN1 (NAND2X0)                               0.1212    0.0006 *   0.3137 f
  U149/QN (NAND2X0)                                0.0739    0.0451     0.3587 r
  n260 (net)                     1       2.4960              0.0000     0.3587 r
  U147/IN1 (NAND2X0)                               0.0739    0.0000 *   0.3588 r
  U147/QN (NAND2X0)                                0.0856    0.0488     0.4075 f
  N28 (net)                      1       4.0204              0.0000     0.4075 f
  A_reg_8_/D (DFFX1)                               0.0856    0.0000 *   0.4076 f
  data arrival time                                                     0.4076

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0487     0.8513
  data required time                                                    0.8513
  -------------------------------------------------------------------------------
  data required time                                                    0.8513
  data arrival time                                                    -0.4076
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4437


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U156/IN1 (NAND2X0)                               0.1212    0.0005 *   0.3135 f
  U156/QN (NAND2X0)                                0.0678    0.0409     0.3544 r
  n216 (net)                     1       1.7579              0.0000     0.3544 r
  U154/IN1 (NAND2X0)                               0.0678    0.0000 *   0.3544 r
  U154/QN (NAND2X0)                                0.0932    0.0512     0.4056 f
  N25 (net)                      1       4.8240              0.0000     0.4056 f
  A_reg_5_/D (DFFX1)                               0.0932    0.0001 *   0.4056 f
  data arrival time                                                     0.4056

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0505     0.8495
  data required time                                                    0.8495
  -------------------------------------------------------------------------------
  data required time                                                    0.8495
  data arrival time                                                    -0.4056
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4438


  Startpoint: io_result_rdy
              (input port clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_result_rdy (in)                               0.0136    0.0022     0.2022 r
  io_result_rdy (net)            1       2.0122              0.0000     0.2022 r
  U291/INP (INVX0)                                 0.0136    0.0000 *   0.2022 r
  U291/ZN (INVX0)                                  0.0242    0.0189     0.2211 f
  n35 (net)                      1       2.7425              0.0000     0.2211 f
  U114/IN1 (NOR2X0)                                0.0242    0.0000 *   0.2211 f
  U114/QN (NOR2X0)                                 0.1195    0.0587     0.2797 r
  io_result_val (net)            3      11.3157              0.0000     0.2797 r
  U294/IN1 (NOR2X0)                                0.1195    0.0001 *   0.2798 r
  U294/QN (NOR2X0)                                 0.0635    0.0493     0.3291 f
  n344 (net)                     1       3.8450              0.0000     0.3291 f
  U293/IN2 (NOR2X0)                                0.0635    0.0000 *   0.3291 f
  U293/QN (NOR2X0)                                 0.0810    0.0381     0.3672 r
  n346 (net)                     1       3.4211              0.0000     0.3672 r
  U292/IN1 (NOR2X0)                                0.0810    0.0000 *   0.3672 r
  U292/QN (NOR2X0)                                 0.0624    0.0441     0.4113 f
  n26 (net)                      1       3.9995              0.0000     0.4113 f
  state_reg_0_/D (DFFX1)                           0.0624    0.0000 *   0.4114 f
  data arrival time                                                     0.4114

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0434     0.8566
  data required time                                                    0.8566
  -------------------------------------------------------------------------------
  data required time                                                    0.8566
  data arrival time                                                    -0.4114
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4452


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  B_reg_10_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.3328 r
  data arrival time                                                     0.3328

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.3328
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4478


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U197/IN2 (NOR2X1)                                0.0621    0.0003 *   0.2285 f
  U197/QN (NOR2X1)                                 0.2021    0.1042     0.3327 r
  n131 (net)                    16      31.1919              0.0000     0.3327 r
  B_reg_13_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.3328 r
  data arrival time                                                     0.3328

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.3328
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4478


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U174/IN1 (NAND2X0)                               0.1212    0.0006 *   0.3136 f
  U174/QN (NAND2X0)                                0.0724    0.0441     0.3577 r
  n183 (net)                     1       2.3187              0.0000     0.3577 r
  U172/IN1 (NAND2X0)                               0.0724    0.0000 *   0.3577 r
  U172/QN (NAND2X0)                                0.0838    0.0454     0.4031 f
  N21 (net)                      1       3.3638              0.0000     0.4031 f
  A_reg_1_/D (DFFX1)                               0.0838    0.0000 *   0.4031 f
  data arrival time                                                     0.4031

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0483     0.8517
  data required time                                                    0.8517
  -------------------------------------------------------------------------------
  data required time                                                    0.8517
  data arrival time                                                    -0.4031
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4486


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U166/IN1 (NAND2X0)                               0.1212    0.0005 *   0.3135 f
  U166/QN (NAND2X0)                                0.0704    0.0427     0.3562 r
  n201 (net)                     1       2.0703              0.0000     0.3562 r
  U164/IN1 (NAND2X0)                               0.0704    0.0000 *   0.3562 r
  U164/QN (NAND2X0)                                0.0836    0.0439     0.4001 f
  N23 (net)                      1       3.1237              0.0000     0.4001 f
  A_reg_3_/D (DFFX1)                               0.0836    0.0000 *   0.4001 f
  data arrival time                                                     0.4001

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0482     0.8518
  data required time                                                    0.8518
  -------------------------------------------------------------------------------
  data required time                                                    0.8518
  data arrival time                                                    -0.4001
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4516


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U171/IN1 (NAND2X0)                               0.1212    0.0003 *   0.3133 f
  U171/QN (NAND2X0)                                0.0705    0.0428     0.3561 r
  n192 (net)                     1       2.0836              0.0000     0.3561 r
  U169/IN1 (NAND2X0)                               0.0705    0.0000 *   0.3561 r
  U169/QN (NAND2X0)                                0.0821    0.0441     0.4002 f
  N22 (net)                      1       3.1699              0.0000     0.4002 f
  A_reg_2_/D (DFFX1)                               0.0821    0.0000 *   0.4002 f
  data arrival time                                                     0.4002

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.4002
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4519


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U177/IN1 (NAND2X0)                               0.1212    0.0003 *   0.3133 f
  U177/QN (NAND2X0)                                0.0746    0.0456     0.3589 r
  n180 (net)                     1       2.5834              0.0000     0.3589 r
  U175/IN1 (NAND2X0)                               0.0746    0.0000 *   0.3589 r
  U175/QN (NAND2X0)                                0.0746    0.0416     0.4005 f
  N20 (net)                      1       2.5484              0.0000     0.4005 f
  A_reg_0_/D (DFFX1)                               0.0746    0.0000 *   0.4006 f
  data arrival time                                                     0.4006

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.4006
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4533


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U162/IN1 (NAND2X0)                               0.1212    0.0005 *   0.3135 f
  U162/QN (NAND2X0)                                0.0765    0.0468     0.3603 r
  n241 (net)                     1       2.8038              0.0000     0.3603 r
  U160/IN1 (NAND2X0)                               0.0765    0.0000 *   0.3603 r
  U160/QN (NAND2X0)                                0.0716    0.0397     0.4000 f
  N27 (net)                      1       2.1263              0.0000     0.4000 f
  A_reg_7_/D (DFFX1)                               0.0716    0.0000 *   0.4000 f
  data arrival time                                                     0.4000

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.4000
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4545


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.3134 f
  data arrival time                                                     0.3134

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.3134
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4562


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.3131 f
  data arrival time                                                     0.3131

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.3131
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4565


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U146/IN1 (NAND2X0)                               0.1212    0.0007 *   0.3137 f
  U146/QN (NAND2X0)                                0.0719    0.0437     0.3575 r
  n269 (net)                     1       2.2586              0.0000     0.3575 r
  U144/IN1 (NAND2X0)                               0.0719    0.0000 *   0.3575 r
  U144/QN (NAND2X0)                                0.0715    0.0392     0.3967 f
  N29 (net)                      1       2.1366              0.0000     0.3967 f
  A_reg_9_/D (DFFX1)                               0.0715    0.0000 *   0.3967 f
  data arrival time                                                     0.3967

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.3967
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4580


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U159/IN1 (NAND2X0)                               0.1212    0.0005 *   0.3135 f
  U159/QN (NAND2X0)                                0.0692    0.0419     0.3554 r
  n207 (net)                     1       1.9254              0.0000     0.3554 r
  U157/IN1 (NAND2X0)                               0.0692    0.0000 *   0.3554 r
  U157/QN (NAND2X0)                                0.0739    0.0393     0.3946 f
  N24 (net)                      1       2.2321              0.0000     0.3946 f
  A_reg_4_/D (DFFX1)                               0.0739    0.0000 *   0.3947 f
  data arrival time                                                     0.3947

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0460     0.8540
  data required time                                                    0.8540
  -------------------------------------------------------------------------------
  data required time                                                    0.8540
  data arrival time                                                    -0.3947
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4594


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U108/IN2 (NOR2X2)                                0.0726    0.0004 *   0.2281 r
  U108/QN (NOR2X2)                                 0.1212    0.0849     0.3130 f
  n335 (net)                    16      40.2492              0.0000     0.3130 f
  U152/IN1 (NAND2X0)                               0.1212    0.0005 *   0.3135 f
  U152/QN (NAND2X0)                                0.0707    0.0429     0.3564 r
  n229 (net)                     1       2.1087              0.0000     0.3564 r
  U150/IN1 (NAND2X0)                               0.0707    0.0000 *   0.3564 r
  U150/QN (NAND2X0)                                0.0706    0.0383     0.3947 f
  N26 (net)                      1       1.9984              0.0000     0.3947 f
  A_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.3947 f
  data arrival time                                                     0.3947

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.3947
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4601


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  A_reg_11_/RSTB (DFFSSRX1)                        0.1447    0.0004 *   0.3064 r
  data arrival time                                                     0.3064

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.3064
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4800


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U108/IN2 (NOR2X2)                                0.0621    0.0004 *   0.2286 f
  U108/QN (NOR2X2)                                 0.1447    0.0774     0.3061 r
  n335 (net)                    16      40.2492              0.0000     0.3061 r
  A_reg_13_/RSTB (DFFSSRX1)                        0.1447    0.0001 *   0.3062 r
  data arrival time                                                     0.3062

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.3062
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4802


  Startpoint: io_operands_bits_A[11]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[11] (in)                      0.0131    0.0020     0.2020 r
  io_operands_bits_A[11] (net)     1     1.8250              0.0000     0.2020 r
  U214/IN2 (NAND2X0)                               0.0131    0.0000 *   0.2020 r
  U214/QN (NAND2X0)                                0.2310    0.0479     0.2498 f
  n287 (net)                     1       6.4075              0.0000     0.2498 f
  A_reg_11_/SETB (DFFSSRX1)                        0.2310    0.0001 *   0.2500 f
  data arrival time                                                     0.2500

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1641     0.7359
  data required time                                                    0.7359
  -------------------------------------------------------------------------------
  data required time                                                    0.7359
  data arrival time                                                    -0.2500
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4859


  Startpoint: io_operands_bits_A[13]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[13] (in)                      0.0132    0.0020     0.2020 r
  io_operands_bits_A[13] (net)     1     1.8567              0.0000     0.2020 r
  U217/IN2 (NAND2X0)                               0.0132    0.0000 *   0.2020 r
  U217/QN (NAND2X0)                                0.2131    0.0400     0.2420 f
  n312 (net)                     1       4.5289              0.0000     0.2420 f
  A_reg_13_/SETB (DFFSSRX1)                        0.2131    0.0001 *   0.2421 f
  data arrival time                                                     0.2421

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1611     0.7389
  data required time                                                    0.7389
  -------------------------------------------------------------------------------
  data required time                                                    0.7389
  data arrival time                                                    -0.2421
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4968


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_val (in)                             0.0099    0.0020     0.2020 f
  io_operands_val (net)          1       1.7969              0.0000     0.2020 f
  U227/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2020 f
  U227/QN (NAND2X0)                                0.0663    0.0349     0.2369 r
  n339 (net)                     2       4.1045              0.0000     0.2369 r
  U306/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2370 r
  U306/QN (NAND2X0)                                0.0595    0.0418     0.2788 f
  n340 (net)                     1       2.8313              0.0000     0.2788 f
  U450/IN3 (NAND3X0)                               0.0595    0.0000 *   0.2788 f
  U450/QN (NAND3X0)                                0.0779    0.0461     0.3249 r
  n27 (net)                      1       3.6454              0.0000     0.3249 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.3249 r
  data arrival time                                                     0.3249

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.3249
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5022


  Startpoint: io_operands_bits_B[10]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[10] (in)                      0.0142    0.0024     0.2024 r
  io_operands_bits_B[10] (net)     1     2.2115              0.0000     0.2024 r
  U187/IN2 (NAND2X0)                               0.0142    0.0000 *   0.2024 r
  U187/QN (NAND2X0)                                0.1985    0.0342     0.2366 f
  n124 (net)                     1       3.1092              0.0000     0.2366 f
  B_reg_10_/SETB (DFFSSRX1)                        0.1985    0.0000 *   0.2366 f
  data arrival time                                                     0.2366

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1587     0.7413
  data required time                                                    0.7413
  -------------------------------------------------------------------------------
  data required time                                                    0.7413
  data arrival time                                                    -0.2366
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5047


  Startpoint: io_operands_bits_B[13]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[13] (in)                      0.0136    0.0022     0.2022 r
  io_operands_bits_B[13] (net)     1     2.0093              0.0000     0.2022 r
  U179/IN2 (NAND2X0)                               0.0136    0.0000 *   0.2022 r
  U179/QN (NAND2X0)                                0.1979    0.0339     0.2360 f
  n128 (net)                     1       3.0542              0.0000     0.2360 f
  B_reg_13_/SETB (DFFSSRX1)                        0.1979    0.0000 *   0.2361 f
  data arrival time                                                     0.2361

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1586     0.7414
  data required time                                                    0.7414
  -------------------------------------------------------------------------------
  data required time                                                    0.7414
  data arrival time                                                    -0.2361
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5054


  Startpoint: io_operands_bits_A[5]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[5] (in)                       0.0133    0.0020     0.2020 r
  io_operands_bits_A[5] (net)     1      1.9047              0.0000     0.2020 r
  U155/IN2 (NAND2X0)                               0.0133    0.0000 *   0.2021 r
  U155/QN (NAND2X0)                                0.1901    0.0309     0.2329 f
  n215 (net)                     1       2.3613              0.0000     0.2329 f
  U154/IN2 (NAND2X0)                               0.1901    0.0000 *   0.2330 f
  U154/QN (NAND2X0)                                0.1145    0.0720     0.3049 r
  N25 (net)                      1       4.8240              0.0000     0.3049 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.3050 r
  data arrival time                                                     0.3050

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.3050
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5152


  Startpoint: io_operands_bits_B[15]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[15] (in)                      0.0128    0.0019     0.2019 r
  io_operands_bits_B[15] (net)     1     1.7395              0.0000     0.2019 r
  U195/IN2 (NAND2X0)                               0.0128    0.0000 *   0.2019 r
  U195/QN (NAND2X0)                                0.2062    0.0370     0.2389 f
  n132 (net)                     1       3.8062              0.0000     0.2389 f
  U194/IN2 (NAND2X0)                               0.2062    0.0000 *   0.2389 f
  U194/QN (NAND2X0)                                0.1078    0.0671     0.3061 r
  N52 (net)                      1       3.5226              0.0000     0.3061 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.3061 r
  data arrival time                                                     0.3061

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.3061
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5154


  Startpoint: io_operands_bits_A[11]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[11] (in)                      0.0099    0.0021     0.2021 f
  io_operands_bits_A[11] (net)     1     1.8250              0.0000     0.2021 f
  U214/IN2 (NAND2X0)                               0.0099    0.0000 *   0.2021 f
  U214/QN (NAND2X0)                                0.2296    0.0437     0.2458 r
  n287 (net)                     1       6.4075              0.0000     0.2458 r
  A_reg_11_/SETB (DFFSSRX1)                        0.2296    0.0001 *   0.2459 r
  data arrival time                                                     0.2459

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1374     0.7626
  data required time                                                    0.7626
  -------------------------------------------------------------------------------
  data required time                                                    0.7626
  data arrival time                                                    -0.2459
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5167


  Startpoint: io_operands_bits_A[3]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[3] (in)                       0.0132    0.0020     0.2020 r
  io_operands_bits_A[3] (net)     1      1.8621              0.0000     0.2020 r
  U165/IN2 (NAND2X0)                               0.0132    0.0000 *   0.2020 r
  U165/QN (NAND2X0)                                0.2047    0.0364     0.2384 f
  n200 (net)                     1       3.6567              0.0000     0.2384 f
  U164/IN2 (NAND2X0)                               0.2047    0.0000 *   0.2384 f
  U164/QN (NAND2X0)                                0.1040    0.0645     0.3030 r
  N23 (net)                      1       3.1237              0.0000     0.3030 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.3030 r
  data arrival time                                                     0.3030

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.3030
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5192


  Startpoint: io_operands_bits_A[1]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[1] (in)                       0.0134    0.0021     0.2021 r
  io_operands_bits_A[1] (net)     1      1.9247              0.0000     0.2021 r
  U173/IN2 (NAND2X0)                               0.0134    0.0000 *   0.2021 r
  U173/QN (NAND2X0)                                0.1974    0.0337     0.2358 f
  n182 (net)                     1       3.0155              0.0000     0.2358 f
  U172/IN2 (NAND2X0)                               0.1974    0.0000 *   0.2358 f
  U172/QN (NAND2X0)                                0.1043    0.0651     0.3009 r
  N21 (net)                      1       3.3638              0.0000     0.3009 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.3009 r
  data arrival time                                                     0.3009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.3009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5212


  Startpoint: io_operands_bits_A[12]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[12] (in)                      0.0138    0.0022     0.2022 r
  io_operands_bits_A[12] (net)     1     2.0712              0.0000     0.2022 r
  U192/IN2 (NAND2X0)                               0.0138    0.0000 *   0.2022 r
  U192/QN (NAND2X0)                                0.1846    0.0289     0.2311 f
  n303 (net)                     1       1.8749              0.0000     0.2311 f
  U191/IN2 (NAND2X0)                               0.1846    0.0000 *   0.2311 f
  U191/QN (NAND2X0)                                0.1087    0.0685     0.2996 r
  N32 (net)                      1       4.2739              0.0000     0.2996 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.2996 r
  data arrival time                                                     0.2996

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.2996
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5217


  Startpoint: io_operands_bits_B[3]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[3] (in)                       0.0129    0.0019     0.2019 r
  io_operands_bits_B[3] (net)     1      1.7779              0.0000     0.2019 r
  U121/IN2 (NAND2X0)                               0.0129    0.0000 *   0.2019 r
  U121/QN (NAND2X0)                                0.2093    0.0383     0.2402 f
  n110 (net)                     1       4.1222              0.0000     0.2402 f
  U120/IN2 (NAND2X0)                               0.2093    0.0001 *   0.2403 f
  U120/QN (NAND2X0)                                0.0986    0.0605     0.3008 r
  N40 (net)                      1       2.3832              0.0000     0.3008 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.3008 r
  data arrival time                                                     0.3008

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.3008
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5224


  Startpoint: io_operands_bits_A[15]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[15] (in)                      0.0135    0.0021     0.2021 r
  io_operands_bits_A[15] (net)     1     1.9773              0.0000     0.2021 r
  U225/IN2 (NAND2X0)                               0.0135    0.0000 *   0.2021 r
  U225/QN (NAND2X0)                                0.1880    0.0301     0.2322 f
  n337 (net)                     1       2.1728              0.0000     0.2322 f
  U224/IN2 (NAND2X0)                               0.1880    0.0000 *   0.2323 f
  U224/QN (NAND2X0)                                0.1050    0.0660     0.2982 r
  N35 (net)                      1       3.7065              0.0000     0.2982 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.2983 r
  data arrival time                                                     0.2983

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.2983
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5237


  Startpoint: io_operands_bits_A[2]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[2] (in)                       0.0126    0.0018     0.2018 r
  io_operands_bits_A[2] (net)     1      1.6622              0.0000     0.2018 r
  U170/IN2 (NAND2X0)                               0.0126    0.0000 *   0.2018 r
  U170/QN (NAND2X0)                                0.1960    0.0330     0.2348 f
  n191 (net)                     1       2.8847              0.0000     0.2348 f
  U169/IN2 (NAND2X0)                               0.1960    0.0000 *   0.2348 f
  U169/QN (NAND2X0)                                0.1023    0.0637     0.2986 r
  N22 (net)                      1       3.1699              0.0000     0.2986 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.2986 r
  data arrival time                                                     0.2986

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.2986
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5239


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U116/INP (INVX0)                                 0.0726    0.0003 *   0.2280 r
  U116/ZN (INVX0)                                  0.0480    0.0357     0.2637 f
  n341 (net)                     2       4.5231              0.0000     0.2637 f
  U450/IN2 (NAND3X0)                               0.0480    0.0000 *   0.2637 f
  U450/QN (NAND3X0)                                0.0779    0.0394     0.3032 r
  n27 (net)                      1       3.6454              0.0000     0.3032 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.3032 r
  data arrival time                                                     0.3032

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.3032
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5239


  Startpoint: io_operands_bits_A[13]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[13] (in)                      0.0100    0.0021     0.2021 f
  io_operands_bits_A[13] (net)     1     1.8567              0.0000     0.2021 f
  U217/IN2 (NAND2X0)                               0.0100    0.0000 *   0.2021 f
  U217/QN (NAND2X0)                                0.2103    0.0366     0.2387 r
  n312 (net)                     1       4.5289              0.0000     0.2387 r
  A_reg_13_/SETB (DFFSSRX1)                        0.2103    0.0001 *   0.2387 r
  data arrival time                                                     0.2387

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1365     0.7635
  data required time                                                    0.7635
  -------------------------------------------------------------------------------
  data required time                                                    0.7635
  data arrival time                                                    -0.2387
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5248


  Startpoint: io_operands_bits_A[8]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[8] (in)                       0.0128    0.0019     0.2019 r
  io_operands_bits_A[8] (net)     1      1.7271              0.0000     0.2019 r
  U148/IN2 (NAND2X0)                               0.0128    0.0000 *   0.2019 r
  U148/QN (NAND2X0)                                0.1826    0.0280     0.2298 f
  n259 (net)                     1       1.6948              0.0000     0.2298 f
  U147/IN2 (NAND2X0)                               0.1826    0.0000 *   0.2298 f
  U147/QN (NAND2X0)                                0.1062    0.0669     0.2968 r
  N28 (net)                      1       4.0204              0.0000     0.2968 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.2968 r
  data arrival time                                                     0.2968

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.2968
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5250


  Startpoint: io_operands_bits_A[14]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[14] (in)                      0.0125    0.0017     0.2017 r
  io_operands_bits_A[14] (net)     1     1.6021              0.0000     0.2017 r
  U220/IN2 (NAND2X0)                               0.0125    0.0000 *   0.2017 r
  U220/QN (NAND2X0)                                0.1837    0.0284     0.2301 f
  n319 (net)                     1       1.7940              0.0000     0.2301 f
  U219/IN2 (NAND2X0)                               0.1837    0.0000 *   0.2301 f
  U219/QN (NAND2X0)                                0.1055    0.0664     0.2965 r
  N34 (net)                      1       3.8931              0.0000     0.2965 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.2965 r
  data arrival time                                                     0.2965

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.2965
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5254


  Startpoint: io_operands_bits_B[8]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[8] (in)                       0.0126    0.0018     0.2018 r
  io_operands_bits_B[8] (net)     1      1.6574              0.0000     0.2018 r
  U130/IN2 (NAND2X0)                               0.0126    0.0000 *   0.2018 r
  U130/QN (NAND2X0)                                0.1965    0.0332     0.2350 f
  n120 (net)                     1       2.9346              0.0000     0.2350 f
  U129/IN2 (NAND2X0)                               0.1965    0.0000 *   0.2351 f
  U129/QN (NAND2X0)                                0.0984    0.0610     0.2960 r
  N45 (net)                      1       2.6997              0.0000     0.2960 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.2960 r
  data arrival time                                                     0.2960

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.2960
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5272


  Startpoint: io_operands_bits_B[14]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[14] (in)                      0.0125    0.0017     0.2017 r
  io_operands_bits_B[14] (net)     1     1.6214              0.0000     0.2017 r
  U185/IN2 (NAND2X0)                               0.0125    0.0000 *   0.2017 r
  U185/QN (NAND2X0)                                0.1950    0.0326     0.2344 f
  n129 (net)                     1       2.7949              0.0000     0.2344 f
  U184/IN2 (NAND2X0)                               0.1950    0.0000 *   0.2344 f
  U184/QN (NAND2X0)                                0.0966    0.0597     0.2941 r
  N51 (net)                      1       2.5262              0.0000     0.2941 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.2942 r
  data arrival time                                                     0.2942

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.2942
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5294


  Startpoint: io_operands_bits_B[7]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[7] (in)                       0.0127    0.0018     0.2018 r
  io_operands_bits_B[7] (net)     1      1.6988              0.0000     0.2018 r
  U127/IN2 (NAND2X0)                               0.0127    0.0000 *   0.2018 r
  U127/QN (NAND2X0)                                0.1932    0.0320     0.2338 f
  n118 (net)                     1       2.6376              0.0000     0.2338 f
  U126/IN2 (NAND2X0)                               0.1932    0.0000 *   0.2338 f
  U126/QN (NAND2X0)                                0.0964    0.0597     0.2936 r
  N44 (net)                      1       2.5577              0.0000     0.2936 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.2936 r
  data arrival time                                                     0.2936

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.2936
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5300


  Startpoint: io_operands_bits_B[1]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[1] (in)                       0.0165    0.0033     0.2033 r
  io_operands_bits_B[1] (net)     1      3.0416              0.0000     0.2033 r
  U136/IN2 (NAND2X0)                               0.0165    0.0000 *   0.2033 r
  U136/QN (NAND2X0)                                0.1923    0.0322     0.2355 f
  n106 (net)                     1       2.5620              0.0000     0.2355 f
  U135/IN2 (NAND2X0)                               0.1923    0.0000 *   0.2355 f
  U135/QN (NAND2X0)                                0.0944    0.0583     0.2938 r
  N38 (net)                      1       2.3388              0.0000     0.2938 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.2938 r
  data arrival time                                                     0.2938

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.2938
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5302


  Startpoint: io_operands_bits_B[10]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[10] (in)                      0.0109    0.0025     0.2025 f
  io_operands_bits_B[10] (net)     1     2.2115              0.0000     0.2025 f
  U187/IN2 (NAND2X0)                               0.0109    0.0000 *   0.2025 f
  U187/QN (NAND2X0)                                0.1947    0.0313     0.2339 r
  n124 (net)                     1       3.1092              0.0000     0.2339 r
  B_reg_10_/SETB (DFFSSRX1)                        0.1947    0.0000 *   0.2339 r
  data arrival time                                                     0.2339

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.2339
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5304


  Startpoint: io_operands_bits_B[13]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[13] (in)                      0.0104    0.0023     0.2023 f
  io_operands_bits_B[13] (net)     1     2.0093              0.0000     0.2023 f
  U179/IN2 (NAND2X0)                               0.0104    0.0000 *   0.2023 f
  U179/QN (NAND2X0)                                0.1940    0.0310     0.2333 r
  n128 (net)                     1       3.0542              0.0000     0.2333 r
  B_reg_13_/SETB (DFFSSRX1)                        0.1940    0.0000 *   0.2333 r
  data arrival time                                                     0.2333

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.2333
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5310


  Startpoint: io_operands_bits_B[12]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[12] (in)                      0.0124    0.0017     0.2017 r
  io_operands_bits_B[12] (net)     1     1.5795              0.0000     0.2017 r
  U189/IN2 (NAND2X0)                               0.0124    0.0000 *   0.2017 r
  U189/QN (NAND2X0)                                0.1828    0.0280     0.2297 f
  n126 (net)                     1       1.7169              0.0000     0.2297 f
  U188/IN2 (NAND2X0)                               0.1828    0.0000 *   0.2297 f
  U188/QN (NAND2X0)                                0.0980    0.0613     0.2911 r
  N49 (net)                      1       3.0328              0.0000     0.2911 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.2911 r
  data arrival time                                                     0.2911

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.2911
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5322


  Startpoint: io_operands_bits_A[4]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[4] (in)                       0.0152    0.0028     0.2028 r
  io_operands_bits_A[4] (net)     1      2.5877              0.0000     0.2028 r
  U158/IN2 (NAND2X0)                               0.0152    0.0000 *   0.2028 r
  U158/QN (NAND2X0)                                0.1909    0.0314     0.2343 f
  n206 (net)                     1       2.4357              0.0000     0.2343 f
  U157/IN2 (NAND2X0)                               0.1909    0.0000 *   0.2343 f
  U157/QN (NAND2X0)                                0.0931    0.0575     0.2918 r
  N24 (net)                      1       2.2321              0.0000     0.2918 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.2918 r
  data arrival time                                                     0.2918

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.2918
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5324


  Startpoint: io_operands_bits_B[2]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[2] (in)                       0.0129    0.0019     0.2019 r
  io_operands_bits_B[2] (net)     1      1.7690              0.0000     0.2019 r
  U139/IN2 (NAND2X0)                               0.0129    0.0000 *   0.2019 r
  U139/QN (NAND2X0)                                0.1915    0.0314     0.2333 f
  n108 (net)                     1       2.4912              0.0000     0.2333 f
  U138/IN2 (NAND2X0)                               0.1915    0.0000 *   0.2333 f
  U138/QN (NAND2X0)                                0.0939    0.0580     0.2913 r
  N39 (net)                      1       2.3022              0.0000     0.2913 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.2913 r
  data arrival time                                                     0.2913

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.2913
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5328


  Startpoint: io_operands_bits_B[9]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[9] (in)                       0.0132    0.0020     0.2020 r
  io_operands_bits_B[9] (net)     1      1.8587              0.0000     0.2020 r
  U181/IN2 (NAND2X0)                               0.0132    0.0000 *   0.2020 r
  U181/QN (NAND2X0)                                0.1840    0.0286     0.2306 f
  n122 (net)                     1       1.8220              0.0000     0.2306 f
  U180/IN2 (NAND2X0)                               0.1840    0.0000 *   0.2306 f
  U180/QN (NAND2X0)                                0.0940    0.0584     0.2890 r
  N46 (net)                      1       2.5175              0.0000     0.2890 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.2890 r
  data arrival time                                                     0.2890

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.2890
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5351


  Startpoint: io_operands_bits_B[4]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[4] (in)                       0.0133    0.0020     0.2020 r
  io_operands_bits_B[4] (net)     1      1.8904              0.0000     0.2020 r
  U124/IN2 (NAND2X0)                               0.0133    0.0000 *   0.2020 r
  U124/QN (NAND2X0)                                0.1875    0.0299     0.2319 f
  n112 (net)                     1       2.1296              0.0000     0.2319 f
  U123/IN2 (NAND2X0)                               0.1875    0.0000 *   0.2319 f
  U123/QN (NAND2X0)                                0.0921    0.0570     0.2889 r
  N41 (net)                      1       2.2102              0.0000     0.2889 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.2889 r
  data arrival time                                                     0.2889

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.2889
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5355


  Startpoint: io_operands_bits_A[0]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[0] (in)                       0.0124    0.0017     0.2017 r
  io_operands_bits_A[0] (net)     1      1.5951              0.0000     0.2017 r
  U176/IN2 (NAND2X0)                               0.0124    0.0000 *   0.2017 r
  U176/QN (NAND2X0)                                0.1830    0.0281     0.2298 f
  n179 (net)                     1       1.7308              0.0000     0.2298 f
  U175/IN2 (NAND2X0)                               0.1830    0.0000 *   0.2298 f
  U175/QN (NAND2X0)                                0.0940    0.0585     0.2883 r
  N20 (net)                      1       2.5484              0.0000     0.2883 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.2883 r
  data arrival time                                                     0.2883

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.2883
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5358


  Startpoint: io_operands_bits_B[0]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[0] (in)                       0.0140    0.0023     0.2023 r
  io_operands_bits_B[0] (net)     1      2.1439              0.0000     0.2023 r
  U142/IN2 (NAND2X0)                               0.0140    0.0000 *   0.2023 r
  U142/QN (NAND2X0)                                0.1821    0.0280     0.2303 f
  n104 (net)                     1       1.6574              0.0000     0.2303 f
  U141/IN2 (NAND2X0)                               0.1821    0.0000 *   0.2303 f
  U141/QN (NAND2X0)                                0.0928    0.0577     0.2880 r
  N37 (net)                      1       2.4332              0.0000     0.2880 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.2880 r
  data arrival time                                                     0.2880

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.2880
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5363


  Startpoint: io_operands_val
              (input port clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_val (in)                             0.0130    0.0019     0.2019 r
  io_operands_val (net)          1       1.7969              0.0000     0.2019 r
  U227/IN2 (NAND2X0)                               0.0130    0.0000 *   0.2019 r
  U227/QN (NAND2X0)                                0.0666    0.0383     0.2402 f
  n339 (net)                     2       4.1045              0.0000     0.2402 f
  U306/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2402 f
  U306/QN (NAND2X0)                                0.0615    0.0395     0.2797 r
  n340 (net)                     1       2.8313              0.0000     0.2797 r
  U450/IN3 (NAND3X0)                               0.0615    0.0000 *   0.2797 r
  U450/QN (NAND3X0)                                0.0820    0.0357     0.3154 f
  n27 (net)                      1       3.6454              0.0000     0.3154 f
  state_reg_1_/D (DFFX1)                           0.0820    0.0000 *   0.3155 f
  data arrival time                                                     0.3155

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.3155
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5367


  Startpoint: io_operands_bits_A[7]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[7] (in)                       0.0133    0.0021     0.2021 r
  io_operands_bits_A[7] (net)     1      1.9220              0.0000     0.2021 r
  U161/IN2 (NAND2X0)                               0.0133    0.0000 *   0.2021 r
  U161/QN (NAND2X0)                                0.1836    0.0284     0.2305 f
  n240 (net)                     1       1.7875              0.0000     0.2305 f
  U160/IN2 (NAND2X0)                               0.1836    0.0000 *   0.2305 f
  U160/QN (NAND2X0)                                0.0906    0.0560     0.2866 r
  N27 (net)                      1       2.1263              0.0000     0.2866 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.2866 r
  data arrival time                                                     0.2866

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.2866
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5381


  Startpoint: io_operands_bits_B[6]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[6] (in)                       0.0129    0.0019     0.2019 r
  io_operands_bits_B[6] (net)     1      1.7489              0.0000     0.2019 r
  U118/IN2 (NAND2X0)                               0.0129    0.0000 *   0.2019 r
  U118/QN (NAND2X0)                                0.1868    0.0296     0.2315 f
  n116 (net)                     1       2.0715              0.0000     0.2315 f
  U117/IN2 (NAND2X0)                               0.1868    0.0000 *   0.2315 f
  U117/QN (NAND2X0)                                0.0894    0.0551     0.2866 r
  N43 (net)                      1       1.9094              0.0000     0.2866 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.2866 r
  data arrival time                                                     0.2866

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.2866
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5383


  Startpoint: io_operands_bits_A[9]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[9] (in)                       0.0132    0.0020     0.2020 r
  io_operands_bits_A[9] (net)     1      1.8643              0.0000     0.2020 r
  U145/IN2 (NAND2X0)                               0.0132    0.0000 *   0.2020 r
  U145/QN (NAND2X0)                                0.1827    0.0281     0.2301 f
  n268 (net)                     1       1.7108              0.0000     0.2301 f
  U144/IN2 (NAND2X0)                               0.1827    0.0000 *   0.2301 f
  U144/QN (NAND2X0)                                0.0904    0.0560     0.2861 r
  N29 (net)                      1       2.1366              0.0000     0.2861 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.2861 r
  data arrival time                                                     0.2861

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.2861
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5386


  Startpoint: io_operands_bits_A[6]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[6] (in)                       0.0146    0.0025     0.2025 r
  io_operands_bits_A[6] (net)     1      2.3536              0.0000     0.2025 r
  U151/IN2 (NAND2X0)                               0.0146    0.0000 *   0.2025 r
  U151/QN (NAND2X0)                                0.1833    0.0285     0.2310 f
  n228 (net)                     1       1.7630              0.0000     0.2310 f
  U150/IN2 (NAND2X0)                               0.1833    0.0000 *   0.2310 f
  U150/QN (NAND2X0)                                0.0894    0.0553     0.2863 r
  N26 (net)                      1       1.9984              0.0000     0.2863 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.2863 r
  data arrival time                                                     0.2863

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.2863
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5386


  Startpoint: io_operands_bits_B[5]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[5] (in)                       0.0144    0.0025     0.2025 r
  io_operands_bits_B[5] (net)     1      2.2883              0.0000     0.2025 r
  U133/IN2 (NAND2X0)                               0.0144    0.0000 *   0.2025 r
  U133/QN (NAND2X0)                                0.1840    0.0287     0.2312 f
  n114 (net)                     1       1.8243              0.0000     0.2312 f
  U132/IN2 (NAND2X0)                               0.1840    0.0000 *   0.2312 f
  U132/QN (NAND2X0)                                0.0889    0.0549     0.2861 r
  N42 (net)                      1       1.9200              0.0000     0.2861 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.2861 r
  data arrival time                                                     0.2861

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.2861
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5389


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U116/INP (INVX0)                                 0.0621    0.0003 *   0.2285 f
  U116/ZN (INVX0)                                  0.0532    0.0333     0.2619 r
  n341 (net)                     2       4.5231              0.0000     0.2619 r
  U450/IN2 (NAND3X0)                               0.0532    0.0000 *   0.2619 r
  U450/QN (NAND3X0)                                0.0820    0.0357     0.2976 f
  n27 (net)                      1       3.6454              0.0000     0.2976 f
  state_reg_1_/D (DFFX1)                           0.0820    0.0000 *   0.2976 f
  data arrival time                                                     0.2976

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.2976
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5545


  Startpoint: io_operands_bits_A[5]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[5] (in)                       0.0101    0.0022     0.2022 f
  io_operands_bits_A[5] (net)     1      1.9047              0.0000     0.2022 f
  U155/IN2 (NAND2X0)                               0.0101    0.0000 *   0.2022 f
  U155/QN (NAND2X0)                                0.1858    0.0283     0.2304 r
  n215 (net)                     1       2.3613              0.0000     0.2304 r
  U154/IN2 (NAND2X0)                               0.1858    0.0000 *   0.2305 r
  U154/QN (NAND2X0)                                0.0932    0.0600     0.2905 f
  N25 (net)                      1       4.8240              0.0000     0.2905 f
  A_reg_5_/D (DFFX1)                               0.0932    0.0001 *   0.2906 f
  data arrival time                                                     0.2906

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0505     0.8495
  data required time                                                    0.8495
  -------------------------------------------------------------------------------
  data required time                                                    0.8495
  data arrival time                                                    -0.2906
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5589


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  reset (in)                                       0.0621    0.0282     0.2282 f
  reset (net)                    4      22.2442              0.0000     0.2282 f
  U292/IN2 (NOR2X0)                                0.0621    0.0003 *   0.2285 f
  U292/QN (NOR2X0)                                 0.0731    0.0403     0.2688 r
  n26 (net)                      1       3.9995              0.0000     0.2688 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.2689 r
  data arrival time                                                     0.2689

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.2689
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5591


  Startpoint: io_operands_bits_B[15]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[15] (in)                      0.0097    0.0020     0.2020 f
  io_operands_bits_B[15] (net)     1     1.7395              0.0000     0.2020 f
  U195/IN2 (NAND2X0)                               0.0097    0.0000 *   0.2020 f
  U195/QN (NAND2X0)                                0.2028    0.0337     0.2357 r
  n132 (net)                     1       3.8062              0.0000     0.2357 r
  U194/IN2 (NAND2X0)                               0.2028    0.0000 *   0.2358 r
  U194/QN (NAND2X0)                                0.0869    0.0544     0.2902 f
  N52 (net)                      1       3.5226              0.0000     0.2902 f
  B_reg_15_/D (DFFX1)                              0.0869    0.0000 *   0.2902 f
  data arrival time                                                     0.2902

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0490     0.8510
  data required time                                                    0.8510
  -------------------------------------------------------------------------------
  data required time                                                    0.8510
  data arrival time                                                    -0.2902
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5608


  Startpoint: io_operands_bits_A[3]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[3] (in)                       0.0100    0.0021     0.2021 f
  io_operands_bits_A[3] (net)     1      1.8621              0.0000     0.2021 f
  U165/IN2 (NAND2X0)                               0.0100    0.0000 *   0.2021 f
  U165/QN (NAND2X0)                                0.2011    0.0332     0.2354 r
  n200 (net)                     1       3.6567              0.0000     0.2354 r
  U164/IN2 (NAND2X0)                               0.2011    0.0000 *   0.2354 r
  U164/QN (NAND2X0)                                0.0836    0.0519     0.2873 f
  N23 (net)                      1       3.1237              0.0000     0.2873 f
  A_reg_3_/D (DFFX1)                               0.0836    0.0000 *   0.2873 f
  data arrival time                                                     0.2873

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0482     0.8518
  data required time                                                    0.8518
  -------------------------------------------------------------------------------
  data required time                                                    0.8518
  data arrival time                                                    -0.2873
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5644


  Startpoint: io_operands_bits_A[12]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[12] (in)                      0.0105    0.0023     0.2023 f
  io_operands_bits_A[12] (net)     1     2.0712              0.0000     0.2023 f
  U192/IN2 (NAND2X0)                               0.0105    0.0000 *   0.2024 f
  U192/QN (NAND2X0)                                0.1801    0.0265     0.2289 r
  n303 (net)                     1       1.8749              0.0000     0.2289 r
  U191/IN2 (NAND2X0)                               0.1801    0.0000 *   0.2289 r
  U191/QN (NAND2X0)                                0.0879    0.0568     0.2856 f
  N32 (net)                      1       4.2739              0.0000     0.2856 f
  A_reg_12_/D (DFFX1)                              0.0879    0.0001 *   0.2857 f
  data arrival time                                                     0.2857

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0493     0.8507
  data required time                                                    0.8507
  -------------------------------------------------------------------------------
  data required time                                                    0.8507
  data arrival time                                                    -0.2857
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5650


  Startpoint: io_operands_bits_A[1]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[1] (in)                       0.0102    0.0022     0.2022 f
  io_operands_bits_A[1] (net)     1      1.9247              0.0000     0.2022 f
  U173/IN2 (NAND2X0)                               0.0102    0.0000 *   0.2022 f
  U173/QN (NAND2X0)                                0.1936    0.0308     0.2330 r
  n182 (net)                     1       3.0155              0.0000     0.2330 r
  U172/IN2 (NAND2X0)                               0.1936    0.0000 *   0.2330 r
  U172/QN (NAND2X0)                                0.0838    0.0528     0.2858 f
  N21 (net)                      1       3.3638              0.0000     0.2858 f
  A_reg_1_/D (DFFX1)                               0.0838    0.0000 *   0.2859 f
  data arrival time                                                     0.2859

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0483     0.8517
  data required time                                                    0.8517
  -------------------------------------------------------------------------------
  data required time                                                    0.8517
  data arrival time                                                    -0.2859
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5658


  Startpoint: io_operands_bits_A[15]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[15] (in)                      0.0103    0.0022     0.2022 f
  io_operands_bits_A[15] (net)     1     1.9773              0.0000     0.2022 f
  U225/IN2 (NAND2X0)                               0.0103    0.0000 *   0.2022 f
  U225/QN (NAND2X0)                                0.1836    0.0276     0.2298 r
  n337 (net)                     1       2.1728              0.0000     0.2298 r
  U224/IN2 (NAND2X0)                               0.1836    0.0000 *   0.2299 r
  U224/QN (NAND2X0)                                0.0844    0.0541     0.2840 f
  N35 (net)                      1       3.7065              0.0000     0.2840 f
  A_reg_15_/D (DFFX1)                              0.0844    0.0000 *   0.2840 f
  data arrival time                                                     0.2840

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0484     0.8516
  data required time                                                    0.8516
  -------------------------------------------------------------------------------
  data required time                                                    0.8516
  data arrival time                                                    -0.2840
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5675


  Startpoint: io_operands_bits_B[3]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[3] (in)                       0.0098    0.0020     0.2020 f
  io_operands_bits_B[3] (net)     1      1.7779              0.0000     0.2020 f
  U121/IN2 (NAND2X0)                               0.0098    0.0000 *   0.2020 f
  U121/QN (NAND2X0)                                0.2061    0.0350     0.2370 r
  n110 (net)                     1       4.1222              0.0000     0.2370 r
  U120/IN2 (NAND2X0)                               0.2061    0.0001 *   0.2370 r
  U120/QN (NAND2X0)                                0.0790    0.0477     0.2848 f
  N40 (net)                      1       2.3832              0.0000     0.2848 f
  B_reg_3_/D (DFFX1)                               0.0790    0.0000 *   0.2848 f
  data arrival time                                                     0.2848

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0472     0.8528
  data required time                                                    0.8528
  -------------------------------------------------------------------------------
  data required time                                                    0.8528
  data arrival time                                                    -0.2848
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5680


  Startpoint: io_operands_bits_A[8]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[8] (in)                       0.0097    0.0020     0.2020 f
  io_operands_bits_A[8] (net)     1      1.7271              0.0000     0.2020 f
  U148/IN2 (NAND2X0)                               0.0097    0.0000 *   0.2020 f
  U148/QN (NAND2X0)                                0.1779    0.0256     0.2276 r
  n259 (net)                     1       1.6948              0.0000     0.2276 r
  U147/IN2 (NAND2X0)                               0.1779    0.0000 *   0.2276 r
  U147/QN (NAND2X0)                                0.0856    0.0553     0.2829 f
  N28 (net)                      1       4.0204              0.0000     0.2829 f
  A_reg_8_/D (DFFX1)                               0.0856    0.0000 *   0.2829 f
  data arrival time                                                     0.2829

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0487     0.8513
  data required time                                                    0.8513
  -------------------------------------------------------------------------------
  data required time                                                    0.8513
  data arrival time                                                    -0.2829
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5683


  Startpoint: io_operands_bits_A[2]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[2] (in)                       0.0095    0.0019     0.2019 f
  io_operands_bits_A[2] (net)     1      1.6622              0.0000     0.2019 f
  U170/IN2 (NAND2X0)                               0.0095    0.0000 *   0.2019 f
  U170/QN (NAND2X0)                                0.1920    0.0301     0.2320 r
  n191 (net)                     1       2.8847              0.0000     0.2320 r
  U169/IN2 (NAND2X0)                               0.1920    0.0000 *   0.2321 r
  U169/QN (NAND2X0)                                0.0821    0.0516     0.2836 f
  N22 (net)                      1       3.1699              0.0000     0.2836 f
  A_reg_2_/D (DFFX1)                               0.0821    0.0000 *   0.2836 f
  data arrival time                                                     0.2836

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.2836
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5685


  Startpoint: io_operands_bits_A[14]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[14] (in)                      0.0094    0.0018     0.2018 f
  io_operands_bits_A[14] (net)     1     1.6021              0.0000     0.2018 f
  U220/IN2 (NAND2X0)                               0.0094    0.0000 *   0.2018 f
  U220/QN (NAND2X0)                                0.1791    0.0259     0.2277 r
  n319 (net)                     1       1.7940              0.0000     0.2277 r
  U219/IN2 (NAND2X0)                               0.1791    0.0000 *   0.2277 r
  U219/QN (NAND2X0)                                0.0849    0.0548     0.2825 f
  N34 (net)                      1       3.8931              0.0000     0.2825 f
  A_reg_14_/D (DFFX1)                              0.0849    0.0000 *   0.2825 f
  data arrival time                                                     0.2825

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0486     0.8514
  data required time                                                    0.8514
  -------------------------------------------------------------------------------
  data required time                                                    0.8514
  data arrival time                                                    -0.2825
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5689


  Startpoint: io_operands_bits_B[8]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[8] (in)                       0.0095    0.0019     0.2019 f
  io_operands_bits_B[8] (net)     1      1.6574              0.0000     0.2019 f
  U130/IN2 (NAND2X0)                               0.0095    0.0000 *   0.2019 f
  U130/QN (NAND2X0)                                0.1926    0.0303     0.2322 r
  n120 (net)                     1       2.9346              0.0000     0.2322 r
  U129/IN2 (NAND2X0)                               0.1926    0.0000 *   0.2322 r
  U129/QN (NAND2X0)                                0.0786    0.0488     0.2811 f
  N45 (net)                      1       2.6997              0.0000     0.2811 f
  B_reg_8_/D (DFFX1)                               0.0786    0.0000 *   0.2811 f
  data arrival time                                                     0.2811

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0471     0.8529
  data required time                                                    0.8529
  -------------------------------------------------------------------------------
  data required time                                                    0.8529
  data arrival time                                                    -0.2811
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5718


  Startpoint: io_operands_bits_B[14]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[14] (in)                      0.0094    0.0018     0.2018 f
  io_operands_bits_B[14] (net)     1     1.6214              0.0000     0.2018 f
  U185/IN2 (NAND2X0)                               0.0094    0.0000 *   0.2018 f
  U185/QN (NAND2X0)                                0.1909    0.0298     0.2316 r
  n129 (net)                     1       2.7949              0.0000     0.2316 r
  U184/IN2 (NAND2X0)                               0.1909    0.0000 *   0.2316 r
  U184/QN (NAND2X0)                                0.0770    0.0477     0.2793 f
  N51 (net)                      1       2.5262              0.0000     0.2793 f
  B_reg_14_/D (DFFX1)                              0.0770    0.0000 *   0.2794 f
  data arrival time                                                     0.2794

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.2794
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5740


  Startpoint: io_operands_bits_B[1]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[1] (in)                       0.0129    0.0034     0.2034 f
  io_operands_bits_B[1] (net)     1      3.0416              0.0000     0.2034 f
  U136/IN2 (NAND2X0)                               0.0129    0.0000 *   0.2035 f
  U136/QN (NAND2X0)                                0.1882    0.0298     0.2332 r
  n106 (net)                     1       2.5620              0.0000     0.2332 r
  U135/IN2 (NAND2X0)                               0.1882    0.0000 *   0.2332 r
  U135/QN (NAND2X0)                                0.0750    0.0464     0.2797 f
  N38 (net)                      1       2.3388              0.0000     0.2797 f
  B_reg_1_/D (DFFX1)                               0.0750    0.0000 *   0.2797 f
  data arrival time                                                     0.2797

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0462     0.8538
  data required time                                                    0.8538
  -------------------------------------------------------------------------------
  data required time                                                    0.8538
  data arrival time                                                    -0.2797
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5741


  Startpoint: io_operands_bits_B[7]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[7] (in)                       0.0096    0.0019     0.2019 f
  io_operands_bits_B[7] (net)     1      1.6988              0.0000     0.2019 f
  U127/IN2 (NAND2X0)                               0.0096    0.0000 *   0.2019 f
  U127/QN (NAND2X0)                                0.1891    0.0292     0.2311 r
  n118 (net)                     1       2.6376              0.0000     0.2311 r
  U126/IN2 (NAND2X0)                               0.1891    0.0000 *   0.2312 r
  U126/QN (NAND2X0)                                0.0769    0.0478     0.2789 f
  N44 (net)                      1       2.5577              0.0000     0.2789 f
  B_reg_7_/D (DFFX1)                               0.0769    0.0000 *   0.2790 f
  data arrival time                                                     0.2790

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.2790
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5744


  Startpoint: io_operands_bits_B[12]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[12] (in)                      0.0093    0.0018     0.2018 f
  io_operands_bits_B[12] (net)     1     1.5795              0.0000     0.2018 f
  U189/IN2 (NAND2X0)                               0.0093    0.0000 *   0.2018 f
  U189/QN (NAND2X0)                                0.1782    0.0256     0.2274 r
  n126 (net)                     1       1.7169              0.0000     0.2274 r
  U188/IN2 (NAND2X0)                               0.1782    0.0000 *   0.2274 r
  U188/QN (NAND2X0)                                0.0782    0.0499     0.2773 f
  N49 (net)                      1       3.0328              0.0000     0.2773 f
  B_reg_12_/D (DFFX1)                              0.0782    0.0000 *   0.2773 f
  data arrival time                                                     0.2773

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0470     0.8530
  data required time                                                    0.8530
  -------------------------------------------------------------------------------
  data required time                                                    0.8530
  data arrival time                                                    -0.2773
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5757


  Startpoint: io_operands_bits_A[4]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[4] (in)                       0.0118    0.0029     0.2029 f
  io_operands_bits_A[4] (net)     1      2.5877              0.0000     0.2029 f
  U158/IN2 (NAND2X0)                               0.0118    0.0000 *   0.2029 f
  U158/QN (NAND2X0)                                0.1867    0.0290     0.2319 r
  n206 (net)                     1       2.4357              0.0000     0.2319 r
  U157/IN2 (NAND2X0)                               0.1867    0.0000 *   0.2319 r
  U157/QN (NAND2X0)                                0.0739    0.0457     0.2777 f
  N24 (net)                      1       2.2321              0.0000     0.2777 f
  A_reg_4_/D (DFFX1)                               0.0739    0.0000 *   0.2777 f
  data arrival time                                                     0.2777

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0460     0.8540
  data required time                                                    0.8540
  -------------------------------------------------------------------------------
  data required time                                                    0.8540
  data arrival time                                                    -0.2777
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5763


  Startpoint: io_operands_bits_B[2]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[2] (in)                       0.0098    0.0020     0.2020 f
  io_operands_bits_B[2] (net)     1      1.7690              0.0000     0.2020 f
  U139/IN2 (NAND2X0)                               0.0098    0.0000 *   0.2020 f
  U139/QN (NAND2X0)                                0.1874    0.0287     0.2307 r
  n108 (net)                     1       2.4912              0.0000     0.2307 r
  U138/IN2 (NAND2X0)                               0.1874    0.0000 *   0.2307 r
  U138/QN (NAND2X0)                                0.0746    0.0462     0.2769 f
  N39 (net)                      1       2.3022              0.0000     0.2769 f
  B_reg_2_/D (DFFX1)                               0.0746    0.0000 *   0.2769 f
  data arrival time                                                     0.2769

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.2769
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5770


  Startpoint: io_operands_bits_B[9]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[9] (in)                       0.0100    0.0021     0.2021 f
  io_operands_bits_B[9] (net)     1      1.8587              0.0000     0.2021 f
  U181/IN2 (NAND2X0)                               0.0100    0.0000 *   0.2021 f
  U181/QN (NAND2X0)                                0.1794    0.0262     0.2283 r
  n122 (net)                     1       1.8220              0.0000     0.2283 r
  U180/IN2 (NAND2X0)                               0.1794    0.0000 *   0.2283 r
  U180/QN (NAND2X0)                                0.0746    0.0470     0.2753 f
  N46 (net)                      1       2.5175              0.0000     0.2753 f
  B_reg_9_/D (DFFX1)                               0.0746    0.0000 *   0.2753 f
  data arrival time                                                     0.2753

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.2753
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5786


  Startpoint: reset (input port clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  reset (in)                                       0.0726    0.0277     0.2277 r
  reset (net)                    4      22.2442              0.0000     0.2277 r
  U292/IN2 (NOR2X0)                                0.0726    0.0003 *   0.2280 r
  U292/QN (NOR2X0)                                 0.0624    0.0496     0.2776 f
  n26 (net)                      1       3.9995              0.0000     0.2776 f
  state_reg_0_/D (DFFX1)                           0.0624    0.0000 *   0.2777 f
  data arrival time                                                     0.2777

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0434     0.8566
  data required time                                                    0.8566
  -------------------------------------------------------------------------------
  data required time                                                    0.8566
  data arrival time                                                    -0.2777
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5789


  Startpoint: io_operands_bits_B[4]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[4] (in)                       0.0101    0.0021     0.2021 f
  io_operands_bits_B[4] (net)     1      1.8904              0.0000     0.2021 f
  U124/IN2 (NAND2X0)                               0.0101    0.0000 *   0.2021 f
  U124/QN (NAND2X0)                                0.1831    0.0274     0.2295 r
  n112 (net)                     1       2.1296              0.0000     0.2295 r
  U123/IN2 (NAND2X0)                               0.1831    0.0000 *   0.2295 r
  U123/QN (NAND2X0)                                0.0730    0.0454     0.2749 f
  N41 (net)                      1       2.2102              0.0000     0.2749 f
  B_reg_4_/D (DFFX1)                               0.0730    0.0000 *   0.2749 f
  data arrival time                                                     0.2749

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0458     0.8542
  data required time                                                    0.8542
  -------------------------------------------------------------------------------
  data required time                                                    0.8542
  data arrival time                                                    -0.2749
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5793


  Startpoint: io_operands_bits_A[0]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[0] (in)                       0.0094    0.0018     0.2018 f
  io_operands_bits_A[0] (net)     1      1.5951              0.0000     0.2018 f
  U176/IN2 (NAND2X0)                               0.0094    0.0000 *   0.2018 f
  U176/QN (NAND2X0)                                0.1784    0.0257     0.2275 r
  n179 (net)                     1       1.7308              0.0000     0.2275 r
  U175/IN2 (NAND2X0)                               0.1784    0.0000 *   0.2275 r
  U175/QN (NAND2X0)                                0.0746    0.0471     0.2746 f
  N20 (net)                      1       2.5484              0.0000     0.2746 f
  A_reg_0_/D (DFFX1)                               0.0746    0.0000 *   0.2746 f
  data arrival time                                                     0.2746

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.2746
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5793


  Startpoint: io_operands_bits_B[0]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[0] (in)                       0.0107    0.0024     0.2024 f
  io_operands_bits_B[0] (net)     1      2.1439              0.0000     0.2024 f
  U142/IN2 (NAND2X0)                               0.0107    0.0000 *   0.2024 f
  U142/QN (NAND2X0)                                0.1775    0.0257     0.2282 r
  n104 (net)                     1       1.6574              0.0000     0.2282 r
  U141/IN2 (NAND2X0)                               0.1775    0.0000 *   0.2282 r
  U141/QN (NAND2X0)                                0.0736    0.0464     0.2745 f
  N37 (net)                      1       2.4332              0.0000     0.2745 f
  B_reg_0_/D (DFFX1)                               0.0736    0.0000 *   0.2745 f
  data arrival time                                                     0.2745

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0459     0.8541
  data required time                                                    0.8541
  -------------------------------------------------------------------------------
  data required time                                                    0.8541
  data arrival time                                                    -0.2745
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5796


  Startpoint: io_operands_bits_A[7]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[7] (in)                       0.0102    0.0022     0.2022 f
  io_operands_bits_A[7] (net)     1      1.9220              0.0000     0.2022 f
  U161/IN2 (NAND2X0)                               0.0102    0.0000 *   0.2022 f
  U161/QN (NAND2X0)                                0.1790    0.0261     0.2283 r
  n240 (net)                     1       1.7875              0.0000     0.2283 r
  U160/IN2 (NAND2X0)                               0.1790    0.0000 *   0.2283 r
  U160/QN (NAND2X0)                                0.0716    0.0447     0.2730 f
  N27 (net)                      1       2.1263              0.0000     0.2730 f
  A_reg_7_/D (DFFX1)                               0.0716    0.0000 *   0.2730 f
  data arrival time                                                     0.2730

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.2730
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5816


  Startpoint: io_operands_bits_A[6]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[6] (in)                       0.0112    0.0027     0.2027 f
  io_operands_bits_A[6] (net)     1      2.3536              0.0000     0.2027 f
  U151/IN2 (NAND2X0)                               0.0112    0.0000 *   0.2027 f
  U151/QN (NAND2X0)                                0.1787    0.0263     0.2289 r
  n228 (net)                     1       1.7630              0.0000     0.2289 r
  U150/IN2 (NAND2X0)                               0.1787    0.0000 *   0.2289 r
  U150/QN (NAND2X0)                                0.0706    0.0439     0.2729 f
  N26 (net)                      1       1.9984              0.0000     0.2729 f
  A_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.2729 f
  data arrival time                                                     0.2729

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.2729
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5819


  Startpoint: io_operands_bits_A[9]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[9] (in)                       0.0100    0.0021     0.2021 f
  io_operands_bits_A[9] (net)     1      1.8643              0.0000     0.2021 f
  U145/IN2 (NAND2X0)                               0.0100    0.0000 *   0.2021 f
  U145/QN (NAND2X0)                                0.1781    0.0258     0.2279 r
  n268 (net)                     1       1.7108              0.0000     0.2279 r
  U144/IN2 (NAND2X0)                               0.1781    0.0000 *   0.2279 r
  U144/QN (NAND2X0)                                0.0715    0.0447     0.2726 f
  N29 (net)                      1       2.1366              0.0000     0.2726 f
  A_reg_9_/D (DFFX1)                               0.0715    0.0000 *   0.2726 f
  data arrival time                                                     0.2726

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.2726
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5820


  Startpoint: io_operands_bits_B[6]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[6] (in)                       0.0097    0.0020     0.2020 f
  io_operands_bits_B[6] (net)     1      1.7489              0.0000     0.2020 f
  U118/IN2 (NAND2X0)                               0.0097    0.0000 *   0.2020 f
  U118/QN (NAND2X0)                                0.1824    0.0271     0.2290 r
  n116 (net)                     1       2.0715              0.0000     0.2290 r
  U117/IN2 (NAND2X0)                               0.1824    0.0000 *   0.2291 r
  U117/QN (NAND2X0)                                0.0706    0.0436     0.2727 f
  N43 (net)                      1       1.9094              0.0000     0.2727 f
  B_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.2727 f
  data arrival time                                                     0.2727

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.2727
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5821


  Startpoint: io_operands_bits_B[5]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[5] (in)                       0.0111    0.0026     0.2026 f
  io_operands_bits_B[5] (net)     1      2.2883              0.0000     0.2026 f
  U133/IN2 (NAND2X0)                               0.0111    0.0000 *   0.2026 f
  U133/QN (NAND2X0)                                0.1795    0.0264     0.2291 r
  n114 (net)                     1       1.8243              0.0000     0.2291 r
  U132/IN2 (NAND2X0)                               0.1795    0.0000 *   0.2291 r
  U132/QN (NAND2X0)                                0.0701    0.0435     0.2726 f
  N42 (net)                      1       1.9200              0.0000     0.2726 f
  B_reg_5_/D (DFFX1)                               0.0701    0.0000 *   0.2726 f
  data arrival time                                                     0.2726

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0451     0.8549
  data required time                                                    0.8549
  -------------------------------------------------------------------------------
  data required time                                                    0.8549
  data arrival time                                                    -0.2726
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5823


  Startpoint: io_operands_bits_B[11]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_B[11] (in)                      0.0141    0.0040     0.2040 f
  io_operands_bits_B[11] (net)     1     3.5466              0.0000     0.2040 f
  B_reg_11_/RSTB (DFFSSRX1)                        0.0141    0.0000 *   0.2040 f
  data arrival time                                                     0.2040

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1019     0.7981
  data required time                                                    0.7981
  -------------------------------------------------------------------------------
  data required time                                                    0.7981
  data arrival time                                                    -0.2040
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5941


  Startpoint: io_operands_bits_A[10]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 f
  io_operands_bits_A[10] (in)                      0.0137    0.0038     0.2038 f
  io_operands_bits_A[10] (net)     1     3.3477              0.0000     0.2038 f
  A_reg_10_/RSTB (DFFSSRX1)                        0.0137    0.0000 *   0.2038 f
  data arrival time                                                     0.2038

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1016     0.7984
  data required time                                                    0.7984
  -------------------------------------------------------------------------------
  data required time                                                    0.7984
  data arrival time                                                    -0.2038
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5946


  Startpoint: io_operands_bits_B[11]
              (input port clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_B[11] (in)                      0.0179    0.0038     0.2038 r
  io_operands_bits_B[11] (net)     1     3.5466              0.0000     0.2038 r
  B_reg_11_/RSTB (DFFSSRX1)                        0.0179    0.0000 *   0.2038 r
  data arrival time                                                     0.2038

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0921     0.8079
  data required time                                                    0.8079
  -------------------------------------------------------------------------------
  data required time                                                    0.8079
  data arrival time                                                    -0.2038
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.6041


  Startpoint: io_operands_bits_A[10]
              (input port clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.2000     0.2000 r
  io_operands_bits_A[10] (in)                      0.0173    0.0036     0.2036 r
  io_operands_bits_A[10] (net)     1     3.3477              0.0000     0.2036 r
  A_reg_10_/RSTB (DFFSSRX1)                        0.0173    0.0000 *   0.2036 r
  data arrival time                                                     0.2036

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0919     0.8081
  data required time                                                    0.8081
  -------------------------------------------------------------------------------
  data required time                                                    0.8081
  data arrival time                                                    -0.2036
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.6045


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U377/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6395 f
  U377/QN (NOR2X0)                                 0.0618    0.0302     0.6697 r
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6697 r
  io_result_bits_data[0] (out)                     0.0618    0.0000 *   0.6697 r
  data arrival time                                                     0.6697

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6697
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0303


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U386/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6395 f
  U386/QN (NOR2X0)                                 0.0617    0.0301     0.6697 r
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6697 r
  io_result_bits_data[11] (out)                    0.0617    0.0000 *   0.6697 r
  data arrival time                                                     0.6697

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6697
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0303


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U385/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6395 f
  U385/QN (NOR2X0)                                 0.0608    0.0296     0.6691 r
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6691 r
  io_result_bits_data[10] (out)                    0.0608    0.0000 *   0.6691 r
  data arrival time                                                     0.6691

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6691
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0309


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U390/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6396 f
  U390/QN (NOR2X0)                                 0.0602    0.0291     0.6687 r
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6687 r
  io_result_bits_data[15] (out)                    0.0602    0.0000 *   0.6687 r
  data arrival time                                                     0.6687

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6687
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0313


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U381/IN1 (NOR2X0)                                0.1452    0.0004 *   0.6396 f
  U381/QN (NOR2X0)                                 0.0599    0.0289     0.6686 r
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6686 r
  io_result_bits_data[6] (out)                     0.0599    0.0000 *   0.6686 r
  data arrival time                                                     0.6686

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6686
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0314


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U378/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6395 f
  U378/QN (NOR2X0)                                 0.0601    0.0291     0.6685 r
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6685 r
  io_result_bits_data[3] (out)                     0.0601    0.0000 *   0.6685 r
  data arrival time                                                     0.6685

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6685
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0315


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U382/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6395 f
  U382/QN (NOR2X0)                                 0.0600    0.0290     0.6685 r
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6685 r
  io_result_bits_data[7] (out)                     0.0600    0.0000 *   0.6685 r
  data arrival time                                                     0.6685

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6685
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0315


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U379/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6395 f
  U379/QN (NOR2X0)                                 0.0600    0.0290     0.6685 r
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6685 r
  io_result_bits_data[4] (out)                     0.0600    0.0000 *   0.6685 r
  data arrival time                                                     0.6685

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6685
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0315


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U377/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6310 r
  U377/QN (NOR2X0)                                 0.0561    0.0374     0.6685 f
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6685 f
  io_result_bits_data[0] (out)                     0.0561    0.0000 *   0.6685 f
  data arrival time                                                     0.6685

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6685
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0315


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U386/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U386/QN (NOR2X0)                                 0.0560    0.0374     0.6684 f
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6684 f
  io_result_bits_data[11] (out)                    0.0560    0.0000 *   0.6684 f
  data arrival time                                                     0.6684

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6684
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0316


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U385/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6310 r
  U385/QN (NOR2X0)                                 0.0554    0.0368     0.6679 f
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6679 f
  io_result_bits_data[10] (out)                    0.0554    0.0000 *   0.6679 f
  data arrival time                                                     0.6679

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6679
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0321


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U376/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6395 f
  U376/QN (NOR2X0)                                 0.0586    0.0281     0.6677 r
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6677 r
  io_result_bits_data[1] (out)                     0.0586    0.0000 *   0.6677 r
  data arrival time                                                     0.6677

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6677
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0323


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U390/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U390/QN (NOR2X0)                                 0.0549    0.0364     0.6675 f
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6675 f
  io_result_bits_data[15] (out)                    0.0549    0.0000 *   0.6675 f
  data arrival time                                                     0.6675

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6675
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0325


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U391/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6395 f
  U391/QN (NOR2X0)                                 0.0582    0.0279     0.6674 r
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6674 r
  io_result_bits_data[2] (out)                     0.0582    0.0000 *   0.6674 r
  data arrival time                                                     0.6674

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6674
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0326


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U384/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6395 f
  U384/QN (NOR2X0)                                 0.0582    0.0279     0.6674 r
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6674 r
  io_result_bits_data[9] (out)                     0.0582    0.0000 *   0.6674 r
  data arrival time                                                     0.6674

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6674
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0326


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U381/IN1 (NOR2X0)                                0.1716    0.0004 *   0.6312 r
  U381/QN (NOR2X0)                                 0.0547    0.0362     0.6673 f
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6673 f
  io_result_bits_data[6] (out)                     0.0547    0.0000 *   0.6673 f
  data arrival time                                                     0.6673

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6673
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0327


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U389/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6396 f
  U389/QN (NOR2X0)                                 0.0580    0.0277     0.6673 r
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6673 r
  io_result_bits_data[14] (out)                    0.0580    0.0000 *   0.6673 r
  data arrival time                                                     0.6673

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6673
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0327


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U387/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6396 f
  U387/QN (NOR2X0)                                 0.0581    0.0278     0.6673 r
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6673 r
  io_result_bits_data[12] (out)                    0.0581    0.0000 *   0.6673 r
  data arrival time                                                     0.6673

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6673
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0327


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U378/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6310 r
  U378/QN (NOR2X0)                                 0.0548    0.0363     0.6673 f
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6673 f
  io_result_bits_data[3] (out)                     0.0548    0.0000 *   0.6673 f
  data arrival time                                                     0.6673

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6673
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0327


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U382/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6310 r
  U382/QN (NOR2X0)                                 0.0547    0.0362     0.6673 f
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6673 f
  io_result_bits_data[7] (out)                     0.0547    0.0000 *   0.6673 f
  data arrival time                                                     0.6673

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6673
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0327


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U379/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6310 r
  U379/QN (NOR2X0)                                 0.0547    0.0362     0.6673 f
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6673 f
  io_result_bits_data[4] (out)                     0.0547    0.0000 *   0.6673 f
  data arrival time                                                     0.6673

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6673
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0327


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U383/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6395 f
  U383/QN (NOR2X0)                                 0.0579    0.0277     0.6672 r
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6672 r
  io_result_bits_data[8] (out)                     0.0579    0.0000 *   0.6672 r
  data arrival time                                                     0.6672

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6672
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0328


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U380/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6396 f
  U380/QN (NOR2X0)                                 0.0576    0.0275     0.6671 r
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6671 r
  io_result_bits_data[5] (out)                     0.0576    0.0000 *   0.6671 r
  data arrival time                                                     0.6671

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6671
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0329


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U388/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6395 f
  U388/QN (NOR2X0)                                 0.0571    0.0272     0.6667 r
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6667 r
  io_result_bits_data[13] (out)                    0.0571    0.0000 *   0.6667 r
  data arrival time                                                     0.6667

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6667
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0333


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U376/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U376/QN (NOR2X0)                                 0.0538    0.0354     0.6665 f
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6665 f
  io_result_bits_data[1] (out)                     0.0538    0.0000 *   0.6665 f
  data arrival time                                                     0.6665

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6665
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0335


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U391/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U391/QN (NOR2X0)                                 0.0535    0.0351     0.6662 f
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6662 f
  io_result_bits_data[2] (out)                     0.0535    0.0000 *   0.6662 f
  data arrival time                                                     0.6662

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6662
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0338


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U384/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U384/QN (NOR2X0)                                 0.0534    0.0351     0.6662 f
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6662 f
  io_result_bits_data[9] (out)                     0.0534    0.0000 *   0.6662 f
  data arrival time                                                     0.6662

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6662
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0338


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U389/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U389/QN (NOR2X0)                                 0.0533    0.0350     0.6661 f
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6661 f
  io_result_bits_data[14] (out)                    0.0533    0.0000 *   0.6661 f
  data arrival time                                                     0.6661

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6661
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0339


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U387/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U387/QN (NOR2X0)                                 0.0533    0.0350     0.6661 f
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6661 f
  io_result_bits_data[12] (out)                    0.0533    0.0000 *   0.6661 f
  data arrival time                                                     0.6661

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6661
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0339


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U383/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U383/QN (NOR2X0)                                 0.0532    0.0349     0.6660 f
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6660 f
  io_result_bits_data[8] (out)                     0.0532    0.0000 *   0.6660 f
  data arrival time                                                     0.6660

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6660
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0340


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U380/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U380/QN (NOR2X0)                                 0.0530    0.0347     0.6658 f
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6658 f
  io_result_bits_data[5] (out)                     0.0530    0.0000 *   0.6658 f
  data arrival time                                                     0.6658

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6658
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0342


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U388/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6311 r
  U388/QN (NOR2X0)                                 0.0526    0.0344     0.6655 f
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6655 f
  io_result_bits_data[13] (out)                    0.0526    0.0000 *   0.6655 f
  data arrival time                                                     0.6655

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6655
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0345


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U377/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6317 f
  U377/QN (NOR2X0)                                 0.0618    0.0302     0.6619 r
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6619 r
  io_result_bits_data[0] (out)                     0.0618    0.0000 *   0.6619 r
  data arrival time                                                     0.6619

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6619
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0381


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U386/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U386/QN (NOR2X0)                                 0.0617    0.0301     0.6619 r
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6619 r
  io_result_bits_data[11] (out)                    0.0617    0.0000 *   0.6619 r
  data arrival time                                                     0.6619

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6619
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0381


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U385/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6317 f
  U385/QN (NOR2X0)                                 0.0608    0.0296     0.6613 r
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6613 r
  io_result_bits_data[10] (out)                    0.0608    0.0000 *   0.6613 r
  data arrival time                                                     0.6613

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6613
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0387


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U390/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U390/QN (NOR2X0)                                 0.0602    0.0291     0.6610 r
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6610 r
  io_result_bits_data[15] (out)                    0.0602    0.0000 *   0.6610 r
  data arrival time                                                     0.6610

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6610
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0390


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U381/IN1 (NOR2X0)                                0.1452    0.0004 *   0.6319 f
  U381/QN (NOR2X0)                                 0.0599    0.0289     0.6608 r
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6608 r
  io_result_bits_data[6] (out)                     0.0599    0.0000 *   0.6608 r
  data arrival time                                                     0.6608

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6608
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0392


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U378/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6317 f
  U378/QN (NOR2X0)                                 0.0601    0.0291     0.6608 r
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6608 r
  io_result_bits_data[3] (out)                     0.0601    0.0000 *   0.6608 r
  data arrival time                                                     0.6608

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6608
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0392


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U382/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6317 f
  U382/QN (NOR2X0)                                 0.0600    0.0290     0.6607 r
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6607 r
  io_result_bits_data[7] (out)                     0.0600    0.0000 *   0.6607 r
  data arrival time                                                     0.6607

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6607
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0393


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U379/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6317 f
  U379/QN (NOR2X0)                                 0.0600    0.0290     0.6607 r
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6607 r
  io_result_bits_data[4] (out)                     0.0600    0.0000 *   0.6607 r
  data arrival time                                                     0.6607

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6607
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0393


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U376/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U376/QN (NOR2X0)                                 0.0586    0.0281     0.6599 r
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6599 r
  io_result_bits_data[1] (out)                     0.0586    0.0000 *   0.6599 r
  data arrival time                                                     0.6599

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6599
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0401


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U391/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U391/QN (NOR2X0)                                 0.0582    0.0279     0.6596 r
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6596 r
  io_result_bits_data[2] (out)                     0.0582    0.0000 *   0.6596 r
  data arrival time                                                     0.6596

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6596
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0404


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U384/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U384/QN (NOR2X0)                                 0.0582    0.0279     0.6596 r
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6596 r
  io_result_bits_data[9] (out)                     0.0582    0.0000 *   0.6596 r
  data arrival time                                                     0.6596

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6596
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0404


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U389/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U389/QN (NOR2X0)                                 0.0580    0.0277     0.6596 r
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6596 r
  io_result_bits_data[14] (out)                    0.0580    0.0000 *   0.6596 r
  data arrival time                                                     0.6596

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6596
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0404


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U387/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U387/QN (NOR2X0)                                 0.0581    0.0278     0.6596 r
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6596 r
  io_result_bits_data[12] (out)                    0.0581    0.0000 *   0.6596 r
  data arrival time                                                     0.6596

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6596
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0404


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U377/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6294 f
  U377/QN (NOR2X0)                                 0.0618    0.0302     0.6596 r
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6596 r
  io_result_bits_data[0] (out)                     0.0618    0.0000 *   0.6596 r
  data arrival time                                                     0.6596

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6596
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0404


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U386/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6294 f
  U386/QN (NOR2X0)                                 0.0617    0.0301     0.6596 r
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6596 r
  io_result_bits_data[11] (out)                    0.0617    0.0000 *   0.6596 r
  data arrival time                                                     0.6596

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6596
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0404


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U383/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U383/QN (NOR2X0)                                 0.0579    0.0277     0.6595 r
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6595 r
  io_result_bits_data[8] (out)                     0.0579    0.0000 *   0.6595 r
  data arrival time                                                     0.6595

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6595
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0405


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U380/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U380/QN (NOR2X0)                                 0.0576    0.0275     0.6593 r
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6593 r
  io_result_bits_data[5] (out)                     0.0576    0.0000 *   0.6593 r
  data arrival time                                                     0.6593

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6593
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0407


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U385/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6294 f
  U385/QN (NOR2X0)                                 0.0608    0.0296     0.6590 r
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6590 r
  io_result_bits_data[10] (out)                    0.0608    0.0000 *   0.6590 r
  data arrival time                                                     0.6590

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6590
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0410


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U388/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6318 f
  U388/QN (NOR2X0)                                 0.0571    0.0272     0.6589 r
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6589 r
  io_result_bits_data[13] (out)                    0.0571    0.0000 *   0.6589 r
  data arrival time                                                     0.6589

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6589
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0411


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U390/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6295 f
  U390/QN (NOR2X0)                                 0.0602    0.0291     0.6586 r
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6586 r
  io_result_bits_data[15] (out)                    0.0602    0.0000 *   0.6586 r
  data arrival time                                                     0.6586

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6586
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0414


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U381/IN1 (NOR2X0)                                0.1452    0.0004 *   0.6295 f
  U381/QN (NOR2X0)                                 0.0599    0.0289     0.6585 r
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6585 r
  io_result_bits_data[6] (out)                     0.0599    0.0000 *   0.6585 r
  data arrival time                                                     0.6585

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6585
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0415


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U378/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6294 f
  U378/QN (NOR2X0)                                 0.0601    0.0291     0.6584 r
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6584 r
  io_result_bits_data[3] (out)                     0.0601    0.0000 *   0.6584 r
  data arrival time                                                     0.6584

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6584
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0416


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U382/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6294 f
  U382/QN (NOR2X0)                                 0.0600    0.0290     0.6584 r
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6584 r
  io_result_bits_data[7] (out)                     0.0600    0.0000 *   0.6584 r
  data arrival time                                                     0.6584

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6584
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0416


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U379/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6294 f
  U379/QN (NOR2X0)                                 0.0600    0.0290     0.6584 r
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6584 r
  io_result_bits_data[4] (out)                     0.0600    0.0000 *   0.6584 r
  data arrival time                                                     0.6584

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6584
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0416


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U376/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6294 f
  U376/QN (NOR2X0)                                 0.0586    0.0281     0.6576 r
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6576 r
  io_result_bits_data[1] (out)                     0.0586    0.0000 *   0.6576 r
  data arrival time                                                     0.6576

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6576
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0424


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U391/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6294 f
  U391/QN (NOR2X0)                                 0.0582    0.0279     0.6573 r
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6573 r
  io_result_bits_data[2] (out)                     0.0582    0.0000 *   0.6573 r
  data arrival time                                                     0.6573

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6573
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0427


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U384/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6294 f
  U384/QN (NOR2X0)                                 0.0582    0.0279     0.6573 r
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6573 r
  io_result_bits_data[9] (out)                     0.0582    0.0000 *   0.6573 r
  data arrival time                                                     0.6573

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6573
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0427


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U389/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6295 f
  U389/QN (NOR2X0)                                 0.0580    0.0277     0.6572 r
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6572 r
  io_result_bits_data[14] (out)                    0.0580    0.0000 *   0.6572 r
  data arrival time                                                     0.6572

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6572
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0428


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U387/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6295 f
  U387/QN (NOR2X0)                                 0.0581    0.0278     0.6572 r
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6572 r
  io_result_bits_data[12] (out)                    0.0581    0.0000 *   0.6572 r
  data arrival time                                                     0.6572

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6572
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0428


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U383/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6294 f
  U383/QN (NOR2X0)                                 0.0579    0.0277     0.6571 r
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6571 r
  io_result_bits_data[8] (out)                     0.0579    0.0000 *   0.6571 r
  data arrival time                                                     0.6571

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6571
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0429


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U380/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6295 f
  U380/QN (NOR2X0)                                 0.0576    0.0275     0.6570 r
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6570 r
  io_result_bits_data[5] (out)                     0.0576    0.0000 *   0.6570 r
  data arrival time                                                     0.6570

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6570
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0430


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U377/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6192 r
  U377/QN (NOR2X0)                                 0.0561    0.0374     0.6567 f
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6567 f
  io_result_bits_data[0] (out)                     0.0561    0.0000 *   0.6567 f
  data arrival time                                                     0.6567

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6567
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0433


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U386/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U386/QN (NOR2X0)                                 0.0560    0.0374     0.6566 f
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6566 f
  io_result_bits_data[11] (out)                    0.0560    0.0000 *   0.6567 f
  data arrival time                                                     0.6567

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6567
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0433


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U388/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6294 f
  U388/QN (NOR2X0)                                 0.0571    0.0272     0.6566 r
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6566 r
  io_result_bits_data[13] (out)                    0.0571    0.0000 *   0.6566 r
  data arrival time                                                     0.6566

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6566
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0434


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U385/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6193 r
  U385/QN (NOR2X0)                                 0.0554    0.0368     0.6561 f
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6561 f
  io_result_bits_data[10] (out)                    0.0554    0.0000 *   0.6561 f
  data arrival time                                                     0.6561

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6561
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0439


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U390/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U390/QN (NOR2X0)                                 0.0549    0.0364     0.6557 f
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6557 f
  io_result_bits_data[15] (out)                    0.0549    0.0000 *   0.6557 f
  data arrival time                                                     0.6557

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6557
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0443


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U381/IN1 (NOR2X0)                                0.1716    0.0004 *   0.6194 r
  U381/QN (NOR2X0)                                 0.0547    0.0362     0.6555 f
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6555 f
  io_result_bits_data[6] (out)                     0.0547    0.0000 *   0.6555 f
  data arrival time                                                     0.6555

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6555
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0445


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U378/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6192 r
  U378/QN (NOR2X0)                                 0.0548    0.0363     0.6555 f
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6555 f
  io_result_bits_data[3] (out)                     0.0548    0.0000 *   0.6555 f
  data arrival time                                                     0.6555

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6555
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0445


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U382/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6192 r
  U382/QN (NOR2X0)                                 0.0547    0.0362     0.6555 f
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6555 f
  io_result_bits_data[7] (out)                     0.0547    0.0000 *   0.6555 f
  data arrival time                                                     0.6555

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6555
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0445


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U379/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6192 r
  U379/QN (NOR2X0)                                 0.0547    0.0362     0.6555 f
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6555 f
  io_result_bits_data[4] (out)                     0.0547    0.0000 *   0.6555 f
  data arrival time                                                     0.6555

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6555
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0445


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U377/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6250 f
  U377/QN (NOR2X0)                                 0.0618    0.0302     0.6552 r
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6552 r
  io_result_bits_data[0] (out)                     0.0618    0.0000 *   0.6552 r
  data arrival time                                                     0.6552

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6552
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0448


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U386/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6250 f
  U386/QN (NOR2X0)                                 0.0617    0.0301     0.6552 r
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6552 r
  io_result_bits_data[11] (out)                    0.0617    0.0000 *   0.6552 r
  data arrival time                                                     0.6552

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6552
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0448


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U376/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U376/QN (NOR2X0)                                 0.0538    0.0354     0.6547 f
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6547 f
  io_result_bits_data[1] (out)                     0.0538    0.0000 *   0.6547 f
  data arrival time                                                     0.6547

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6547
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0453


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U385/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6250 f
  U385/QN (NOR2X0)                                 0.0608    0.0296     0.6546 r
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6546 r
  io_result_bits_data[10] (out)                    0.0608    0.0000 *   0.6546 r
  data arrival time                                                     0.6546

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6546
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0454


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U391/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U391/QN (NOR2X0)                                 0.0535    0.0351     0.6544 f
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6544 f
  io_result_bits_data[2] (out)                     0.0535    0.0000 *   0.6544 f
  data arrival time                                                     0.6544

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6544
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0456


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U384/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U384/QN (NOR2X0)                                 0.0534    0.0351     0.6544 f
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6544 f
  io_result_bits_data[9] (out)                     0.0534    0.0000 *   0.6544 f
  data arrival time                                                     0.6544

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6544
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0456


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U377/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6169 r
  U377/QN (NOR2X0)                                 0.0561    0.0374     0.6544 f
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6544 f
  io_result_bits_data[0] (out)                     0.0561    0.0000 *   0.6544 f
  data arrival time                                                     0.6544

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6544
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0456


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U386/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U386/QN (NOR2X0)                                 0.0560    0.0374     0.6543 f
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6543 f
  io_result_bits_data[11] (out)                    0.0560    0.0000 *   0.6543 f
  data arrival time                                                     0.6543

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6543
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0457


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U389/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U389/QN (NOR2X0)                                 0.0533    0.0350     0.6543 f
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6543 f
  io_result_bits_data[14] (out)                    0.0533    0.0000 *   0.6543 f
  data arrival time                                                     0.6543

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6543
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0457


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U387/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U387/QN (NOR2X0)                                 0.0533    0.0350     0.6543 f
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6543 f
  io_result_bits_data[12] (out)                    0.0533    0.0000 *   0.6543 f
  data arrival time                                                     0.6543

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6543
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0457


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U390/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6251 f
  U390/QN (NOR2X0)                                 0.0602    0.0291     0.6542 r
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6542 r
  io_result_bits_data[15] (out)                    0.0602    0.0000 *   0.6542 r
  data arrival time                                                     0.6542

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6542
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0458


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U383/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U383/QN (NOR2X0)                                 0.0532    0.0349     0.6542 f
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6542 f
  io_result_bits_data[8] (out)                     0.0532    0.0000 *   0.6542 f
  data arrival time                                                     0.6542

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6542
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0458


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U381/IN1 (NOR2X0)                                0.1452    0.0004 *   0.6251 f
  U381/QN (NOR2X0)                                 0.0599    0.0289     0.6541 r
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6541 r
  io_result_bits_data[6] (out)                     0.0599    0.0000 *   0.6541 r
  data arrival time                                                     0.6541

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6541
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0459


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U378/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6250 f
  U378/QN (NOR2X0)                                 0.0601    0.0291     0.6541 r
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6541 r
  io_result_bits_data[3] (out)                     0.0601    0.0000 *   0.6541 r
  data arrival time                                                     0.6541

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6541
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0459


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U380/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U380/QN (NOR2X0)                                 0.0530    0.0347     0.6541 f
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6541 f
  io_result_bits_data[5] (out)                     0.0530    0.0000 *   0.6541 f
  data arrival time                                                     0.6541

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6541
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0459


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U382/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6250 f
  U382/QN (NOR2X0)                                 0.0600    0.0290     0.6540 r
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6540 r
  io_result_bits_data[7] (out)                     0.0600    0.0000 *   0.6540 r
  data arrival time                                                     0.6540

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6540
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0460


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U379/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6250 f
  U379/QN (NOR2X0)                                 0.0600    0.0290     0.6540 r
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6540 r
  io_result_bits_data[4] (out)                     0.0600    0.0000 *   0.6540 r
  data arrival time                                                     0.6540

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6540
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0460


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U385/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6169 r
  U385/QN (NOR2X0)                                 0.0554    0.0368     0.6537 f
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6537 f
  io_result_bits_data[10] (out)                    0.0554    0.0000 *   0.6537 f
  data arrival time                                                     0.6537

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6537
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0463


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5241 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6190 r
  n342 (net)                    17      45.9989              0.0000     0.6190 r
  U388/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6193 r
  U388/QN (NOR2X0)                                 0.0526    0.0344     0.6537 f
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6537 f
  io_result_bits_data[13] (out)                    0.0526    0.0000 *   0.6537 f
  data arrival time                                                     0.6537

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6537
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0463


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U390/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U390/QN (NOR2X0)                                 0.0549    0.0364     0.6534 f
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6534 f
  io_result_bits_data[15] (out)                    0.0549    0.0000 *   0.6534 f
  data arrival time                                                     0.6534

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6534
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0466


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U381/IN1 (NOR2X0)                                0.1716    0.0004 *   0.6171 r
  U381/QN (NOR2X0)                                 0.0547    0.0362     0.6532 f
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6532 f
  io_result_bits_data[6] (out)                     0.0547    0.0000 *   0.6532 f
  data arrival time                                                     0.6532

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6532
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0468


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U378/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6169 r
  U378/QN (NOR2X0)                                 0.0548    0.0363     0.6532 f
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6532 f
  io_result_bits_data[3] (out)                     0.0548    0.0000 *   0.6532 f
  data arrival time                                                     0.6532

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6532
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0468


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U376/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6250 f
  U376/QN (NOR2X0)                                 0.0586    0.0281     0.6532 r
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6532 r
  io_result_bits_data[1] (out)                     0.0586    0.0000 *   0.6532 r
  data arrival time                                                     0.6532

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6532
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0468


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U382/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6169 r
  U382/QN (NOR2X0)                                 0.0547    0.0362     0.6532 f
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6532 f
  io_result_bits_data[7] (out)                     0.0547    0.0000 *   0.6532 f
  data arrival time                                                     0.6532

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6532
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0468


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U379/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6169 r
  U379/QN (NOR2X0)                                 0.0547    0.0362     0.6532 f
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6532 f
  io_result_bits_data[4] (out)                     0.0547    0.0000 *   0.6532 f
  data arrival time                                                     0.6532

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6532
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0468


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U391/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6250 f
  U391/QN (NOR2X0)                                 0.0582    0.0279     0.6529 r
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6529 r
  io_result_bits_data[2] (out)                     0.0582    0.0000 *   0.6529 r
  data arrival time                                                     0.6529

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6529
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0471


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U384/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6250 f
  U384/QN (NOR2X0)                                 0.0582    0.0279     0.6529 r
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6529 r
  io_result_bits_data[9] (out)                     0.0582    0.0000 *   0.6529 r
  data arrival time                                                     0.6529

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6529
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0471


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U389/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6251 f
  U389/QN (NOR2X0)                                 0.0580    0.0277     0.6528 r
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6528 r
  io_result_bits_data[14] (out)                    0.0580    0.0000 *   0.6528 r
  data arrival time                                                     0.6528

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6528
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0472


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U387/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6251 f
  U387/QN (NOR2X0)                                 0.0581    0.0278     0.6528 r
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6528 r
  io_result_bits_data[12] (out)                    0.0581    0.0000 *   0.6528 r
  data arrival time                                                     0.6528

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6528
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0472


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U383/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6250 f
  U383/QN (NOR2X0)                                 0.0579    0.0277     0.6527 r
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6527 r
  io_result_bits_data[8] (out)                     0.0579    0.0000 *   0.6527 r
  data arrival time                                                     0.6527

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6527
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0473


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U380/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6251 f
  U380/QN (NOR2X0)                                 0.0576    0.0275     0.6526 r
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6526 r
  io_result_bits_data[5] (out)                     0.0576    0.0000 *   0.6526 r
  data arrival time                                                     0.6526

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6526
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0474


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U376/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U376/QN (NOR2X0)                                 0.0538    0.0354     0.6524 f
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6524 f
  io_result_bits_data[1] (out)                     0.0538    0.0000 *   0.6524 f
  data arrival time                                                     0.6524

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6524
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0476


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U388/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6250 f
  U388/QN (NOR2X0)                                 0.0571    0.0272     0.6522 r
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6522 r
  io_result_bits_data[13] (out)                    0.0571    0.0000 *   0.6522 r
  data arrival time                                                     0.6522

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6522
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0478


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U391/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6169 r
  U391/QN (NOR2X0)                                 0.0535    0.0351     0.6521 f
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6521 f
  io_result_bits_data[2] (out)                     0.0535    0.0000 *   0.6521 f
  data arrival time                                                     0.6521

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6521
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0479


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U384/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U384/QN (NOR2X0)                                 0.0534    0.0351     0.6521 f
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6521 f
  io_result_bits_data[9] (out)                     0.0534    0.0000 *   0.6521 f
  data arrival time                                                     0.6521

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6521
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0479


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U389/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U389/QN (NOR2X0)                                 0.0533    0.0350     0.6520 f
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6520 f
  io_result_bits_data[14] (out)                    0.0533    0.0000 *   0.6520 f
  data arrival time                                                     0.6520

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6520
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0480


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U387/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U387/QN (NOR2X0)                                 0.0533    0.0350     0.6520 f
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6520 f
  io_result_bits_data[12] (out)                    0.0533    0.0000 *   0.6520 f
  data arrival time                                                     0.6520

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6520
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0480


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U383/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U383/QN (NOR2X0)                                 0.0532    0.0349     0.6519 f
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6519 f
  io_result_bits_data[8] (out)                     0.0532    0.0000 *   0.6519 f
  data arrival time                                                     0.6519

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6519
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0481


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U380/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U380/QN (NOR2X0)                                 0.0530    0.0347     0.6517 f
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6517 f
  io_result_bits_data[5] (out)                     0.0530    0.0000 *   0.6517 f
  data arrival time                                                     0.6517

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6517
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0483


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U377/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6214 f
  U377/QN (NOR2X0)                                 0.0618    0.0302     0.6516 r
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6516 r
  io_result_bits_data[0] (out)                     0.0618    0.0000 *   0.6516 r
  data arrival time                                                     0.6516

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6516
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0484


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U386/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6214 f
  U386/QN (NOR2X0)                                 0.0617    0.0301     0.6516 r
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6516 r
  io_result_bits_data[11] (out)                    0.0617    0.0000 *   0.6516 r
  data arrival time                                                     0.6516

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6516
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0484


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U398/IN2 (NOR2X0)                                0.0306    0.0000 *   0.1604 f
  U398/QN (NOR2X0)                                 0.1376    0.0703     0.2307 r
  n293 (net)                     6      13.2823              0.0000     0.2307 r
  U397/INP (INVX0)                                 0.1376    0.0000 *   0.2308 r
  U397/ZN (INVX0)                                  0.0924    0.0658     0.2965 f
  n282 (net)                     4      10.2609              0.0000     0.2965 f
  U270/IN1 (NAND2X0)                               0.0924    0.0000 *   0.2966 f
  U270/QN (NAND2X0)                                0.1217    0.0596     0.3562 r
  n275 (net)                     2       6.4207              0.0000     0.3562 r
  U396/IN1 (NOR2X0)                                0.1217    0.0000 *   0.3562 r
  U396/QN (NOR2X0)                                 0.0718    0.0430     0.3992 f
  n59 (net)                      1       2.5043              0.0000     0.3992 f
  U421/IN1 (NAND3X0)                               0.0718    0.0000 *   0.3992 f
  U421/QN (NAND3X0)                                0.0693    0.0371     0.4363 r
  n60 (net)                      1       3.0688              0.0000     0.4363 r
  U422/IN4 (NOR4X0)                                0.0693    0.0000 *   0.4364 r
  U422/QN (NOR4X0)                                 0.1221    0.0855     0.5218 f
  n345 (net)                     2       8.3374              0.0000     0.5218 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5218 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6167 r
  n342 (net)                    17      45.9989              0.0000     0.6167 r
  U388/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6170 r
  U388/QN (NOR2X0)                                 0.0526    0.0344     0.6514 f
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6514 f
  io_result_bits_data[13] (out)                    0.0526    0.0000 *   0.6514 f
  data arrival time                                                     0.6514

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6514
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0486


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U385/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6214 f
  U385/QN (NOR2X0)                                 0.0608    0.0296     0.6510 r
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6510 r
  io_result_bits_data[10] (out)                    0.0608    0.0000 *   0.6510 r
  data arrival time                                                     0.6510

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6510
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0490


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U390/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6215 f
  U390/QN (NOR2X0)                                 0.0602    0.0291     0.6506 r
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6506 r
  io_result_bits_data[15] (out)                    0.0602    0.0000 *   0.6506 r
  data arrival time                                                     0.6506

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6506
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0494


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U381/IN1 (NOR2X0)                                0.1452    0.0004 *   0.6215 f
  U381/QN (NOR2X0)                                 0.0599    0.0289     0.6505 r
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6505 r
  io_result_bits_data[6] (out)                     0.0599    0.0000 *   0.6505 r
  data arrival time                                                     0.6505

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6505
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0495


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U378/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6214 f
  U378/QN (NOR2X0)                                 0.0601    0.0291     0.6504 r
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6504 r
  io_result_bits_data[3] (out)                     0.0601    0.0000 *   0.6504 r
  data arrival time                                                     0.6504

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6504
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0496


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U382/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6214 f
  U382/QN (NOR2X0)                                 0.0600    0.0290     0.6504 r
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6504 r
  io_result_bits_data[7] (out)                     0.0600    0.0000 *   0.6504 r
  data arrival time                                                     0.6504

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6504
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0496


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U379/IN1 (NOR2X0)                                0.1452    0.0002 *   0.6214 f
  U379/QN (NOR2X0)                                 0.0600    0.0290     0.6504 r
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6504 r
  io_result_bits_data[4] (out)                     0.0600    0.0000 *   0.6504 r
  data arrival time                                                     0.6504

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6504
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0496


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U376/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6214 f
  U376/QN (NOR2X0)                                 0.0586    0.0281     0.6496 r
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6496 r
  io_result_bits_data[1] (out)                     0.0586    0.0000 *   0.6496 r
  data arrival time                                                     0.6496

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6496
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0504


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U391/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6214 f
  U391/QN (NOR2X0)                                 0.0582    0.0279     0.6493 r
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6493 r
  io_result_bits_data[2] (out)                     0.0582    0.0000 *   0.6493 r
  data arrival time                                                     0.6493

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6493
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0507


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U384/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6214 f
  U384/QN (NOR2X0)                                 0.0582    0.0279     0.6493 r
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6493 r
  io_result_bits_data[9] (out)                     0.0582    0.0000 *   0.6493 r
  data arrival time                                                     0.6493

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6493
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0507


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U389/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6215 f
  U389/QN (NOR2X0)                                 0.0580    0.0277     0.6492 r
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6492 r
  io_result_bits_data[14] (out)                    0.0580    0.0000 *   0.6492 r
  data arrival time                                                     0.6492

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6492
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0508


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U387/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6215 f
  U387/QN (NOR2X0)                                 0.0581    0.0278     0.6492 r
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6492 r
  io_result_bits_data[12] (out)                    0.0581    0.0000 *   0.6492 r
  data arrival time                                                     0.6492

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6492
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0508


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U383/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6214 f
  U383/QN (NOR2X0)                                 0.0579    0.0277     0.6491 r
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6491 r
  io_result_bits_data[8] (out)                     0.0579    0.0000 *   0.6491 r
  data arrival time                                                     0.6491

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6491
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0509


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U380/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6215 f
  U380/QN (NOR2X0)                                 0.0576    0.0275     0.6490 r
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6490 r
  io_result_bits_data[5] (out)                     0.0576    0.0000 *   0.6490 r
  data arrival time                                                     0.6490

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6490
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0510


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U388/IN1 (NOR2X0)                                0.1452    0.0003 *   0.6214 f
  U388/QN (NOR2X0)                                 0.0571    0.0272     0.6486 r
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6486 r
  io_result_bits_data[13] (out)                    0.0571    0.0000 *   0.6486 r
  data arrival time                                                     0.6486

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6486
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0514


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U377/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6110 r
  U377/QN (NOR2X0)                                 0.0561    0.0374     0.6484 f
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6484 f
  io_result_bits_data[0] (out)                     0.0561    0.0000 *   0.6484 f
  data arrival time                                                     0.6484

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6484
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0516


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U386/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6110 r
  U386/QN (NOR2X0)                                 0.0560    0.0374     0.6484 f
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6484 f
  io_result_bits_data[11] (out)                    0.0560    0.0000 *   0.6484 f
  data arrival time                                                     0.6484

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6484
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0516


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U385/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6110 r
  U385/QN (NOR2X0)                                 0.0554    0.0368     0.6478 f
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6478 f
  io_result_bits_data[10] (out)                    0.0554    0.0000 *   0.6478 f
  data arrival time                                                     0.6478

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6478
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0522


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U390/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6111 r
  U390/QN (NOR2X0)                                 0.0549    0.0364     0.6474 f
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6474 f
  io_result_bits_data[15] (out)                    0.0549    0.0000 *   0.6474 f
  data arrival time                                                     0.6474

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6474
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0526


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[0]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U377/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6099 r
  U377/QN (NOR2X0)                                 0.0561    0.0374     0.6474 f
  io_result_bits_data[0] (net)     1     0.6146              0.0000     0.6474 f
  io_result_bits_data[0] (out)                     0.0561    0.0000 *   0.6474 f
  data arrival time                                                     0.6474

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6474
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0526


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[11]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U386/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U386/QN (NOR2X0)                                 0.0560    0.0374     0.6474 f
  io_result_bits_data[11] (net)     1    0.5992              0.0000     0.6474 f
  io_result_bits_data[11] (out)                    0.0560    0.0000 *   0.6474 f
  data arrival time                                                     0.6474

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6474
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0526


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U381/IN1 (NOR2X0)                                0.1716    0.0004 *   0.6111 r
  U381/QN (NOR2X0)                                 0.0547    0.0362     0.6473 f
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6473 f
  io_result_bits_data[6] (out)                     0.0547    0.0000 *   0.6473 f
  data arrival time                                                     0.6473

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6473
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0527


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U378/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6110 r
  U378/QN (NOR2X0)                                 0.0548    0.0363     0.6473 f
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6473 f
  io_result_bits_data[3] (out)                     0.0548    0.0000 *   0.6473 f
  data arrival time                                                     0.6473

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6473
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0527


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U382/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6110 r
  U382/QN (NOR2X0)                                 0.0547    0.0362     0.6472 f
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6472 f
  io_result_bits_data[7] (out)                     0.0547    0.0000 *   0.6472 f
  data arrival time                                                     0.6472

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6472
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0528


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U379/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6110 r
  U379/QN (NOR2X0)                                 0.0547    0.0362     0.6472 f
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6472 f
  io_result_bits_data[4] (out)                     0.0547    0.0000 *   0.6472 f
  data arrival time                                                     0.6472

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6472
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0528


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[10]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U385/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6100 r
  U385/QN (NOR2X0)                                 0.0554    0.0368     0.6468 f
  io_result_bits_data[10] (net)     1    0.4979              0.0000     0.6468 f
  io_result_bits_data[10] (out)                    0.0554    0.0000 *   0.6468 f
  data arrival time                                                     0.6468

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6468
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0532


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[15]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U390/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U390/QN (NOR2X0)                                 0.0549    0.0364     0.6464 f
  io_result_bits_data[15] (net)     1    0.4223              0.0000     0.6464 f
  io_result_bits_data[15] (out)                    0.0549    0.0000 *   0.6464 f
  data arrival time                                                     0.6464

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6464
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0536


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U376/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6110 r
  U376/QN (NOR2X0)                                 0.0538    0.0354     0.6464 f
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6464 f
  io_result_bits_data[1] (out)                     0.0538    0.0000 *   0.6464 f
  data arrival time                                                     0.6464

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6464
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0536


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[6]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U381/IN1 (NOR2X0)                                0.1716    0.0004 *   0.6101 r
  U381/QN (NOR2X0)                                 0.0547    0.0362     0.6463 f
  io_result_bits_data[6] (net)     1     0.3838              0.0000     0.6463 f
  io_result_bits_data[6] (out)                     0.0547    0.0000 *   0.6463 f
  data arrival time                                                     0.6463

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6463
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0537


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[3]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U378/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6099 r
  U378/QN (NOR2X0)                                 0.0548    0.0363     0.6463 f
  io_result_bits_data[3] (net)     1     0.4108              0.0000     0.6463 f
  io_result_bits_data[3] (out)                     0.0548    0.0000 *   0.6463 f
  data arrival time                                                     0.6463

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6463
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0537


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[7]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U382/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6100 r
  U382/QN (NOR2X0)                                 0.0547    0.0362     0.6462 f
  io_result_bits_data[7] (net)     1     0.3951              0.0000     0.6462 f
  io_result_bits_data[7] (out)                     0.0547    0.0000 *   0.6462 f
  data arrival time                                                     0.6462

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6462
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0538


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[4]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U379/IN1 (NOR2X0)                                0.1716    0.0002 *   0.6099 r
  U379/QN (NOR2X0)                                 0.0547    0.0362     0.6462 f
  io_result_bits_data[4] (net)     1     0.3952              0.0000     0.6462 f
  io_result_bits_data[4] (out)                     0.0547    0.0000 *   0.6462 f
  data arrival time                                                     0.6462

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6462
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0538


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U391/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6110 r
  U391/QN (NOR2X0)                                 0.0535    0.0351     0.6461 f
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6461 f
  io_result_bits_data[2] (out)                     0.0535    0.0000 *   0.6461 f
  data arrival time                                                     0.6461

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6461
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0539


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U384/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6110 r
  U384/QN (NOR2X0)                                 0.0534    0.0351     0.6461 f
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6461 f
  io_result_bits_data[9] (out)                     0.0534    0.0000 *   0.6461 f
  data arrival time                                                     0.6461

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6461
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0539


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U389/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6111 r
  U389/QN (NOR2X0)                                 0.0533    0.0350     0.6461 f
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6461 f
  io_result_bits_data[14] (out)                    0.0533    0.0000 *   0.6461 f
  data arrival time                                                     0.6461

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6461
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0539


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U387/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6111 r
  U387/QN (NOR2X0)                                 0.0533    0.0350     0.6461 f
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6461 f
  io_result_bits_data[12] (out)                    0.0533    0.0000 *   0.6461 f
  data arrival time                                                     0.6461

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6461
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0539


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U383/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6110 r
  U383/QN (NOR2X0)                                 0.0532    0.0349     0.6460 f
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6460 f
  io_result_bits_data[8] (out)                     0.0532    0.0000 *   0.6460 f
  data arrival time                                                     0.6460

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6460
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0540


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U380/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6111 r
  U380/QN (NOR2X0)                                 0.0530    0.0347     0.6458 f
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6458 f
  io_result_bits_data[5] (out)                     0.0530    0.0000 *   0.6458 f
  data arrival time                                                     0.6458

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6458
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0542


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0455    0.1633     0.1633 r
  B[12] (net)                    2       7.2046              0.0000     0.1633 r
  U287/IN2 (NAND2X1)                               0.0455    0.0001 *   0.1633 r
  U287/QN (NAND2X1)                                0.1225    0.0705     0.2338 f
  n305 (net)                     8      23.6414              0.0000     0.2338 f
  U286/IN2 (NAND2X0)                               0.1225    0.0003 *   0.2341 f
  U286/QN (NAND2X0)                                0.1329    0.0785     0.3127 r
  n300 (net)                     2       8.4059              0.0000     0.3127 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3127 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.3888 f
  n46 (net)                      1       2.5197              0.0000     0.3888 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3888 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4438 r
  n62 (net)                      1       5.3192              0.0000     0.4438 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4439 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5159 f
  n345 (net)                     2       8.3374              0.0000     0.5159 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5159 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6107 r
  n342 (net)                    17      45.9989              0.0000     0.6107 r
  U388/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6110 r
  U388/QN (NOR2X0)                                 0.0526    0.0344     0.6454 f
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6454 f
  io_result_bits_data[13] (out)                    0.0526    0.0000 *   0.6454 f
  data arrival time                                                     0.6454

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6454
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0546


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[1]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U376/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U376/QN (NOR2X0)                                 0.0538    0.0354     0.6454 f
  io_result_bits_data[1] (net)     1     0.2407              0.0000     0.6454 f
  io_result_bits_data[1] (out)                     0.0538    0.0000 *   0.6454 f
  data arrival time                                                     0.6454

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6454
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0546


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[2]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U391/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U391/QN (NOR2X0)                                 0.0535    0.0351     0.6451 f
  io_result_bits_data[2] (net)     1     0.1949              0.0000     0.6451 f
  io_result_bits_data[2] (out)                     0.0535    0.0000 *   0.6451 f
  data arrival time                                                     0.6451

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6451
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0549


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[9]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U384/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U384/QN (NOR2X0)                                 0.0534    0.0351     0.6451 f
  io_result_bits_data[9] (net)     1     0.1890              0.0000     0.6451 f
  io_result_bits_data[9] (out)                     0.0534    0.0000 *   0.6451 f
  data arrival time                                                     0.6451

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6451
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0549


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[14]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U389/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6101 r
  U389/QN (NOR2X0)                                 0.0533    0.0350     0.6450 f
  io_result_bits_data[14] (net)     1    0.1679              0.0000     0.6450 f
  io_result_bits_data[14] (out)                    0.0533    0.0000 *   0.6450 f
  data arrival time                                                     0.6450

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6450
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0550


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[12]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U387/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U387/QN (NOR2X0)                                 0.0533    0.0350     0.6450 f
  io_result_bits_data[12] (net)     1    0.1736              0.0000     0.6450 f
  io_result_bits_data[12] (out)                    0.0533    0.0000 *   0.6450 f
  data arrival time                                                     0.6450

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6450
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0550


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[8]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U383/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U383/QN (NOR2X0)                                 0.0532    0.0349     0.6449 f
  io_result_bits_data[8] (net)     1     0.1562              0.0000     0.6449 f
  io_result_bits_data[8] (out)                     0.0532    0.0000 *   0.6449 f
  data arrival time                                                     0.6449

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6449
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0551


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[5]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U380/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U380/QN (NOR2X0)                                 0.0530    0.0347     0.6448 f
  io_result_bits_data[5] (net)     1     0.1201              0.0000     0.6448 f
  io_result_bits_data[5] (out)                     0.0530    0.0000 *   0.6448 f
  data arrival time                                                     0.6448

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6448
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0552


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_bits_data[13]
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U409/INP (INVX0)                                 0.1017    0.0000 *   0.2367 r
  U409/ZN (INVX0)                                  0.0524    0.0369     0.2736 f
  n81 (net)                      2       3.8424              0.0000     0.2736 f
  U283/IN1 (NAND2X0)                               0.0524    0.0000 *   0.2736 f
  U283/QN (NAND2X0)                                0.1216    0.0595     0.3332 r
  n212 (net)                     2       8.6415              0.0000     0.3332 r
  U408/IN2 (NOR2X0)                                0.1216    0.0001 *   0.3332 r
  U408/QN (NOR2X0)                                 0.0695    0.0535     0.3868 f
  n45 (net)                      1       2.6576              0.0000     0.3868 f
  U418/IN2 (NAND4X0)                               0.0695    0.0000 *   0.3868 f
  U418/QN (NAND4X0)                                0.1027    0.0560     0.4428 r
  n62 (net)                      1       5.3192              0.0000     0.4428 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4428 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5148 f
  n345 (net)                     2       8.3374              0.0000     0.5148 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5149 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6097 r
  n342 (net)                    17      45.9989              0.0000     0.6097 r
  U388/IN1 (NOR2X0)                                0.1716    0.0003 *   0.6100 r
  U388/QN (NOR2X0)                                 0.0526    0.0344     0.6444 f
  io_result_bits_data[13] (net)     1    0.0642              0.0000     0.6444 f
  io_result_bits_data[13] (out)                    0.0526    0.0000 *   0.6444 f
  data arrival time                                                     0.6444

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.6444
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0556


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_val
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/Q (DFFX1)                           0.0397    0.1776     0.1776 f
  state[1] (net)                 3       6.8942              0.0000     0.1776 f
  U112/IN2 (NAND2X0)                               0.0397    0.0000 *   0.1777 f
  U112/QN (NAND2X0)                                0.0623    0.0393     0.2169 r
  n34 (net)                      1       3.3134              0.0000     0.2169 r
  U114/IN2 (NOR2X0)                                0.0623    0.0000 *   0.2170 r
  U114/QN (NOR2X0)                                 0.0991    0.0708     0.2878 f
  io_result_val (net)            3      11.3157              0.0000     0.2878 f
  io_result_val (out)                              0.0991    0.0000 *   0.2878 f
  data arrival time                                                     0.2878

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2878
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4122


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_val
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U112/IN1 (NAND2X0)                               0.0423    0.0000 *   0.1797 f
  U112/QN (NAND2X0)                                0.0623    0.0365     0.2162 r
  n34 (net)                      1       3.3134              0.0000     0.2162 r
  U114/IN2 (NOR2X0)                                0.0623    0.0000 *   0.2162 r
  U114/QN (NOR2X0)                                 0.0991    0.0708     0.2871 f
  io_result_val (net)            3      11.3157              0.0000     0.2871 f
  io_result_val (out)                              0.0991    0.0000 *   0.2871 f
  data arrival time                                                     0.2871

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2871
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4129


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_val
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U112/IN1 (NAND2X0)                               0.0477    0.0000 *   0.1647 r
  U112/QN (NAND2X0)                                0.0584    0.0403     0.2049 f
  n34 (net)                      1       3.3134              0.0000     0.2049 f
  U114/IN2 (NOR2X0)                                0.0584    0.0000 *   0.2050 f
  U114/QN (NOR2X0)                                 0.1195    0.0665     0.2715 r
  io_result_val (net)            3      11.3157              0.0000     0.2715 r
  io_result_val (out)                              0.1195    0.0000 *   0.2715 r
  data arrival time                                                     0.2715

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2715
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4285


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_result_val
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/Q (DFFX1)                           0.0447    0.1627     0.1627 r
  state[1] (net)                 3       6.8942              0.0000     0.1627 r
  U112/IN2 (NAND2X0)                               0.0447    0.0000 *   0.1627 r
  U112/QN (NAND2X0)                                0.0584    0.0390     0.2017 f
  n34 (net)                      1       3.3134              0.0000     0.2017 f
  U114/IN2 (NOR2X0)                                0.0584    0.0000 *   0.2018 f
  U114/QN (NOR2X0)                                 0.1195    0.0665     0.2683 r
  io_result_val (net)            3      11.3157              0.0000     0.2683 r
  io_result_val (out)                              0.1195    0.0000 *   0.2683 r
  data arrival time                                                     0.2683

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2683
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4317


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  io_operands_rdy (out)                            0.0571    0.0000 *   0.2117 r
  data arrival time                                                     0.2117

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.2117
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.4883


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  io_operands_rdy (out)                            0.0503    0.0000 *   0.1986 f
  data arrival time                                                     0.1986

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.1986
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5014


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  io_operands_rdy (out)                            0.0503    0.0000 *   0.1665 f
  data arrival time                                                     0.1665

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.1665
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5335


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: io_operands_rdy
            (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  io_operands_rdy (out)                            0.0571    0.0000 *   0.1500 r
  data arrival time                                                     0.1500

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  output external delay                                     -0.2000     0.7000
  data required time                                                    0.7000
  -------------------------------------------------------------------------------
  data required time                                                    0.7000
  data arrival time                                                    -0.1500
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.5500


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5202 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5847 f
  n323 (net)                     4      10.0887              0.0000     0.5847 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5848 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6258 r
  n332 (net)                     1       2.4845              0.0000     0.6258 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6258 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6711 f
  n334 (net)                     1       4.8600              0.0000     0.6711 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6712 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7424 r
  n336 (net)                     1       2.9063              0.0000     0.7424 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7425 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7778 f
  n338 (net)                     1       2.6016              0.0000     0.7778 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7778 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8217 r
  N35 (net)                      1       3.7065              0.0000     0.8217 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8217 r
  data arrival time                                                     0.8217

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8217
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0003


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.7791 f
  n123 (net)                     1       6.4631              0.0000     0.7791 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7793 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8228 r
  N46 (net)                      1       2.5175              0.0000     0.8228 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8228 r
  data arrival time                                                     0.8228

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8228
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0012


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7795 f
  n105 (net)                     1       4.8058              0.0000     0.7795 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7795 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.8226 r
  N37 (net)                      1       2.4332              0.0000     0.8226 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.8226 r
  data arrival time                                                     0.8226

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.8226
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0016


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U183/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7093 r
  U183/QN (NAND2X0)                                0.0767    0.0463     0.7556 f
  n125 (net)                     1       2.1882              0.0000     0.7556 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7556 f
  data arrival time                                                     0.7556

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7556
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0027


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5175 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5820 f
  n323 (net)                     4      10.0887              0.0000     0.5820 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5821 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6231 r
  n332 (net)                     1       2.4845              0.0000     0.6231 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6231 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6685 f
  n334 (net)                     1       4.8600              0.0000     0.6685 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6685 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7398 r
  n336 (net)                     1       2.9063              0.0000     0.7398 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7398 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7751 f
  n338 (net)                     1       2.6016              0.0000     0.7751 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7751 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8190 r
  N35 (net)                      1       3.7065              0.0000     0.8190 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8191 r
  data arrival time                                                     0.8191

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8191
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0029


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.7132 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.7558 f
  n278 (net)                     1       2.0875              0.0000     0.7558 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.7558 f
  data arrival time                                                     0.7558

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.7558
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0037


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.7759 f
  n123 (net)                     1       6.4631              0.0000     0.7759 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7761 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8196 r
  N46 (net)                      1       2.5175              0.0000     0.8196 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8196 r
  data arrival time                                                     0.8196

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8196
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0044


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7763 f
  n105 (net)                     1       4.8058              0.0000     0.7763 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7763 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.8194 r
  N37 (net)                      1       2.4332              0.0000     0.8194 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.8194 r
  data arrival time                                                     0.8194

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.8194
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0048


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0638    0.1741     0.1741 r
  A[0] (net)                     3      14.4162              0.0000     0.1741 r
  U94/IN2 (NOR2X2)                                 0.0638    0.0001 *   0.1743 r
  U94/QN (NOR2X2)                                  0.0529    0.0427     0.2170 f
  n184 (net)                     3       7.7811              0.0000     0.2170 f
  U375/INP (INVX0)                                 0.0529    0.0000 *   0.2170 f
  U375/ZN (INVX0)                                  0.0427    0.0269     0.2439 r
  n186 (net)                     1       3.1344              0.0000     0.2439 r
  U88/IN1 (NAND2X1)                                0.0427    0.0000 *   0.2439 r
  U88/QN (NAND2X1)                                 0.0559    0.0332     0.2771 f
  n188 (net)                     1       5.7182              0.0000     0.2771 f
  U92/IN1 (NAND2X2)                                0.0559    0.0000 *   0.2771 f
  U92/QN (NAND2X2)                                 0.0632    0.0336     0.3107 r
  n217 (net)                     4      14.1019              0.0000     0.3107 r
  U261/IN1 (NAND2X1)                               0.0632    0.0001 *   0.3108 r
  U261/QN (NAND2X1)                                0.0609    0.0427     0.3534 f
  n244 (net)                     3       7.9028              0.0000     0.3534 f
  U374/IN1 (NOR2X0)                                0.0609    0.0000 *   0.3535 f
  U374/QN (NOR2X0)                                 0.0608    0.0340     0.3874 r
  n256 (net)                     1       2.7275              0.0000     0.3874 r
  U83/IN1 (NOR4X1)                                 0.0608    0.0000 *   0.3874 r
  U83/QN (NOR4X1)                                  0.0695    0.1163     0.5038 f
  n290 (net)                     4      18.6992              0.0000     0.5038 f
  U102/IN1 (NOR2X0)                                0.0695    0.0002 *   0.5040 f
  U102/QN (NOR2X0)                                 0.1157    0.0637     0.5677 r
  n323 (net)                     4      10.0887              0.0000     0.5677 r
  U255/IN1 (NAND2X0)                               0.1157    0.0001 *   0.5678 r
  U255/QN (NAND2X0)                                0.0696    0.0470     0.6148 f
  n332 (net)                     1       2.4845              0.0000     0.6148 f
  U448/IN1 (NAND4X0)                               0.0696    0.0000 *   0.6148 f
  U448/QN (NAND4X0)                                0.0928    0.0488     0.6636 r
  n334 (net)                     1       4.8600              0.0000     0.6636 r
  U449/IN1 (XOR2X1)                                0.0928    0.0000 *   0.6637 r
  U449/Q (XOR2X1)                                  0.0392    0.0741     0.7378 r
  n336 (net)                     1       2.9063              0.0000     0.7378 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7378 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7731 f
  n338 (net)                     1       2.6016              0.0000     0.7731 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7732 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8171 r
  N35 (net)                      1       3.7065              0.0000     0.8171 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8171 r
  data arrival time                                                     0.8171

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8171
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0049


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7763 f
  n107 (net)                     1       4.2697              0.0000     0.7763 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7764 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.8185 r
  N38 (net)                      1       2.3388              0.0000     0.8185 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.8185 r
  data arrival time                                                     0.8185

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.8185
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0055


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5202 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5847 f
  n323 (net)                     4      10.0887              0.0000     0.5847 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5848 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6295 r
  n315 (net)                     1       3.2114              0.0000     0.6295 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6295 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6701 f
  n317 (net)                     1       4.6053              0.0000     0.6701 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6701 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7390 r
  n318 (net)                     1       2.1903              0.0000     0.7390 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7390 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7720 f
  n320 (net)                     1       2.1804              0.0000     0.7720 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7720 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8162 r
  N34 (net)                      1       3.8931              0.0000     0.8162 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8163 r
  data arrival time                                                     0.8163

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8163
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0056


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U183/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7061 r
  U183/QN (NAND2X0)                                0.0767    0.0463     0.7524 f
  n125 (net)                     1       2.1882              0.0000     0.7524 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7524 f
  data arrival time                                                     0.7524

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7524
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0059


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U74/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5577 f
  sub_x_10_U74/QN (AOI21X1)                        0.0354    0.1032     0.6610 r
  sub_x_10_n67 (net)             1       5.5183              0.0000     0.6610 r
  sub_x_10_U61/IN1 (XOR2X1)                        0.0354    0.0001 *   0.6610 r
  sub_x_10_U61/Q (XOR2X1)                          0.0385    0.0618     0.7228 r
  T25[9] (net)                   1       2.9643              0.0000     0.7228 r
  U182/IN1 (NAND2X0)                               0.0385    0.0000 *   0.7228 r
  U182/QN (NAND2X0)                                0.1087    0.0516     0.7744 f
  n123 (net)                     1       6.4631              0.0000     0.7744 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7745 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8181 r
  N46 (net)                      1       2.5175              0.0000     0.8181 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8181 r
  data arrival time                                                     0.8181

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8181
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0060


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U178/IN2 (NAND2X0)                               0.1212    0.0005 *   0.7178 f
  U178/QN (NAND2X0)                                0.0757    0.0485     0.7663 r
  n278 (net)                     1       2.0875              0.0000     0.7663 r
  A_reg_10_/SETB (DFFSSRX1)                        0.0757    0.0000 *   0.7663 r
  data arrival time                                                     0.7663

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1272     0.7728
  data required time                                                    0.7728
  -------------------------------------------------------------------------------
  data required time                                                    0.7728
  data arrival time                                                    -0.7663
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0065


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U52/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5577 f
  sub_x_10_U52/QN (AOI21X1)                        0.0326    0.1015     0.6592 r
  sub_x_10_n51 (net)             1       4.4336              0.0000     0.6592 r
  sub_x_10_U39/IN1 (XOR2X1)                        0.0326    0.0000 *   0.6592 r
  sub_x_10_U39/Q (XOR2X1)                          0.0359    0.0594     0.7185 r
  T25[11] (net)                  1       2.0788              0.0000     0.7185 r
  U183/IN1 (NAND2X0)                               0.0359    0.0000 *   0.7186 r
  U183/QN (NAND2X0)                                0.0767    0.0329     0.7514 f
  n125 (net)                     1       2.1882              0.0000     0.7514 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7514 f
  data arrival time                                                     0.7514

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7514
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0068


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7035 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.7734 f
  n123 (net)                     1       6.4631              0.0000     0.7734 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7735 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8171 r
  N46 (net)                      1       2.5175              0.0000     0.8171 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8171 r
  data arrival time                                                     0.8171

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8171
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0070


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U93/INP (INVX0)                                  0.1074    0.0000 *   0.3224 f
  U93/ZN (INVX0)                                   0.0667    0.0402     0.3627 r
  n248 (net)                     2       4.8781              0.0000     0.3627 r
  U368/IN1 (NOR2X0)                                0.0667    0.0000 *   0.3627 r
  U368/QN (NOR2X0)                                 0.0637    0.0371     0.3998 f
  n254 (net)                     1       2.7948              0.0000     0.3998 f
  U83/IN3 (NOR4X1)                                 0.0637    0.0000 *   0.3998 f
  U83/QN (NOR4X1)                                  0.0767    0.1134     0.5132 r
  n290 (net)                     4      18.6992              0.0000     0.5132 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5135 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5780 f
  n323 (net)                     4      10.0887              0.0000     0.5780 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5780 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6190 r
  n332 (net)                     1       2.4845              0.0000     0.6190 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6191 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6644 f
  n334 (net)                     1       4.8600              0.0000     0.6644 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6645 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7357 r
  n336 (net)                     1       2.9063              0.0000     0.7357 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7357 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7710 f
  n338 (net)                     1       2.6016              0.0000     0.7710 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7711 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8150 r
  N35 (net)                      1       3.7065              0.0000     0.8150 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8150 r
  data arrival time                                                     0.8150

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8150
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0070


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7034 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7737 f
  n105 (net)                     1       4.8058              0.0000     0.7737 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7738 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.8169 r
  N37 (net)                      1       2.4332              0.0000     0.8169 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.8169 r
  data arrival time                                                     0.8169

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.8169
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0074


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4020 f
  n256 (net)                     1       2.7275              0.0000     0.4020 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4020 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5126 r
  n290 (net)                     4      18.6992              0.0000     0.5126 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5129 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5774 f
  n323 (net)                     4      10.0887              0.0000     0.5774 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5774 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6184 r
  n332 (net)                     1       2.4845              0.0000     0.6184 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6184 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6638 f
  n334 (net)                     1       4.8600              0.0000     0.6638 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6638 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7351 r
  n336 (net)                     1       2.9063              0.0000     0.7351 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7351 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7704 f
  n338 (net)                     1       2.6016              0.0000     0.7704 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7704 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8144 r
  N35 (net)                      1       3.7065              0.0000     0.8144 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8144 r
  data arrival time                                                     0.8144

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8144
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0076


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U178/IN2 (NAND2X0)                               0.1212    0.0005 *   0.7165 f
  U178/QN (NAND2X0)                                0.0757    0.0485     0.7650 r
  n278 (net)                     1       2.0875              0.0000     0.7650 r
  A_reg_10_/SETB (DFFSSRX1)                        0.0757    0.0000 *   0.7651 r
  data arrival time                                                     0.7651

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1272     0.7728
  data required time                                                    0.7728
  -------------------------------------------------------------------------------
  data required time                                                    0.7728
  data arrival time                                                    -0.7651
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0077


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5175 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5820 f
  n323 (net)                     4      10.0887              0.0000     0.5820 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5821 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6269 r
  n315 (net)                     1       3.2114              0.0000     0.6269 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6269 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6674 f
  n317 (net)                     1       4.6053              0.0000     0.6674 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6674 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7363 r
  n318 (net)                     1       2.1903              0.0000     0.7363 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7363 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7694 f
  n320 (net)                     1       2.1804              0.0000     0.7694 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7694 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8136 r
  N34 (net)                      1       3.8931              0.0000     0.8136 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8136 r
  data arrival time                                                     0.8136

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8136
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0083


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U183/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7035 r
  U183/QN (NAND2X0)                                0.0767    0.0463     0.7499 f
  n125 (net)                     1       2.1882              0.0000     0.7499 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7499 f
  data arrival time                                                     0.7499

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7499
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0084


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4011 f
  n256 (net)                     1       2.7275              0.0000     0.4011 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4011 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5117 r
  n290 (net)                     4      18.6992              0.0000     0.5117 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5119 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5764 f
  n323 (net)                     4      10.0887              0.0000     0.5764 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5765 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6175 r
  n332 (net)                     1       2.4845              0.0000     0.6175 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6175 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6629 f
  n334 (net)                     1       4.8600              0.0000     0.6629 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6629 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7342 r
  n336 (net)                     1       2.9063              0.0000     0.7342 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7342 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7695 f
  n338 (net)                     1       2.6016              0.0000     0.7695 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7695 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8134 r
  N35 (net)                      1       3.7065              0.0000     0.8134 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8135 r
  data arrival time                                                     0.8135

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8135
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0085


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7731 f
  n107 (net)                     1       4.2697              0.0000     0.7731 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7732 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.8153 r
  N38 (net)                      1       2.3388              0.0000     0.8153 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.8153 r
  data arrival time                                                     0.8153

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.8153
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0087


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.3992 f
  n255 (net)                     1       3.8010              0.0000     0.3992 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.3992 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5100 r
  n290 (net)                     4      18.6992              0.0000     0.5100 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5102 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5747 f
  n323 (net)                     4      10.0887              0.0000     0.5747 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5748 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6158 r
  n332 (net)                     1       2.4845              0.0000     0.6158 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6158 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6611 f
  n334 (net)                     1       4.8600              0.0000     0.6611 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6612 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7324 r
  n336 (net)                     1       2.9063              0.0000     0.7324 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7325 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7678 f
  n338 (net)                     1       2.6016              0.0000     0.7678 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7678 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8117 r
  N35 (net)                      1       3.7065              0.0000     0.8117 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8117 r
  data arrival time                                                     0.8117

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8117
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0103


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0638    0.1741     0.1741 r
  A[0] (net)                     3      14.4162              0.0000     0.1741 r
  U94/IN2 (NOR2X2)                                 0.0638    0.0001 *   0.1743 r
  U94/QN (NOR2X2)                                  0.0529    0.0427     0.2170 f
  n184 (net)                     3       7.7811              0.0000     0.2170 f
  U375/INP (INVX0)                                 0.0529    0.0000 *   0.2170 f
  U375/ZN (INVX0)                                  0.0427    0.0269     0.2439 r
  n186 (net)                     1       3.1344              0.0000     0.2439 r
  U88/IN1 (NAND2X1)                                0.0427    0.0000 *   0.2439 r
  U88/QN (NAND2X1)                                 0.0559    0.0332     0.2771 f
  n188 (net)                     1       5.7182              0.0000     0.2771 f
  U92/IN1 (NAND2X2)                                0.0559    0.0000 *   0.2771 f
  U92/QN (NAND2X2)                                 0.0632    0.0336     0.3107 r
  n217 (net)                     4      14.1019              0.0000     0.3107 r
  U261/IN1 (NAND2X1)                               0.0632    0.0001 *   0.3108 r
  U261/QN (NAND2X1)                                0.0609    0.0427     0.3534 f
  n244 (net)                     3       7.9028              0.0000     0.3534 f
  U374/IN1 (NOR2X0)                                0.0609    0.0000 *   0.3535 f
  U374/QN (NOR2X0)                                 0.0608    0.0340     0.3874 r
  n256 (net)                     1       2.7275              0.0000     0.3874 r
  U83/IN1 (NOR4X1)                                 0.0608    0.0000 *   0.3874 r
  U83/QN (NOR4X1)                                  0.0695    0.1163     0.5038 f
  n290 (net)                     4      18.6992              0.0000     0.5038 f
  U102/IN1 (NOR2X0)                                0.0695    0.0002 *   0.5040 f
  U102/QN (NOR2X0)                                 0.1157    0.0637     0.5677 r
  n323 (net)                     4      10.0887              0.0000     0.5677 r
  U223/IN1 (NAND2X0)                               0.1157    0.0001 *   0.5678 r
  U223/QN (NAND2X0)                                0.0753    0.0512     0.6190 f
  n315 (net)                     1       3.2114              0.0000     0.6190 f
  U446/IN1 (NAND3X0)                               0.0753    0.0000 *   0.6190 f
  U446/QN (NAND3X0)                                0.0894    0.0426     0.6617 r
  n317 (net)                     1       4.6053              0.0000     0.6617 r
  U447/IN1 (XOR2X1)                                0.0894    0.0000 *   0.6617 r
  U447/Q (XOR2X1)                                  0.0370    0.0720     0.7337 r
  n318 (net)                     1       2.1903              0.0000     0.7337 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7337 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7668 f
  n320 (net)                     1       2.1804              0.0000     0.7668 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7668 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8110 r
  N34 (net)                      1       3.8931              0.0000     0.8110 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8110 r
  data arrival time                                                     0.8110

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8110
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0109


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.7058 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.7484 f
  n278 (net)                     1       2.0875              0.0000     0.7484 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.7484 f
  data arrival time                                                     0.7484

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.7484
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0111


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.3983 f
  n255 (net)                     1       3.8010              0.0000     0.3983 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.3983 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5090 r
  n290 (net)                     4      18.6992              0.0000     0.5090 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5093 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5738 f
  n323 (net)                     4      10.0887              0.0000     0.5738 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5738 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6148 r
  n332 (net)                     1       2.4845              0.0000     0.6148 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6149 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6602 f
  n334 (net)                     1       4.8600              0.0000     0.6602 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6603 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7315 r
  n336 (net)                     1       2.9063              0.0000     0.7315 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7315 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7668 f
  n338 (net)                     1       2.6016              0.0000     0.7668 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7669 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8108 r
  N35 (net)                      1       3.7065              0.0000     0.8108 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8108 r
  data arrival time                                                     0.8108

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8108
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0112


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7034 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7706 f
  n107 (net)                     1       4.2697              0.0000     0.7706 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7706 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.8127 r
  N38 (net)                      1       2.3388              0.0000     0.8127 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.8127 r
  data arrival time                                                     0.8127

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.8127
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0113


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7133 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7636 f
  n260 (net)                     1       2.4960              0.0000     0.7636 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7636 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.8102 r
  N28 (net)                      1       4.0204              0.0000     0.8102 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.8102 r
  data arrival time                                                     0.8102

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.8102
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0115


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U93/INP (INVX0)                                  0.1074    0.0000 *   0.3224 f
  U93/ZN (INVX0)                                   0.0667    0.0402     0.3627 r
  n248 (net)                     2       4.8781              0.0000     0.3627 r
  U368/IN1 (NOR2X0)                                0.0667    0.0000 *   0.3627 r
  U368/QN (NOR2X0)                                 0.0637    0.0371     0.3998 f
  n254 (net)                     1       2.7948              0.0000     0.3998 f
  U83/IN3 (NOR4X1)                                 0.0637    0.0000 *   0.3998 f
  U83/QN (NOR4X1)                                  0.0767    0.1134     0.5132 r
  n290 (net)                     4      18.6992              0.0000     0.5132 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5135 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5780 f
  n323 (net)                     4      10.0887              0.0000     0.5780 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5780 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6228 r
  n315 (net)                     1       3.2114              0.0000     0.6228 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6228 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6634 f
  n317 (net)                     1       4.6053              0.0000     0.6634 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6634 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7323 r
  n318 (net)                     1       2.1903              0.0000     0.7323 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7323 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7653 f
  n320 (net)                     1       2.1804              0.0000     0.7653 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7653 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8095 r
  N34 (net)                      1       3.8931              0.0000     0.8095 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8096 r
  data arrival time                                                     0.8096

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8096
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0123


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7132 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7589 f
  n216 (net)                     1       1.7579              0.0000     0.7589 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7589 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.8077 r
  N25 (net)                      1       4.8240              0.0000     0.8077 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.8078 r
  data arrival time                                                     0.8078

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.8078
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0124


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0499    0.1660     0.1660 r
  A[6] (net)                     2       8.9384              0.0000     0.1660 r
  U84/IN2 (NOR2X0)                                 0.0499    0.0002 *   0.1661 r
  U84/QN (NOR2X0)                                  0.0900    0.0637     0.2298 f
  n233 (net)                     4      10.0488              0.0000     0.2298 f
  U90/IN2 (NOR2X0)                                 0.0900    0.0000 *   0.2299 f
  U90/QN (NOR2X0)                                  0.1195    0.0662     0.2961 r
  n243 (net)                     3      10.3235              0.0000     0.2961 r
  U93/INP (INVX0)                                  0.1195    0.0000 *   0.2961 r
  U93/ZN (INVX0)                                   0.0620    0.0431     0.3392 f
  n248 (net)                     2       4.8781              0.0000     0.3392 f
  U368/IN1 (NOR2X0)                                0.0620    0.0000 *   0.3393 f
  U368/QN (NOR2X0)                                 0.0615    0.0344     0.3737 r
  n254 (net)                     1       2.7948              0.0000     0.3737 r
  U83/IN3 (NOR4X1)                                 0.0615    0.0000 *   0.3737 r
  U83/QN (NOR4X1)                                  0.0695    0.1222     0.4959 f
  n290 (net)                     4      18.6992              0.0000     0.4959 f
  U102/IN1 (NOR2X0)                                0.0695    0.0002 *   0.4962 f
  U102/QN (NOR2X0)                                 0.1157    0.0637     0.5599 r
  n323 (net)                     4      10.0887              0.0000     0.5599 r
  U255/IN1 (NAND2X0)                               0.1157    0.0001 *   0.5600 r
  U255/QN (NAND2X0)                                0.0696    0.0470     0.6070 f
  n332 (net)                     1       2.4845              0.0000     0.6070 f
  U448/IN1 (NAND4X0)                               0.0696    0.0000 *   0.6070 f
  U448/QN (NAND4X0)                                0.0928    0.0488     0.6558 r
  n334 (net)                     1       4.8600              0.0000     0.6558 r
  U449/IN1 (XOR2X1)                                0.0928    0.0000 *   0.6558 r
  U449/Q (XOR2X1)                                  0.0392    0.0741     0.7300 r
  n336 (net)                     1       2.9063              0.0000     0.7300 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7300 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7653 f
  n338 (net)                     1       2.6016              0.0000     0.7653 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7653 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8092 r
  N35 (net)                      1       3.7065              0.0000     0.8092 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8093 r
  data arrival time                                                     0.8093

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8093
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0127


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4020 f
  n256 (net)                     1       2.7275              0.0000     0.4020 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4020 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5126 r
  n290 (net)                     4      18.6992              0.0000     0.5126 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5129 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5774 f
  n323 (net)                     4      10.0887              0.0000     0.5774 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5774 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6222 r
  n315 (net)                     1       3.2114              0.0000     0.6222 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6222 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6627 f
  n317 (net)                     1       4.6053              0.0000     0.6627 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6628 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7316 r
  n318 (net)                     1       2.1903              0.0000     0.7316 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7317 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7647 f
  n320 (net)                     1       2.1804              0.0000     0.7647 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7647 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8089 r
  N34 (net)                      1       3.8931              0.0000     0.8089 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8089 r
  data arrival time                                                     0.8089

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8089
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0130


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7708 f
  n113 (net)                     1       4.8676              0.0000     0.7708 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7708 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.8112 r
  N41 (net)                      1       2.2102              0.0000     0.8112 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.8112 r
  data arrival time                                                     0.8112

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.8112
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0132


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U183/IN2 (NAND2X0)                               0.1679    0.0002 *   0.7037 f
  U183/QN (NAND2X0)                                0.0875    0.0546     0.7583 r
  n125 (net)                     1       2.1882              0.0000     0.7583 r
  B_reg_11_/SETB (DFFSSRX1)                        0.0875    0.0000 *   0.7583 r
  data arrival time                                                     0.7583

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1284     0.7716
  data required time                                                    0.7716
  -------------------------------------------------------------------------------
  data required time                                                    0.7716
  data arrival time                                                    -0.7583
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0132


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4011 f
  n256 (net)                     1       2.7275              0.0000     0.4011 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4011 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5117 r
  n290 (net)                     4      18.6992              0.0000     0.5117 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5119 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5764 f
  n323 (net)                     4      10.0887              0.0000     0.5764 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5765 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6212 r
  n315 (net)                     1       3.2114              0.0000     0.6212 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6213 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6618 f
  n317 (net)                     1       4.6053              0.0000     0.6618 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6618 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7307 r
  n318 (net)                     1       2.1903              0.0000     0.7307 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7307 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7638 f
  n320 (net)                     1       2.1804              0.0000     0.7638 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7638 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8080 r
  N34 (net)                      1       3.8931              0.0000     0.8080 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8080 r
  data arrival time                                                     0.8080

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8080
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0139


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U375/INP (INVX0)                                 0.0560    0.0000 *   0.2231 r
  U375/ZN (INVX0)                                  0.0371    0.0283     0.2514 f
  n186 (net)                     1       3.1344              0.0000     0.2514 f
  U88/IN1 (NAND2X1)                                0.0371    0.0000 *   0.2514 f
  U88/QN (NAND2X1)                                 0.0689    0.0301     0.2815 r
  n188 (net)                     1       5.7182              0.0000     0.2815 r
  U92/IN1 (NAND2X2)                                0.0689    0.0000 *   0.2815 r
  U92/QN (NAND2X2)                                 0.0546    0.0377     0.3192 f
  n217 (net)                     4      14.1019              0.0000     0.3192 f
  U261/IN1 (NAND2X1)                               0.0546    0.0001 *   0.3193 f
  U261/QN (NAND2X1)                                0.0701    0.0385     0.3578 r
  n244 (net)                     3       7.9028              0.0000     0.3578 r
  U374/IN1 (NOR2X0)                                0.0701    0.0000 *   0.3579 r
  U374/QN (NOR2X0)                                 0.0558    0.0372     0.3951 f
  n256 (net)                     1       2.7275              0.0000     0.3951 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.3951 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5057 r
  n290 (net)                     4      18.6992              0.0000     0.5057 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5060 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5705 f
  n323 (net)                     4      10.0887              0.0000     0.5705 f
  U255/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5705 f
  U255/QN (NAND2X0)                                0.0655    0.0410     0.6115 r
  n332 (net)                     1       2.4845              0.0000     0.6115 r
  U448/IN1 (NAND4X0)                               0.0655    0.0000 *   0.6115 r
  U448/QN (NAND4X0)                                0.0783    0.0454     0.6569 f
  n334 (net)                     1       4.8600              0.0000     0.6569 f
  U449/IN1 (XOR2X1)                                0.0783    0.0000 *   0.6569 f
  U449/Q (XOR2X1)                                  0.0392    0.0713     0.7282 r
  n336 (net)                     1       2.9063              0.0000     0.7282 r
  U228/IN1 (NAND2X0)                               0.0392    0.0000 *   0.7282 r
  U228/QN (NAND2X0)                                0.0682    0.0353     0.7635 f
  n338 (net)                     1       2.6016              0.0000     0.7635 f
  U224/IN1 (NAND2X0)                               0.0682    0.0000 *   0.7636 f
  U224/QN (NAND2X0)                                0.1050    0.0439     0.8075 r
  N35 (net)                      1       3.7065              0.0000     0.8075 r
  A_reg_15_/D (DFFX1)                              0.1050    0.0000 *   0.8075 r
  data arrival time                                                     0.8075

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0780     0.8220
  data required time                                                    0.8220
  -------------------------------------------------------------------------------
  data required time                                                    0.8220
  data arrival time                                                    -0.8075
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0145


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.7020 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.7446 f
  n278 (net)                     1       2.0875              0.0000     0.7446 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.7446 f
  data arrival time                                                     0.7446

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.7446
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0149


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U74/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5486 f
  sub_x_10_U74/QN (AOI21X1)                        0.0354    0.1032     0.6518 r
  sub_x_10_n67 (net)             1       5.5183              0.0000     0.6518 r
  sub_x_10_U61/IN1 (XOR2X1)                        0.0354    0.0001 *   0.6519 r
  sub_x_10_U61/Q (XOR2X1)                          0.0385    0.0618     0.7137 r
  T25[9] (net)                   1       2.9643              0.0000     0.7137 r
  U182/IN1 (NAND2X0)                               0.0385    0.0000 *   0.7137 r
  U182/QN (NAND2X0)                                0.1087    0.0516     0.7653 f
  n123 (net)                     1       6.4631              0.0000     0.7653 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7654 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8090 r
  N46 (net)                      1       2.5175              0.0000     0.8090 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8090 r
  data arrival time                                                     0.8090

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8090
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0151


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.7018 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.7443 f
  n278 (net)                     1       2.0875              0.0000     0.7443 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.7443 f
  data arrival time                                                     0.7443

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.7443
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0152


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.3992 f
  n255 (net)                     1       3.8010              0.0000     0.3992 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.3992 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5100 r
  n290 (net)                     4      18.6992              0.0000     0.5100 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5102 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5747 f
  n323 (net)                     4      10.0887              0.0000     0.5747 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5748 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6195 r
  n315 (net)                     1       3.2114              0.0000     0.6195 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6195 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6601 f
  n317 (net)                     1       4.6053              0.0000     0.6601 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6601 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7290 r
  n318 (net)                     1       2.1903              0.0000     0.7290 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7290 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7620 f
  n320 (net)                     1       2.1804              0.0000     0.7620 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7620 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8062 r
  N34 (net)                      1       3.8931              0.0000     0.8062 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8063 r
  data arrival time                                                     0.8063

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8063
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0156


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.7644 f
  n123 (net)                     1       6.4631              0.0000     0.7644 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7646 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8081 r
  N46 (net)                      1       2.5175              0.0000     0.8081 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8081 r
  data arrival time                                                     0.8081

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8081
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0159


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U52/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5486 f
  sub_x_10_U52/QN (AOI21X1)                        0.0326    0.1015     0.6500 r
  sub_x_10_n51 (net)             1       4.4336              0.0000     0.6500 r
  sub_x_10_U39/IN1 (XOR2X1)                        0.0326    0.0000 *   0.6501 r
  sub_x_10_U39/Q (XOR2X1)                          0.0359    0.0594     0.7094 r
  T25[11] (net)                  1       2.0788              0.0000     0.7094 r
  U183/IN1 (NAND2X0)                               0.0359    0.0000 *   0.7094 r
  U183/QN (NAND2X0)                                0.0767    0.0329     0.7423 f
  n125 (net)                     1       2.1882              0.0000     0.7423 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7423 f
  data arrival time                                                     0.7423

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7423
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0160


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7660 f
  n119 (net)                     1       3.9640              0.0000     0.7660 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7661 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.8074 r
  N44 (net)                      1       2.5577              0.0000     0.8074 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.8074 r
  data arrival time                                                     0.8074

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.8074
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0162


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7093 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7650 f
  n121 (net)                     1       3.7605              0.0000     0.7650 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7651 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.8069 r
  N45 (net)                      1       2.6997              0.0000     0.8069 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.8069 r
  data arrival time                                                     0.8069

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.8069
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0163


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7133 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7625 f
  n183 (net)                     1       2.3187              0.0000     0.7625 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7625 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.8058 r
  N21 (net)                      1       3.3638              0.0000     0.8058 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.8058 r
  data arrival time                                                     0.8058

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.8058
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0163


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7648 f
  n105 (net)                     1       4.8058              0.0000     0.7648 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7648 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.8079 r
  N37 (net)                      1       2.4332              0.0000     0.8079 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.8079 r
  data arrival time                                                     0.8079

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.8079
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0163


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7676 f
  n113 (net)                     1       4.8676              0.0000     0.7676 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7676 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.8080 r
  N41 (net)                      1       2.2102              0.0000     0.8080 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.8080 r
  data arrival time                                                     0.8080

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.8080
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0164


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7672 f
  n109 (net)                     1       2.8482              0.0000     0.7672 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7672 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.8076 r
  N39 (net)                      1       2.3022              0.0000     0.8076 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.8076 r
  data arrival time                                                     0.8076

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8076
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0165


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.3983 f
  n255 (net)                     1       3.8010              0.0000     0.3983 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.3983 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5090 r
  n290 (net)                     4      18.6992              0.0000     0.5090 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5093 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5738 f
  n323 (net)                     4      10.0887              0.0000     0.5738 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5738 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6186 r
  n315 (net)                     1       3.2114              0.0000     0.6186 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6186 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6592 f
  n317 (net)                     1       4.6053              0.0000     0.6592 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6592 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7281 r
  n318 (net)                     1       2.1903              0.0000     0.7281 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7281 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7611 f
  n320 (net)                     1       2.1804              0.0000     0.7611 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7611 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8053 r
  N34 (net)                      1       3.8931              0.0000     0.8053 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8054 r
  data arrival time                                                     0.8054

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8054
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0165


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U74/IN1 (AOI21X1)                       0.0653    0.0001 *   0.5481 r
  sub_x_10_U74/QN (AOI21X1)                        0.0323    0.1026     0.6507 f
  sub_x_10_n67 (net)             1       5.5183              0.0000     0.6507 f
  sub_x_10_U61/IN1 (XOR2X1)                        0.0323    0.0001 *   0.6507 f
  sub_x_10_U61/Q (XOR2X1)                          0.0385    0.0610     0.7118 r
  T25[9] (net)                   1       2.9643              0.0000     0.7118 r
  U182/IN1 (NAND2X0)                               0.0385    0.0000 *   0.7118 r
  U182/QN (NAND2X0)                                0.1087    0.0516     0.7634 f
  n123 (net)                     1       6.4631              0.0000     0.7634 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7635 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8071 r
  N46 (net)                      1       2.5175              0.0000     0.8071 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8071 r
  data arrival time                                                     0.8071

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8071
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0170


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6933 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.7632 f
  n123 (net)                     1       6.4631              0.0000     0.7632 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7633 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8069 r
  N46 (net)                      1       2.5175              0.0000     0.8069 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8069 r
  data arrival time                                                     0.8069

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8069
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0172


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U183/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6946 r
  U183/QN (NAND2X0)                                0.0767    0.0463     0.7409 f
  n125 (net)                     1       2.1882              0.0000     0.7409 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7409 f
  data arrival time                                                     0.7409

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7409
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0174


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7093 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.7626 f
  n127 (net)                     1       3.3526              0.0000     0.7626 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7627 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.8058 r
  N49 (net)                      1       3.0328              0.0000     0.8058 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.8058 r
  data arrival time                                                     0.8058

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.8058
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0175


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6932 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7635 f
  n105 (net)                     1       4.8058              0.0000     0.7635 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7636 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.8067 r
  N37 (net)                      1       2.4332              0.0000     0.8067 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.8067 r
  data arrival time                                                     0.8067

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.8067
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0176


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U52/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5480 r
  sub_x_10_U52/QN (AOI21X1)                        0.0294    0.1007     0.6487 f
  sub_x_10_n51 (net)             1       4.4336              0.0000     0.6487 f
  sub_x_10_U39/IN1 (XOR2X1)                        0.0294    0.0000 *   0.6487 f
  sub_x_10_U39/Q (XOR2X1)                          0.0359    0.0586     0.7074 r
  T25[11] (net)                  1       2.0788              0.0000     0.7074 r
  U183/IN1 (NAND2X0)                               0.0359    0.0000 *   0.7074 r
  U183/QN (NAND2X0)                                0.0767    0.0329     0.7402 f
  n125 (net)                     1       2.1882              0.0000     0.7402 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7403 f
  data arrival time                                                     0.7403

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7403
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0180


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U52/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5577 f
  sub_x_10_U52/QN (AOI21X1)                        0.0326    0.1015     0.6592 r
  sub_x_10_n51 (net)             1       4.4336              0.0000     0.6592 r
  sub_x_10_U39/IN1 (XOR2X1)                        0.0326    0.0000 *   0.6592 r
  sub_x_10_U39/Q (XOR2X1)                          0.0348    0.0636     0.7228 f
  T25[11] (net)                  1       2.0788              0.0000     0.7228 f
  U183/IN1 (NAND2X0)                               0.0348    0.0000 *   0.7228 f
  U183/QN (NAND2X0)                                0.0875    0.0305     0.7533 r
  n125 (net)                     1       2.1882              0.0000     0.7533 r
  B_reg_11_/SETB (DFFSSRX1)                        0.0875    0.0000 *   0.7533 r
  data arrival time                                                     0.7533

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1284     0.7716
  data required time                                                    0.7716
  -------------------------------------------------------------------------------
  data required time                                                    0.7716
  data arrival time                                                    -0.7533
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0183


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U182/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6921 r
  U182/QN (NAND2X0)                                0.1087    0.0699     0.7620 f
  n123 (net)                     1       6.4631              0.0000     0.7620 f
  U180/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7621 f
  U180/QN (NAND2X0)                                0.0940    0.0436     0.8057 r
  N46 (net)                      1       2.5175              0.0000     0.8057 r
  B_reg_9_/D (DFFX1)                               0.0940    0.0000 *   0.8057 r
  data arrival time                                                     0.8057

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8057
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0184


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U183/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6933 r
  U183/QN (NAND2X0)                                0.0767    0.0463     0.7397 f
  n125 (net)                     1       2.1882              0.0000     0.7397 f
  B_reg_11_/SETB (DFFSSRX1)                        0.0767    0.0000 *   0.7397 f
  data arrival time                                                     0.7397

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1417     0.7583
  data required time                                                    0.7583
  -------------------------------------------------------------------------------
  data required time                                                    0.7583
  data arrival time                                                    -0.7397
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0186


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0499    0.1660     0.1660 r
  A[6] (net)                     2       8.9384              0.0000     0.1660 r
  U84/IN2 (NOR2X0)                                 0.0499    0.0002 *   0.1661 r
  U84/QN (NOR2X0)                                  0.0900    0.0637     0.2298 f
  n233 (net)                     4      10.0488              0.0000     0.2298 f
  U90/IN2 (NOR2X0)                                 0.0900    0.0000 *   0.2299 f
  U90/QN (NOR2X0)                                  0.1195    0.0662     0.2961 r
  n243 (net)                     3      10.3235              0.0000     0.2961 r
  U93/INP (INVX0)                                  0.1195    0.0000 *   0.2961 r
  U93/ZN (INVX0)                                   0.0620    0.0431     0.3392 f
  n248 (net)                     2       4.8781              0.0000     0.3392 f
  U368/IN1 (NOR2X0)                                0.0620    0.0000 *   0.3393 f
  U368/QN (NOR2X0)                                 0.0615    0.0344     0.3737 r
  n254 (net)                     1       2.7948              0.0000     0.3737 r
  U83/IN3 (NOR4X1)                                 0.0615    0.0000 *   0.3737 r
  U83/QN (NOR4X1)                                  0.0695    0.1222     0.4959 f
  n290 (net)                     4      18.6992              0.0000     0.4959 f
  U102/IN1 (NOR2X0)                                0.0695    0.0002 *   0.4962 f
  U102/QN (NOR2X0)                                 0.1157    0.0637     0.5599 r
  n323 (net)                     4      10.0887              0.0000     0.5599 r
  U223/IN1 (NAND2X0)                               0.1157    0.0001 *   0.5600 r
  U223/QN (NAND2X0)                                0.0753    0.0512     0.6112 f
  n315 (net)                     1       3.2114              0.0000     0.6112 f
  U446/IN1 (NAND3X0)                               0.0753    0.0000 *   0.6112 f
  U446/QN (NAND3X0)                                0.0894    0.0426     0.6538 r
  n317 (net)                     1       4.6053              0.0000     0.6538 r
  U447/IN1 (XOR2X1)                                0.0894    0.0000 *   0.6539 r
  U447/Q (XOR2X1)                                  0.0370    0.0720     0.7259 r
  n318 (net)                     1       2.1903              0.0000     0.7259 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7259 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7589 f
  n320 (net)                     1       2.1804              0.0000     0.7589 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7590 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8032 r
  N34 (net)                      1       3.8931              0.0000     0.8032 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8032 r
  data arrival time                                                     0.8032

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8032
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0187


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6920 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7623 f
  n105 (net)                     1       4.8058              0.0000     0.7623 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7624 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.8055 r
  N37 (net)                      1       2.4332              0.0000     0.8055 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.8055 r
  data arrival time                                                     0.8055

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.8055
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0188


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U40/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5578 f
  sub_x_10_U40/QN (AOI21X1)                        0.0355    0.1033     0.6611 r
  sub_x_10_n42 (net)             1       5.5716              0.0000     0.6611 r
  sub_x_10_U29/IN1 (XOR2X1)                        0.0355    0.0001 *   0.6611 r
  sub_x_10_U29/Q (XOR2X1)                          0.0381    0.0617     0.7229 r
  T25[12] (net)                  1       2.9307              0.0000     0.7229 r
  U190/IN1 (NAND2X0)                               0.0381    0.0000 *   0.7229 r
  U190/QN (NAND2X0)                                0.0855    0.0383     0.7612 f
  n127 (net)                     1       3.3526              0.0000     0.7612 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7613 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.8044 r
  N49 (net)                      1       3.0328              0.0000     0.8044 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.8044 r
  data arrival time                                                     0.8044

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.8044
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0189


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7035 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7650 f
  n113 (net)                     1       4.8676              0.0000     0.7650 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7651 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.8055 r
  N41 (net)                      1       2.2102              0.0000     0.8055 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.8055 r
  data arrival time                                                     0.8055

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.8055
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0189


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7060 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7562 f
  n260 (net)                     1       2.4960              0.0000     0.7562 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7563 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.8028 r
  N28 (net)                      1       4.0204              0.0000     0.8028 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.8028 r
  data arrival time                                                     0.8028

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.8028
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0189


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.7091 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.7577 f
  n133 (net)                     1       2.5650              0.0000     0.7577 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7577 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.8024 r
  N52 (net)                      1       3.5226              0.0000     0.8024 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.8025 r
  data arrival time                                                     0.8025

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.8025
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0190


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7628 f
  n119 (net)                     1       3.9640              0.0000     0.7628 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7629 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.8042 r
  N44 (net)                      1       2.5577              0.0000     0.8042 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.8042 r
  data arrival time                                                     0.8042

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.8042
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0194


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7132 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7608 f
  n201 (net)                     1       2.0703              0.0000     0.7608 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7609 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.8027 r
  N23 (net)                      1       3.1237              0.0000     0.8027 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.8027 r
  data arrival time                                                     0.8027

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.8027
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0195


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7061 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7618 f
  n121 (net)                     1       3.7605              0.0000     0.7618 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7619 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.8037 r
  N45 (net)                      1       2.6997              0.0000     0.8037 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.8037 r
  data arrival time                                                     0.8037

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.8037
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0195


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U18/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5578 f
  sub_x_10_U18/QN (AOI21X1)                        0.0343    0.1025     0.6603 r
  sub_x_10_n26 (net)             1       5.0951              0.0000     0.6603 r
  sub_x_10_U5/IN1 (XOR2X1)                         0.0343    0.0000 *   0.6603 r
  sub_x_10_U5/Q (XOR2X1)                           0.0444    0.0661     0.7264 r
  T25[14] (net)                  1       5.2378              0.0000     0.7264 r
  U186/IN1 (NAND2X0)                               0.0444    0.0001 *   0.7265 r
  U186/QN (NAND2X0)                                0.0817    0.0375     0.7640 f
  n130 (net)                     1       2.8454              0.0000     0.7640 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7640 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.8040 r
  N51 (net)                      1       2.5262              0.0000     0.8040 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.8041 r
  data arrival time                                                     0.8041

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.8041
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0195


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7130 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7607 f
  n192 (net)                     1       2.0836              0.0000     0.7607 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7607 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.8028 r
  N22 (net)                      1       3.1699              0.0000     0.8028 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.8028 r
  data arrival time                                                     0.8028

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.8028
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0197


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7640 f
  n109 (net)                     1       2.8482              0.0000     0.7640 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7640 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.8044 r
  N39 (net)                      1       2.3022              0.0000     0.8044 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.8044 r
  data arrival time                                                     0.8044

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8044
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0197


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.7133 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.7559 f
  n304 (net)                     1       2.0818              0.0000     0.7559 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7559 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.8015 r
  N32 (net)                      1       4.2739              0.0000     0.8015 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.8015 r
  data arrival time                                                     0.8015

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.8015
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0198


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7058 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7515 f
  n216 (net)                     1       1.7579              0.0000     0.7515 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7515 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.8003 r
  N25 (net)                      1       4.8240              0.0000     0.8003 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.8004 r
  data arrival time                                                     0.8004

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.8004
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0198


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U375/INP (INVX0)                                 0.0560    0.0000 *   0.2231 r
  U375/ZN (INVX0)                                  0.0371    0.0283     0.2514 f
  n186 (net)                     1       3.1344              0.0000     0.2514 f
  U88/IN1 (NAND2X1)                                0.0371    0.0000 *   0.2514 f
  U88/QN (NAND2X1)                                 0.0689    0.0301     0.2815 r
  n188 (net)                     1       5.7182              0.0000     0.2815 r
  U92/IN1 (NAND2X2)                                0.0689    0.0000 *   0.2815 r
  U92/QN (NAND2X2)                                 0.0546    0.0377     0.3192 f
  n217 (net)                     4      14.1019              0.0000     0.3192 f
  U261/IN1 (NAND2X1)                               0.0546    0.0001 *   0.3193 f
  U261/QN (NAND2X1)                                0.0701    0.0385     0.3578 r
  n244 (net)                     3       7.9028              0.0000     0.3578 r
  U374/IN1 (NOR2X0)                                0.0701    0.0000 *   0.3579 r
  U374/QN (NOR2X0)                                 0.0558    0.0372     0.3951 f
  n256 (net)                     1       2.7275              0.0000     0.3951 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.3951 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5057 r
  n290 (net)                     4      18.6992              0.0000     0.5057 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5060 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5705 f
  n323 (net)                     4      10.0887              0.0000     0.5705 f
  U223/IN1 (NAND2X0)                               0.0906    0.0001 *   0.5705 f
  U223/QN (NAND2X0)                                0.0711    0.0448     0.6153 r
  n315 (net)                     1       3.2114              0.0000     0.6153 r
  U446/IN1 (NAND3X0)                               0.0711    0.0000 *   0.6153 r
  U446/QN (NAND3X0)                                0.0735    0.0406     0.6558 f
  n317 (net)                     1       4.6053              0.0000     0.6558 f
  U447/IN1 (XOR2X1)                                0.0735    0.0000 *   0.6559 f
  U447/Q (XOR2X1)                                  0.0370    0.0689     0.7248 r
  n318 (net)                     1       2.1903              0.0000     0.7248 r
  U221/IN1 (NAND2X0)                               0.0370    0.0000 *   0.7248 r
  U221/QN (NAND2X0)                                0.0650    0.0330     0.7578 f
  n320 (net)                     1       2.1804              0.0000     0.7578 f
  U219/IN1 (NAND2X0)                               0.0650    0.0000 *   0.7578 f
  U219/QN (NAND2X0)                                0.1055    0.0442     0.8020 r
  N34 (net)                      1       3.8931              0.0000     0.8020 r
  A_reg_14_/D (DFFX1)                              0.1055    0.0000 *   0.8021 r
  data arrival time                                                     0.8021

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0781     0.8219
  data required time                                                    0.8219
  -------------------------------------------------------------------------------
  data required time                                                    0.8219
  data arrival time                                                    -0.8021
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0198


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7616 f
  n107 (net)                     1       4.2697              0.0000     0.7616 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7617 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.8038 r
  N38 (net)                      1       2.3388              0.0000     0.8038 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.8038 r
  data arrival time                                                     0.8038

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.8038
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0202


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7130 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7639 f
  n180 (net)                     1       2.5834              0.0000     0.7639 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7639 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.8035 r
  N20 (net)                      1       2.5484              0.0000     0.8035 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.8035 r
  data arrival time                                                     0.8035

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8035
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0206


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7061 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.7594 f
  n127 (net)                     1       3.3526              0.0000     0.7594 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7595 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.8026 r
  N49 (net)                      1       3.0328              0.0000     0.8026 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.8026 r
  data arrival time                                                     0.8026

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.8026
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0207


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6932 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7604 f
  n107 (net)                     1       4.2697              0.0000     0.7604 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7605 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.8025 r
  N38 (net)                      1       2.3388              0.0000     0.8025 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.8025 r
  data arrival time                                                     0.8025

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.8025
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0215


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7132 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7654 f
  n241 (net)                     1       2.8038              0.0000     0.7654 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7654 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.8032 r
  N27 (net)                      1       2.1263              0.0000     0.8032 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.8032 r
  data arrival time                                                     0.8032

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.8032
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0216


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7034 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7603 f
  n119 (net)                     1       3.9640              0.0000     0.7603 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7603 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.8016 r
  N44 (net)                      1       2.5577              0.0000     0.8016 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.8016 r
  data arrival time                                                     0.8016

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.8016
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0220


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7035 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7593 f
  n121 (net)                     1       3.7605              0.0000     0.7593 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7593 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.8012 r
  N45 (net)                      1       2.6997              0.0000     0.8012 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.8012 r
  data arrival time                                                     0.8012

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.8012
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0221


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.7059 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.7545 f
  n133 (net)                     1       2.5650              0.0000     0.7545 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7545 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7992 r
  N52 (net)                      1       3.5226              0.0000     0.7992 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7993 r
  data arrival time                                                     0.7993

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7993
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0222


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.7034 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7614 f
  n109 (net)                     1       2.8482              0.0000     0.7614 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7614 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.8018 r
  N39 (net)                      1       2.3022              0.0000     0.8018 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.8018 r
  data arrival time                                                     0.8018

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.8018
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0223


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.6944 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.7370 f
  n278 (net)                     1       2.0875              0.0000     0.7370 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.7370 f
  data arrival time                                                     0.7370

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.7370
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0225


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7093 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7645 f
  n117 (net)                     1       3.6726              0.0000     0.7645 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7646 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.8023 r
  N43 (net)                      1       1.9094              0.0000     0.8023 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.8023 r
  data arrival time                                                     0.8023

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.8023
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0226


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6920 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7592 f
  n107 (net)                     1       4.2697              0.0000     0.7592 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7592 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.8013 r
  N38 (net)                      1       2.3388              0.0000     0.8013 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.8013 r
  data arrival time                                                     0.8013

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.8013
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0227


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7021 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7524 f
  n260 (net)                     1       2.4960              0.0000     0.7524 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7524 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.7990 r
  N28 (net)                      1       4.0204              0.0000     0.7990 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7990 r
  data arrival time                                                     0.7990

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7990
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0227


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7019 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7522 f
  n260 (net)                     1       2.4960              0.0000     0.7522 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7522 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.7987 r
  N28 (net)                      1       4.0204              0.0000     0.7987 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7988 r
  data arrival time                                                     0.7988

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7988
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0230


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7036 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.7569 f
  n127 (net)                     1       3.3526              0.0000     0.7569 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7569 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.8000 r
  N49 (net)                      1       3.0328              0.0000     0.8000 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.8001 r
  data arrival time                                                     0.8001

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.8001
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0232


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7020 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7477 f
  n216 (net)                     1       1.7579              0.0000     0.7477 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7477 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.7965 r
  N25 (net)                      1       4.8240              0.0000     0.7965 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7966 r
  data arrival time                                                     0.7966

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7966
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0236


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7059 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7551 f
  n183 (net)                     1       2.3187              0.0000     0.7551 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7551 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7984 r
  N21 (net)                      1       3.3638              0.0000     0.7984 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7984 r
  data arrival time                                                     0.7984

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7984
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0237


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7017 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7474 f
  n216 (net)                     1       1.7579              0.0000     0.7474 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7474 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.7963 r
  N25 (net)                      1       4.8240              0.0000     0.7963 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7963 r
  data arrival time                                                     0.7963

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7963
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0239


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U186/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7093 r
  U186/QN (NAND2X0)                                0.0817    0.0503     0.7596 f
  n130 (net)                     1       2.8454              0.0000     0.7596 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7596 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7996 r
  N51 (net)                      1       2.5262              0.0000     0.7996 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7997 r
  data arrival time                                                     0.7997

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7997
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0239


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U178/IN2 (NAND2X0)                               0.1447    0.0005 *   0.6928 r
  U178/QN (NAND2X0)                                0.0644    0.0426     0.7354 f
  n278 (net)                     1       2.0875              0.0000     0.7354 f
  A_reg_10_/SETB (DFFSSRX1)                        0.0644    0.0000 *   0.7354 f
  data arrival time                                                     0.7354

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1405     0.7595
  data required time                                                    0.7595
  -------------------------------------------------------------------------------
  data required time                                                    0.7595
  data arrival time                                                    -0.7354
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0241


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.7034 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.7520 f
  n133 (net)                     1       2.5650              0.0000     0.7520 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7520 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7967 r
  N52 (net)                      1       3.5226              0.0000     0.7967 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7967 r
  data arrival time                                                     0.7967

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7967
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0247


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U182/IN2 (NAND2X0)                               0.1679    0.0001 *   0.7037 f
  U182/QN (NAND2X0)                                0.1218    0.0771     0.7807 r
  n123 (net)                     1       6.4631              0.0000     0.7807 r
  U180/IN1 (NAND2X0)                               0.1218    0.0001 *   0.7808 r
  U180/QN (NAND2X0)                                0.0746    0.0480     0.8289 f
  N46 (net)                      1       2.5175              0.0000     0.8289 f
  B_reg_9_/D (DFFX1)                               0.0746    0.0000 *   0.8289 f
  data arrival time                                                     0.8289

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.8289
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0250


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.7134 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7622 f
  n269 (net)                     1       2.2586              0.0000     0.7622 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7622 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7995 r
  N29 (net)                      1       2.1366              0.0000     0.7995 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7995 r
  data arrival time                                                     0.7995

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7995
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0252


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7061 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7613 f
  n117 (net)                     1       3.6726              0.0000     0.7613 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7614 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7991 r
  N43 (net)                      1       1.9094              0.0000     0.7991 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7991 r
  data arrival time                                                     0.7991

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7991
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0258


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7058 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7535 f
  n201 (net)                     1       2.0703              0.0000     0.7535 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7535 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7953 r
  N23 (net)                      1       3.1237              0.0000     0.7953 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7953 r
  data arrival time                                                     0.7953

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7953
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0268


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7132 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7599 f
  n207 (net)                     1       1.9254              0.0000     0.7599 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7599 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7973 r
  N24 (net)                      1       2.2321              0.0000     0.7973 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7973 r
  data arrival time                                                     0.7973

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7973
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0269


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U352/INP (INVX0)                                 0.1070    0.0001 *   0.3106 f
  U352/ZN (INVX0)                                  0.0500    0.0285     0.3391 r
  n143 (net)                     1       2.1713              0.0000     0.3391 r
  U244/IN1 (NAND2X0)                               0.0500    0.0000 *   0.3391 r
  U244/QN (NAND2X0)                                0.0649    0.0397     0.3788 f
  n144 (net)                     1       3.0815              0.0000     0.3788 f
  U243/IN2 (NAND2X1)                               0.0649    0.0000 *   0.3788 f
  U243/QN (NAND2X1)                                0.0493    0.0326     0.4114 r
  n148 (net)                     1       2.9822              0.0000     0.4114 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4114 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4373 f
  n150 (net)                     1       2.1442              0.0000     0.4373 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4374 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4670 r
  n155 (net)                     1       1.9278              0.0000     0.4670 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4670 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5023 f
  n161 (net)                     1       1.8571              0.0000     0.5023 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5023 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5350 r
  n164 (net)                     1       1.9736              0.0000     0.5350 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5350 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5763 f
  n177 (net)                     1       3.1484              0.0000     0.5763 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5763 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6199 r
  n349 (net)                     2       9.6637              0.0000     0.6199 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6200 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6968 f
  n335 (net)                    16      40.2492              0.0000     0.6968 f
  U178/IN2 (NAND2X0)                               0.1212    0.0005 *   0.6973 f
  U178/QN (NAND2X0)                                0.0757    0.0485     0.7458 r
  n278 (net)                     1       2.0875              0.0000     0.7458 r
  A_reg_10_/SETB (DFFSSRX1)                        0.0757    0.0000 *   0.7458 r
  data arrival time                                                     0.7458

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1272     0.7728
  data required time                                                    0.7728
  -------------------------------------------------------------------------------
  data required time                                                    0.7728
  data arrival time                                                    -0.7458
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0269


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7056 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7533 f
  n192 (net)                     1       2.0836              0.0000     0.7533 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7533 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7954 r
  N22 (net)                      1       3.1699              0.0000     0.7954 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7954 r
  data arrival time                                                     0.7954

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7954
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0270


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U186/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7061 r
  U186/QN (NAND2X0)                                0.0817    0.0503     0.7564 f
  n130 (net)                     1       2.8454              0.0000     0.7564 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7564 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7964 r
  N51 (net)                      1       2.5262              0.0000     0.7964 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7965 r
  data arrival time                                                     0.7965

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7965
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0271


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.7059 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.7485 f
  n304 (net)                     1       2.0818              0.0000     0.7485 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7485 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7941 r
  N32 (net)                      1       4.2739              0.0000     0.7941 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7941 r
  data arrival time                                                     0.7941

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7941
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0272


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7132 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7611 f
  n229 (net)                     1       2.1087              0.0000     0.7611 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7611 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7975 r
  N26 (net)                      1       1.9984              0.0000     0.7975 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7975 r
  data arrival time                                                     0.7975

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7975
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0274


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7021 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7513 f
  n183 (net)                     1       2.3187              0.0000     0.7513 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7513 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7946 r
  N21 (net)                      1       3.3638              0.0000     0.7946 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7946 r
  data arrival time                                                     0.7946

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7946
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0275


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.7018 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7510 f
  n183 (net)                     1       2.3187              0.0000     0.7510 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7510 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7943 r
  N21 (net)                      1       3.3638              0.0000     0.7943 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7944 r
  data arrival time                                                     0.7944

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7944
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0278


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U352/INP (INVX0)                                 0.1070    0.0001 *   0.3097 f
  U352/ZN (INVX0)                                  0.0500    0.0285     0.3382 r
  n143 (net)                     1       2.1713              0.0000     0.3382 r
  U244/IN1 (NAND2X0)                               0.0500    0.0000 *   0.3382 r
  U244/QN (NAND2X0)                                0.0649    0.0397     0.3779 f
  n144 (net)                     1       3.0815              0.0000     0.3779 f
  U243/IN2 (NAND2X1)                               0.0649    0.0000 *   0.3779 f
  U243/QN (NAND2X1)                                0.0493    0.0326     0.4105 r
  n148 (net)                     1       2.9822              0.0000     0.4105 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4105 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4364 f
  n150 (net)                     1       2.1442              0.0000     0.4364 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4364 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4661 r
  n155 (net)                     1       1.9278              0.0000     0.4661 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4661 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5014 f
  n161 (net)                     1       1.8571              0.0000     0.5014 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5014 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5340 r
  n164 (net)                     1       1.9736              0.0000     0.5340 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5340 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5753 f
  n177 (net)                     1       3.1484              0.0000     0.5753 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5753 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6189 r
  n349 (net)                     2       9.6637              0.0000     0.6189 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6190 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6959 f
  n335 (net)                    16      40.2492              0.0000     0.6959 f
  U178/IN2 (NAND2X0)                               0.1212    0.0005 *   0.6964 f
  U178/QN (NAND2X0)                                0.0757    0.0485     0.7449 r
  n278 (net)                     1       2.0875              0.0000     0.7449 r
  A_reg_10_/SETB (DFFSSRX1)                        0.0757    0.0000 *   0.7449 r
  data arrival time                                                     0.7449

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1272     0.7728
  data required time                                                    0.7728
  -------------------------------------------------------------------------------
  data required time                                                    0.7728
  data arrival time                                                    -0.7449
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0279


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7561 f
  n113 (net)                     1       4.8676              0.0000     0.7561 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7561 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.7965 r
  N41 (net)                      1       2.2102              0.0000     0.7965 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7965 r
  data arrival time                                                     0.7965

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7965
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0279


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7056 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7565 f
  n180 (net)                     1       2.5834              0.0000     0.7565 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7565 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7961 r
  N20 (net)                      1       2.5484              0.0000     0.7961 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7961 r
  data arrival time                                                     0.7961

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7961
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0280


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U40/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5486 f
  sub_x_10_U40/QN (AOI21X1)                        0.0355    0.1033     0.6519 r
  sub_x_10_n42 (net)             1       5.5716              0.0000     0.6519 r
  sub_x_10_U29/IN1 (XOR2X1)                        0.0355    0.0001 *   0.6520 r
  sub_x_10_U29/Q (XOR2X1)                          0.0381    0.0617     0.7137 r
  T25[12] (net)                  1       2.9307              0.0000     0.7137 r
  U190/IN1 (NAND2X0)                               0.0381    0.0000 *   0.7138 r
  U190/QN (NAND2X0)                                0.0855    0.0383     0.7521 f
  n127 (net)                     1       3.3526              0.0000     0.7521 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7521 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.7953 r
  N49 (net)                      1       3.0328              0.0000     0.7953 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7953 r
  data arrival time                                                     0.7953

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7953
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0280


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7035 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7588 f
  n117 (net)                     1       3.6726              0.0000     0.7588 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7588 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7965 r
  N43 (net)                      1       1.9094              0.0000     0.7965 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7966 r
  data arrival time                                                     0.7966

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7966
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0284


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U18/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5486 f
  sub_x_10_U18/QN (AOI21X1)                        0.0343    0.1025     0.6512 r
  sub_x_10_n26 (net)             1       5.0951              0.0000     0.6512 r
  sub_x_10_U5/IN1 (XOR2X1)                         0.0343    0.0000 *   0.6512 r
  sub_x_10_U5/Q (XOR2X1)                           0.0444    0.0661     0.7173 r
  T25[14] (net)                  1       5.2378              0.0000     0.7173 r
  U186/IN1 (NAND2X0)                               0.0444    0.0001 *   0.7174 r
  U186/QN (NAND2X0)                                0.0817    0.0375     0.7548 f
  n130 (net)                     1       2.8454              0.0000     0.7548 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7549 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7949 r
  N51 (net)                      1       2.5262              0.0000     0.7949 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7949 r
  data arrival time                                                     0.7949

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7949
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0286


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7058 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7580 f
  n241 (net)                     1       2.8038              0.0000     0.7580 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7580 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7958 r
  N27 (net)                      1       2.1263              0.0000     0.7958 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7958 r
  data arrival time                                                     0.7958

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7958
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0289


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6933 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7548 f
  n113 (net)                     1       4.8676              0.0000     0.7548 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7549 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.7953 r
  N41 (net)                      1       2.2102              0.0000     0.7953 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7953 r
  data arrival time                                                     0.7953

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7953
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0291


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7092 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7585 f
  n115 (net)                     1       2.6798              0.0000     0.7585 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7586 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7954 r
  N42 (net)                      1       1.9200              0.0000     0.7954 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7954 r
  data arrival time                                                     0.7954

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7954
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0296


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U186/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7035 r
  U186/QN (NAND2X0)                                0.0817    0.0503     0.7538 f
  n130 (net)                     1       2.8454              0.0000     0.7538 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7538 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7939 r
  N51 (net)                      1       2.5262              0.0000     0.7939 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7939 r
  data arrival time                                                     0.7939

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7939
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0297


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U40/IN1 (AOI21X1)                       0.0653    0.0001 *   0.5481 r
  sub_x_10_U40/QN (AOI21X1)                        0.0324    0.1027     0.6508 f
  sub_x_10_n42 (net)             1       5.5716              0.0000     0.6508 f
  sub_x_10_U29/IN1 (XOR2X1)                        0.0324    0.0001 *   0.6508 f
  sub_x_10_U29/Q (XOR2X1)                          0.0381    0.0610     0.7119 r
  T25[12] (net)                  1       2.9307              0.0000     0.7119 r
  U190/IN1 (NAND2X0)                               0.0381    0.0000 *   0.7119 r
  U190/QN (NAND2X0)                                0.0855    0.0383     0.7502 f
  n127 (net)                     1       3.3526              0.0000     0.7502 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7502 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.7934 r
  N49 (net)                      1       3.0328              0.0000     0.7934 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7934 r
  data arrival time                                                     0.7934

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7934
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0299


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6946 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7449 f
  n260 (net)                     1       2.4960              0.0000     0.7449 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7449 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.7914 r
  N28 (net)                      1       4.0204              0.0000     0.7914 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7915 r
  data arrival time                                                     0.7915

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7915
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0303


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6921 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7536 f
  n113 (net)                     1       4.8676              0.0000     0.7536 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7537 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.7941 r
  N41 (net)                      1       2.2102              0.0000     0.7941 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7941 r
  data arrival time                                                     0.7941

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7941
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0303


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U18/IN1 (AOI21X1)                       0.0653    0.0001 *   0.5481 r
  sub_x_10_U18/QN (AOI21X1)                        0.0311    0.1019     0.6499 f
  sub_x_10_n26 (net)             1       5.0951              0.0000     0.6499 f
  sub_x_10_U5/IN1 (XOR2X1)                         0.0311    0.0000 *   0.6500 f
  sub_x_10_U5/Q (XOR2X1)                           0.0444    0.0653     0.7153 r
  T25[14] (net)                  1       5.2378              0.0000     0.7153 r
  U186/IN1 (NAND2X0)                               0.0444    0.0001 *   0.7154 r
  U186/QN (NAND2X0)                                0.0817    0.0375     0.7529 f
  n130 (net)                     1       2.8454              0.0000     0.7529 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7529 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7930 r
  N51 (net)                      1       2.5262              0.0000     0.7930 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7930 r
  data arrival time                                                     0.7930

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7930
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0306


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7020 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7496 f
  n201 (net)                     1       2.0703              0.0000     0.7496 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7497 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7915 r
  N23 (net)                      1       3.1237              0.0000     0.7915 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7915 r
  data arrival time                                                     0.7915

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7915
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0307


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7018 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7495 f
  n192 (net)                     1       2.0836              0.0000     0.7495 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7495 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7916 r
  N22 (net)                      1       3.1699              0.0000     0.7916 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7916 r
  data arrival time                                                     0.7916

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7916
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0309


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7018 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7494 f
  n201 (net)                     1       2.0703              0.0000     0.7494 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7494 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7913 r
  N23 (net)                      1       3.1237              0.0000     0.7913 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7913 r
  data arrival time                                                     0.7913

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7913
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0309


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7513 f
  n119 (net)                     1       3.9640              0.0000     0.7513 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7513 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.7927 r
  N44 (net)                      1       2.5577              0.0000     0.7927 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7927 r
  data arrival time                                                     0.7927

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7927
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0309


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.7021 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.7447 f
  n304 (net)                     1       2.0818              0.0000     0.7447 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7447 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7903 r
  N32 (net)                      1       4.2739              0.0000     0.7903 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7903 r
  data arrival time                                                     0.7903

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7903
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0310


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6945 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7503 f
  n121 (net)                     1       3.7605              0.0000     0.7503 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7504 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.7922 r
  N45 (net)                      1       2.6997              0.0000     0.7922 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7922 r
  data arrival time                                                     0.7922

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7922
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0310


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7016 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7493 f
  n192 (net)                     1       2.0836              0.0000     0.7493 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7493 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7914 r
  N22 (net)                      1       3.1699              0.0000     0.7914 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7914 r
  data arrival time                                                     0.7914

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7914
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0311


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6944 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7401 f
  n216 (net)                     1       1.7579              0.0000     0.7401 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7401 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.7890 r
  N25 (net)                      1       4.8240              0.0000     0.7890 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7890 r
  data arrival time                                                     0.7890

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7890
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0312


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.7019 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.7444 f
  n304 (net)                     1       2.0818              0.0000     0.7444 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7444 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7900 r
  N32 (net)                      1       4.2739              0.0000     0.7900 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7901 r
  data arrival time                                                     0.7901

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7901
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0312


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7525 f
  n109 (net)                     1       2.8482              0.0000     0.7525 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7525 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7929 r
  N39 (net)                      1       2.3022              0.0000     0.7929 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7929 r
  data arrival time                                                     0.7929

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7929
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0312


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7092 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7536 f
  n111 (net)                     1       1.8655              0.0000     0.7536 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7536 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7920 r
  N40 (net)                      1       2.3832              0.0000     0.7920 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7920 r
  data arrival time                                                     0.7920

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7920
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0312


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7018 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7527 f
  n180 (net)                     1       2.5834              0.0000     0.7527 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7527 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7923 r
  N20 (net)                      1       2.5484              0.0000     0.7923 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7923 r
  data arrival time                                                     0.7923

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7923
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0318


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6930 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7432 f
  n260 (net)                     1       2.4960              0.0000     0.7432 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7433 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.7898 r
  N28 (net)                      1       4.0204              0.0000     0.7898 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7898 r
  data arrival time                                                     0.7898

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7898
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0319


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.7016 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7524 f
  n180 (net)                     1       2.5834              0.0000     0.7524 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7524 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7920 r
  N20 (net)                      1       2.5484              0.0000     0.7920 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7921 r
  data arrival time                                                     0.7921

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7921
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0320


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0516    0.1669     0.1669 r
  B[9] (net)                     2       9.5861              0.0000     0.1669 r
  U269/IN2 (NAND2X0)                               0.0516    0.0002 *   0.1671 r
  U269/QN (NAND2X0)                                0.1504    0.0869     0.2540 f
  n271 (net)                     6      14.4604              0.0000     0.2540 f
  sub_x_10_U68/IN3 (OAI21X1)                       0.1504    0.0001 *   0.2541 f
  sub_x_10_U68/QN (OAI21X1)                        0.0411    0.1262     0.3802 r
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3802 r
  sub_x_10_U44/IN1 (AOI21X1)                       0.0411    0.0000 *   0.3803 r
  sub_x_10_U44/QN (AOI21X1)                        0.0409    0.1026     0.4829 f
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4829 f
  sub_x_10_U20/IN2 (OAI21X1)                       0.0409    0.0000 *   0.4829 f
  sub_x_10_U20/QN (OAI21X1)                        0.0323    0.0979     0.5808 r
  sub_x_10_n28 (net)             1       4.3297              0.0000     0.5808 r
  sub_x_10_U18/IN3 (AOI21X1)                       0.0323    0.0001 *   0.5809 r
  sub_x_10_U18/QN (AOI21X1)                        0.0311    0.0676     0.6485 f
  sub_x_10_n26 (net)             1       5.0951              0.0000     0.6485 f
  sub_x_10_U5/IN1 (XOR2X1)                         0.0311    0.0000 *   0.6486 f
  sub_x_10_U5/Q (XOR2X1)                           0.0444    0.0653     0.7139 r
  T25[14] (net)                  1       5.2378              0.0000     0.7139 r
  U186/IN1 (NAND2X0)                               0.0444    0.0001 *   0.7140 r
  U186/QN (NAND2X0)                                0.0817    0.0375     0.7515 f
  n130 (net)                     1       2.8454              0.0000     0.7515 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7515 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7915 r
  N51 (net)                      1       2.5262              0.0000     0.7915 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7915 r
  data arrival time                                                     0.7915

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7915
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0320


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6932 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7501 f
  n119 (net)                     1       3.9640              0.0000     0.7501 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7501 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.7914 r
  N44 (net)                      1       2.5577              0.0000     0.7914 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7915 r
  data arrival time                                                     0.7915

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7915
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0321


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6946 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.7479 f
  n127 (net)                     1       3.3526              0.0000     0.7479 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7480 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.7911 r
  N49 (net)                      1       3.0328              0.0000     0.7911 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7911 r
  data arrival time                                                     0.7911

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7911
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0322


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.2576 f
  n339 (net)                     2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5830 r
  n351 (net)                    33      78.0726              0.0000     0.5830 r
  U214/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5848 r
  U214/QN (NAND2X0)                                0.2310    0.1187     0.7035 f
  n287 (net)                     1       6.4075              0.0000     0.7035 f
  A_reg_11_/SETB (DFFSSRX1)                        0.2310    0.0001 *   0.7036 f
  data arrival time                                                     0.7036

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1641     0.7359
  data required time                                                    0.7359
  -------------------------------------------------------------------------------
  data required time                                                    0.7359
  data arrival time                                                    -0.7036
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0322


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6933 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7491 f
  n121 (net)                     1       3.7605              0.0000     0.7491 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7491 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.7910 r
  N45 (net)                      1       2.6997              0.0000     0.7910 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7910 r
  data arrival time                                                     0.7910

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7910
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0322


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6932 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7512 f
  n109 (net)                     1       2.8482              0.0000     0.7512 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7513 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7916 r
  N39 (net)                      1       2.3022              0.0000     0.7916 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7916 r
  data arrival time                                                     0.7916

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7916
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0324


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.7060 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7548 f
  n269 (net)                     1       2.2586              0.0000     0.7548 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7548 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7921 r
  N29 (net)                      1       2.1366              0.0000     0.7921 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7921 r
  data arrival time                                                     0.7921

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7921
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0326


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7020 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7542 f
  n241 (net)                     1       2.8038              0.0000     0.7542 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7542 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7920 r
  N27 (net)                      1       2.1263              0.0000     0.7920 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7920 r
  data arrival time                                                     0.7920

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7920
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0328


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7060 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7553 f
  n115 (net)                     1       2.6798              0.0000     0.7553 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7554 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7922 r
  N42 (net)                      1       1.9200              0.0000     0.7922 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7922 r
  data arrival time                                                     0.7922

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7922
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0328


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6928 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7385 f
  n216 (net)                     1       1.7579              0.0000     0.7385 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7385 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.7873 r
  N25 (net)                      1       4.8240              0.0000     0.7873 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7874 r
  data arrival time                                                     0.7874

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7874
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0328


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7017 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7539 f
  n241 (net)                     1       2.8038              0.0000     0.7539 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7540 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7917 r
  N27 (net)                      1       2.1263              0.0000     0.7917 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7917 r
  data arrival time                                                     0.7917

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7917
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0330


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                                          0.0477    0.1646     0.1646 r
  state[0] (net)                                3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                               0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                                0.0503    0.0339     0.1986 f
  io_operands_rdy (net)                         2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                                              0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                               0.0663    0.0416     0.2402 r
  n339 (net)                                    2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                                              0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                               0.6740    0.3550     0.5952 f
  n351 (net)                                   33      78.0726              0.0000     0.5952 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.5954 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.6983 r
  n352 (net)                                    2       9.7148              0.0000     0.6983 r
  U296/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.6985 r
  U296/QN (NAND2X0)                                               0.0960    0.0602     0.7586 f
  N67 (net)                                     1       4.4232              0.0000     0.7586 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7586 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7586 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.7587 f
  data arrival time                                                                    0.7587

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.7587
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0331


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6920 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7489 f
  n119 (net)                     1       3.9640              0.0000     0.7489 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7489 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.7902 r
  N44 (net)                      1       2.5577              0.0000     0.7902 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7902 r
  data arrival time                                                     0.7902

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7902
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0334


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6934 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.7467 f
  n127 (net)                     1       3.3526              0.0000     0.7467 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7467 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.7899 r
  N49 (net)                      1       3.0328              0.0000     0.7899 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7899 r
  data arrival time                                                     0.7899

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7899
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0334


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6921 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7479 f
  n121 (net)                     1       3.7605              0.0000     0.7479 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7479 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.7898 r
  N45 (net)                      1       2.6997              0.0000     0.7898 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7898 r
  data arrival time                                                     0.7898

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7898
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0335


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6920 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7500 f
  n109 (net)                     1       2.8482              0.0000     0.7500 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7500 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7904 r
  N39 (net)                      1       2.3022              0.0000     0.7904 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7904 r
  data arrival time                                                     0.7904

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7904
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0337


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.6944 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.7430 f
  n133 (net)                     1       2.5650              0.0000     0.7430 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7430 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7877 r
  N52 (net)                      1       3.5226              0.0000     0.7877 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7878 r
  data arrival time                                                     0.7878

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7878
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0337


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U193/IN2 (NAND2X0)                               0.1212    0.0006 *   0.7179 f
  U193/QN (NAND2X0)                                0.0757    0.0485     0.7664 r
  n304 (net)                     1       2.0818              0.0000     0.7664 r
  U191/IN1 (NAND2X0)                               0.0757    0.0000 *   0.7664 r
  U191/QN (NAND2X0)                                0.0879    0.0502     0.8166 f
  N32 (net)                      1       4.2739              0.0000     0.8166 f
  A_reg_12_/D (DFFX1)                              0.0879    0.0001 *   0.8166 f
  data arrival time                                                     0.8166

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0493     0.8507
  data required time                                                    0.8507
  -------------------------------------------------------------------------------
  data required time                                                    0.8507
  data arrival time                                                    -0.8166
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0341


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7058 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7525 f
  n207 (net)                     1       1.9254              0.0000     0.7525 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7525 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7899 r
  N24 (net)                      1       2.2321              0.0000     0.7899 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7899 r
  data arrival time                                                     0.7899

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7899
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0343


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7060 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7504 f
  n111 (net)                     1       1.8655              0.0000     0.7504 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7504 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7888 r
  N40 (net)                      1       2.3832              0.0000     0.7888 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7888 r
  data arrival time                                                     0.7888

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7888
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0344


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U190/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6922 r
  U190/QN (NAND2X0)                                0.0855    0.0533     0.7455 f
  n127 (net)                     1       3.3526              0.0000     0.7455 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7455 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.7886 r
  N49 (net)                      1       3.0328              0.0000     0.7886 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7887 r
  data arrival time                                                     0.7887

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7887
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0346


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7058 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7537 f
  n229 (net)                     1       2.1087              0.0000     0.7537 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7537 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7901 r
  N26 (net)                      1       1.9984              0.0000     0.7901 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7901 r
  data arrival time                                                     0.7901

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7901
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0348


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.6932 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.7418 f
  n133 (net)                     1       2.5650              0.0000     0.7418 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7418 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7865 r
  N52 (net)                      1       3.5226              0.0000     0.7865 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7865 r
  data arrival time                                                     0.7865

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7865
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0349


  Startpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_8_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_8_/Q (DFFX1)                               0.0339    0.1730     0.1730 f
  B[8] (net)                     2       4.4258              0.0000     0.1730 f
  U264/IN2 (NAND2X0)                               0.0339    0.0000 *   0.1730 f
  U264/QN (NAND2X0)                                0.1403    0.0750     0.2480 r
  n261 (net)                     5      13.1693              0.0000     0.2480 r
  sub_x_10_U68/IN1 (OAI21X1)                       0.1403    0.0001 *   0.2481 r
  sub_x_10_U68/QN (OAI21X1)                        0.0383    0.1278     0.3759 f
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3759 f
  sub_x_10_U44/IN1 (AOI21X1)                       0.0383    0.0000 *   0.3759 f
  sub_x_10_U44/QN (AOI21X1)                        0.0441    0.1042     0.4801 r
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4801 r
  sub_x_10_U20/IN2 (OAI21X1)                       0.0441    0.0000 *   0.4802 r
  sub_x_10_U20/QN (OAI21X1)                        0.0296    0.0925     0.5727 f
  sub_x_10_n28 (net)             1       4.3297              0.0000     0.5727 f
  sub_x_10_U18/IN3 (AOI21X1)                       0.0296    0.0001 *   0.5728 f
  sub_x_10_U18/QN (AOI21X1)                        0.0343    0.0720     0.6448 r
  sub_x_10_n26 (net)             1       5.0951              0.0000     0.6448 r
  sub_x_10_U5/IN1 (XOR2X1)                         0.0343    0.0000 *   0.6448 r
  sub_x_10_U5/Q (XOR2X1)                           0.0444    0.0661     0.7109 r
  T25[14] (net)                  1       5.2378              0.0000     0.7109 r
  U186/IN1 (NAND2X0)                               0.0444    0.0001 *   0.7110 r
  U186/QN (NAND2X0)                                0.0817    0.0375     0.7485 f
  n130 (net)                     1       2.8454              0.0000     0.7485 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7485 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7885 r
  N51 (net)                      1       2.5262              0.0000     0.7885 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7885 r
  data arrival time                                                     0.7885

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7885
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0350


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6945 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7437 f
  n183 (net)                     1       2.3187              0.0000     0.7437 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7437 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7870 r
  N21 (net)                      1       3.3638              0.0000     0.7870 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7871 r
  data arrival time                                                     0.7871

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7871
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0351


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.7035 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7528 f
  n115 (net)                     1       2.6798              0.0000     0.7528 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7528 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7897 r
  N42 (net)                      1       1.9200              0.0000     0.7897 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7897 r
  data arrival time                                                     0.7897

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7897
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0353


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U193/IN2 (NAND2X0)                               0.1212    0.0006 *   0.7167 f
  U193/QN (NAND2X0)                                0.0757    0.0485     0.7652 r
  n304 (net)                     1       2.0818              0.0000     0.7652 r
  U191/IN1 (NAND2X0)                               0.0757    0.0000 *   0.7652 r
  U191/QN (NAND2X0)                                0.0879    0.0502     0.8153 f
  N32 (net)                      1       4.2739              0.0000     0.8153 f
  A_reg_12_/D (DFFX1)                              0.0879    0.0001 *   0.8154 f
  data arrival time                                                     0.8154

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0493     0.8507
  data required time                                                    0.8507
  -------------------------------------------------------------------------------
  data required time                                                    0.8507
  data arrival time                                                    -0.8154
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0354


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0516    0.1669     0.1669 r
  B[9] (net)                     2       9.5861              0.0000     0.1669 r
  U269/IN2 (NAND2X0)                               0.0516    0.0002 *   0.1671 r
  U269/QN (NAND2X0)                                0.1504    0.0869     0.2540 f
  n271 (net)                     6      14.4604              0.0000     0.2540 f
  sub_x_10_U68/IN3 (OAI21X1)                       0.1504    0.0001 *   0.2541 f
  sub_x_10_U68/QN (OAI21X1)                        0.0411    0.1262     0.3802 r
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3802 r
  sub_x_10_U44/IN1 (AOI21X1)                       0.0411    0.0000 *   0.3803 r
  sub_x_10_U44/QN (AOI21X1)                        0.0409    0.1026     0.4829 f
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4829 f
  sub_x_10_U8/IN2 (OAI21X1)                        0.0409    0.0000 *   0.4829 f
  sub_x_10_U8/QN (OAI21X1)                         0.0327    0.0981     0.5810 r
  sub_x_10_n19 (net)             1       4.4642              0.0000     0.5810 r
  U105/IN3 (AO21X1)                                0.0327    0.0001 *   0.5811 r
  U105/Q (AO21X1)                                  0.0462    0.0616     0.6427 r
  sub_x_10_n17 (net)             1       5.5997              0.0000     0.6427 r
  sub_x_10_U2/IN1 (XOR2X1)                         0.0462    0.0001 *   0.6427 r
  sub_x_10_U2/Q (XOR2X1)                           0.0366    0.0638     0.7066 r
  T25[15] (net)                  1       2.7147              0.0000     0.7066 r
  U196/IN1 (NAND2X0)                               0.0366    0.0000 *   0.7066 r
  U196/QN (NAND2X0)                                0.0795    0.0346     0.7412 f
  n133 (net)                     1       2.5650              0.0000     0.7412 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7412 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7860 r
  N52 (net)                      1       3.5226              0.0000     0.7860 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7860 r
  data arrival time                                                     0.7860

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7860
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0355


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6748 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7451 f
  n105 (net)                     1       4.8058              0.0000     0.7451 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7451 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.7882 r
  N37 (net)                      1       2.4332              0.0000     0.7882 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.7883 r
  data arrival time                                                     0.7883

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.7883
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0360


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U196/IN2 (NAND2X0)                               0.2021    0.0000 *   0.6920 r
  U196/QN (NAND2X0)                                0.0795    0.0486     0.7406 f
  n133 (net)                     1       2.5650              0.0000     0.7406 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7406 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7853 r
  N52 (net)                      1       3.5226              0.0000     0.7853 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7853 r
  data arrival time                                                     0.7853

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7853
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0361


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.7022 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7510 f
  n269 (net)                     1       2.2586              0.0000     0.7510 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7510 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7883 r
  N29 (net)                      1       2.1366              0.0000     0.7883 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7883 r
  data arrival time                                                     0.7883

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7883
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0364


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.7020 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7508 f
  n269 (net)                     1       2.2586              0.0000     0.7508 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7508 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7881 r
  N29 (net)                      1       2.1366              0.0000     0.7881 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7881 r
  data arrival time                                                     0.7881

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7881
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0367


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6929 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7421 f
  n183 (net)                     1       2.3187              0.0000     0.7421 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7421 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7854 r
  N21 (net)                      1       3.3638              0.0000     0.7854 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7854 r
  data arrival time                                                     0.7854

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7854
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0367


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U125/IN2 (NAND2X0)                               0.1679    0.0001 *   0.7036 f
  U125/QN (NAND2X0)                                0.1093    0.0692     0.7728 r
  n113 (net)                     1       4.8676              0.0000     0.7728 r
  U123/IN1 (NAND2X0)                               0.1093    0.0001 *   0.7729 r
  U123/QN (NAND2X0)                                0.0730    0.0445     0.8174 f
  N41 (net)                      1       2.2102              0.0000     0.8174 f
  B_reg_4_/D (DFFX1)                               0.0730    0.0000 *   0.8174 f
  data arrival time                                                     0.8174

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0458     0.8542
  data required time                                                    0.8542
  -------------------------------------------------------------------------------
  data required time                                                    0.8542
  data arrival time                                                    -0.8174
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0368


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.7034 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7478 f
  n111 (net)                     1       1.8655              0.0000     0.7478 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7478 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7862 r
  N40 (net)                      1       2.3832              0.0000     0.7862 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7862 r
  data arrival time                                                     0.7862

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7862
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0370


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6735 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7438 f
  n105 (net)                     1       4.8058              0.0000     0.7438 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7439 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.7870 r
  N37 (net)                      1       2.4332              0.0000     0.7870 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.7870 r
  data arrival time                                                     0.7870

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.7870
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0373


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6946 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7498 f
  n117 (net)                     1       3.6726              0.0000     0.7498 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7499 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7876 r
  N43 (net)                      1       1.9094              0.0000     0.7876 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7876 r
  data arrival time                                                     0.7876

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7876
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0373


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7020 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7487 f
  n207 (net)                     1       1.9254              0.0000     0.7487 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7487 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7861 r
  N24 (net)                      1       2.2321              0.0000     0.7861 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7861 r
  data arrival time                                                     0.7861

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7861
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0381


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6945 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7421 f
  n201 (net)                     1       2.0703              0.0000     0.7421 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7421 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7840 r
  N23 (net)                      1       3.1237              0.0000     0.7840 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7840 r
  data arrival time                                                     0.7840

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7840
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0382


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7018 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7485 f
  n207 (net)                     1       1.9254              0.0000     0.7485 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7485 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7859 r
  N24 (net)                      1       2.2321              0.0000     0.7859 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7859 r
  data arrival time                                                     0.7859

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7859
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0384


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6943 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7420 f
  n192 (net)                     1       2.0836              0.0000     0.7420 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7420 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7841 r
  N22 (net)                      1       3.1699              0.0000     0.7841 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7841 r
  data arrival time                                                     0.7841

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7841
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0384


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.6946 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.7371 f
  n304 (net)                     1       2.0818              0.0000     0.7371 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7371 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7827 r
  N32 (net)                      1       4.2739              0.0000     0.7827 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7828 r
  data arrival time                                                     0.7828

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7828
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0385


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6933 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7486 f
  n117 (net)                     1       3.6726              0.0000     0.7486 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7486 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7864 r
  N43 (net)                      1       1.9094              0.0000     0.7864 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7864 r
  data arrival time                                                     0.7864

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7864
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0386


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7020 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7499 f
  n229 (net)                     1       2.1087              0.0000     0.7499 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7499 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7863 r
  N26 (net)                      1       1.9984              0.0000     0.7863 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7863 r
  data arrival time                                                     0.7863

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7863
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0386


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U186/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6946 r
  U186/QN (NAND2X0)                                0.0817    0.0503     0.7449 f
  n130 (net)                     1       2.8454              0.0000     0.7449 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7449 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7849 r
  N51 (net)                      1       2.5262              0.0000     0.7849 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7849 r
  data arrival time                                                     0.7849

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7849
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0386


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  U105/IN1 (AO21X1)                                0.0624    0.0000 *   0.5577 f
  U105/Q (AO21X1)                                  0.0425    0.0825     0.6402 f
  sub_x_10_n17 (net)             1       5.5997              0.0000     0.6402 f
  sub_x_10_U2/IN1 (XOR2X1)                         0.0425    0.0001 *   0.6403 f
  sub_x_10_U2/Q (XOR2X1)                           0.0366    0.0630     0.7032 r
  T25[15] (net)                  1       2.7147              0.0000     0.7032 r
  U196/IN1 (NAND2X0)                               0.0366    0.0000 *   0.7032 r
  U196/QN (NAND2X0)                                0.0795    0.0346     0.7379 f
  n133 (net)                     1       2.5650              0.0000     0.7379 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7379 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7826 r
  N52 (net)                      1       3.5226              0.0000     0.7826 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7826 r
  data arrival time                                                     0.7826

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7826
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0388


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.7018 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7496 f
  n229 (net)                     1       2.1087              0.0000     0.7496 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7496 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7861 r
  N26 (net)                      1       1.9984              0.0000     0.7861 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7861 r
  data arrival time                                                     0.7861

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7861
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0389


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                                          0.0477    0.1646     0.1646 r
  state[0] (net)                                3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                               0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                                0.0503    0.0339     0.1986 f
  io_operands_rdy (net)                         2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                                              0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                               0.0663    0.0416     0.2402 r
  n339 (net)                                    2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                                              0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                               0.6740    0.3550     0.5952 f
  n351 (net)                                   33      78.0726              0.0000     0.5952 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.5954 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.6983 r
  n352 (net)                                    2       9.7148              0.0000     0.6983 r
  U295/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.6985 r
  U295/QN (NAND2X0)                                               0.0899    0.0557     0.7543 f
  N63 (net)                                     1       3.6086              0.0000     0.7543 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7543 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7543 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.7543 f
  data arrival time                                                                    0.7543

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.7543
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6943 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7451 f
  n180 (net)                     1       2.5834              0.0000     0.7451 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7451 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7847 r
  N20 (net)                      1       2.5484              0.0000     0.7847 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7848 r
  data arrival time                                                     0.7848

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7848
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0393


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U131/IN2 (NAND2X0)                               0.1679    0.0002 *   0.7037 f
  U131/QN (NAND2X0)                                0.1005    0.0638     0.7675 r
  n121 (net)                     1       3.7605              0.0000     0.7675 r
  U129/IN1 (NAND2X0)                               0.1005    0.0000 *   0.7675 r
  U129/QN (NAND2X0)                                0.0786    0.0461     0.8136 f
  N45 (net)                      1       2.6997              0.0000     0.8136 f
  B_reg_8_/D (DFFX1)                               0.0786    0.0000 *   0.8136 f
  data arrival time                                                     0.8136

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0471     0.8529
  data required time                                                    0.8529
  -------------------------------------------------------------------------------
  data required time                                                    0.8529
  data arrival time                                                    -0.8136
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0393


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U128/IN2 (NAND2X0)                               0.1679    0.0001 *   0.7036 f
  U128/QN (NAND2X0)                                0.1021    0.0648     0.7684 r
  n119 (net)                     1       3.9640              0.0000     0.7684 r
  U126/IN1 (NAND2X0)                               0.1021    0.0000 *   0.7684 r
  U126/QN (NAND2X0)                                0.0769    0.0455     0.8139 f
  N44 (net)                      1       2.5577              0.0000     0.8139 f
  B_reg_7_/D (DFFX1)                               0.0769    0.0000 *   0.8139 f
  data arrival time                                                     0.8139

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.8139
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0394


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U149/IN1 (NAND2X0)                               0.1212    0.0006 *   0.7179 f
  U149/QN (NAND2X0)                                0.0739    0.0451     0.7630 r
  n260 (net)                     1       2.4960              0.0000     0.7630 r
  U147/IN1 (NAND2X0)                               0.0739    0.0000 *   0.7630 r
  U147/QN (NAND2X0)                                0.0856    0.0488     0.8118 f
  N28 (net)                      1       4.0204              0.0000     0.8118 f
  A_reg_8_/D (DFFX1)                               0.0856    0.0000 *   0.8118 f
  data arrival time                                                     0.8118

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0487     0.8513
  data required time                                                    0.8513
  -------------------------------------------------------------------------------
  data required time                                                    0.8513
  data arrival time                                                    -0.8118
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0395


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/QN (DFFX1)                              0.0734    0.1439     0.1439 r
  n65 (net)                      3      12.4127              0.0000     0.1439 r
  sub_x_10_U120/IN1 (NAND2X0)                      0.0734    0.0000 *   0.1440 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0744     0.2184 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2184 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2185 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3341 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3341 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3341 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4286 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4286 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4286 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5384 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5384 r
  sub_x_10_U40/IN1 (AOI21X1)                       0.0653    0.0001 *   0.5385 r
  sub_x_10_U40/QN (AOI21X1)                        0.0324    0.1027     0.6412 f
  sub_x_10_n42 (net)             1       5.5716              0.0000     0.6412 f
  sub_x_10_U29/IN1 (XOR2X1)                        0.0324    0.0001 *   0.6412 f
  sub_x_10_U29/Q (XOR2X1)                          0.0381    0.0610     0.7022 r
  T25[12] (net)                  1       2.9307              0.0000     0.7022 r
  U190/IN1 (NAND2X0)                               0.0381    0.0000 *   0.7023 r
  U190/QN (NAND2X0)                                0.0855    0.0383     0.7406 f
  n127 (net)                     1       3.3526              0.0000     0.7406 f
  U188/IN1 (NAND2X0)                               0.0855    0.0000 *   0.7406 f
  U188/QN (NAND2X0)                                0.0980    0.0431     0.7838 r
  N49 (net)                      1       3.0328              0.0000     0.7838 r
  B_reg_12_/D (DFFX1)                              0.0980    0.0000 *   0.7838 r
  data arrival time                                                     0.7838

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0767     0.8233
  data required time                                                    0.8233
  -------------------------------------------------------------------------------
  data required time                                                    0.8233
  data arrival time                                                    -0.7838
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0395


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U156/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7177 f
  U156/QN (NAND2X0)                                0.0678    0.0409     0.7587 r
  n216 (net)                     1       1.7579              0.0000     0.7587 r
  U154/IN1 (NAND2X0)                               0.0678    0.0000 *   0.7587 r
  U154/QN (NAND2X0)                                0.0932    0.0512     0.8098 f
  N25 (net)                      1       4.8240              0.0000     0.8098 f
  A_reg_5_/D (DFFX1)                               0.0932    0.0001 *   0.8099 f
  data arrival time                                                     0.8099

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0505     0.8495
  data required time                                                    0.8495
  -------------------------------------------------------------------------------
  data required time                                                    0.8495
  data arrival time                                                    -0.8099
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0396


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6921 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7474 f
  n117 (net)                     1       3.6726              0.0000     0.7474 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7474 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7851 r
  N43 (net)                      1       1.9094              0.0000     0.7851 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7851 r
  data arrival time                                                     0.7851

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7851
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0398


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6928 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7405 f
  n201 (net)                     1       2.0703              0.0000     0.7405 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7405 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7823 r
  N23 (net)                      1       3.1237              0.0000     0.7823 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7823 r
  data arrival time                                                     0.7823

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7823
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0398


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_14_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U186/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6933 r
  U186/QN (NAND2X0)                                0.0817    0.0503     0.7436 f
  n130 (net)                     1       2.8454              0.0000     0.7436 f
  U184/IN1 (NAND2X0)                               0.0817    0.0000 *   0.7436 f
  U184/QN (NAND2X0)                                0.0966    0.0401     0.7837 r
  N51 (net)                      1       2.5262              0.0000     0.7837 r
  B_reg_14_/D (DFFX1)                              0.0966    0.0000 *   0.7837 r
  data arrival time                                                     0.7837

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_14_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7837
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0399


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6748 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7419 f
  n107 (net)                     1       4.2697              0.0000     0.7419 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7420 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.7841 r
  N38 (net)                      1       2.3388              0.0000     0.7841 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.7841 r
  data arrival time                                                     0.7841

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.7841
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0399


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6926 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7403 f
  n192 (net)                     1       2.0836              0.0000     0.7403 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7403 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7824 r
  N22 (net)                      1       3.1699              0.0000     0.7824 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7824 r
  data arrival time                                                     0.7824

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7824
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0400


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U211/IN2 (NAND2X1)                               0.1070    0.0001 *   0.3106 f
  U211/QN (NAND2X1)                                0.0602    0.0385     0.3491 r
  n83 (net)                      1       3.1055              0.0000     0.3491 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3491 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3788 f
  n84 (net)                      1       2.9899              0.0000     0.3788 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3788 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4041 r
  n88 (net)                      1       3.0949              0.0000     0.4041 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4041 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4339 f
  n89 (net)                      1       3.0604              0.0000     0.4339 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4339 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4569 r
  n93 (net)                      1       1.9903              0.0000     0.4569 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4569 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4920 f
  n96 (net)                      1       1.9245              0.0000     0.4920 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4920 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5311 r
  n103 (net)                     1       3.3727              0.0000     0.5311 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5311 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5688 f
  n348 (net)                     2       5.5194              0.0000     0.5688 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5688 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6706 r
  n131 (net)                    16      31.1919              0.0000     0.6706 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6706 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7409 f
  n105 (net)                     1       4.8058              0.0000     0.7409 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7410 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.7841 r
  N37 (net)                      1       2.4332              0.0000     0.7841 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.7841 r
  data arrival time                                                     0.7841

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.7841
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0402


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U193/IN2 (NAND2X0)                               0.1447    0.0006 *   0.6929 r
  U193/QN (NAND2X0)                                0.0643    0.0425     0.7355 f
  n304 (net)                     1       2.0818              0.0000     0.7355 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7355 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7811 r
  N32 (net)                      1       4.2739              0.0000     0.7811 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7811 r
  data arrival time                                                     0.7811

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7811
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0402


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6944 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7466 f
  n241 (net)                     1       2.8038              0.0000     0.7466 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7467 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7844 r
  N27 (net)                      1       2.1263              0.0000     0.7844 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7844 r
  data arrival time                                                     0.7844

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7844
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0403


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5202 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5847 f
  n323 (net)                     4      10.0887              0.0000     0.5847 f
  U334/IN1 (NOR2X0)                                0.0906    0.0000 *   0.5847 f
  U334/QN (NOR2X0)                                 0.0847    0.0464     0.6311 r
  n301 (net)                     1       4.7915              0.0000     0.6311 r
  U443/IN1 (XOR2X1)                                0.0847    0.0000 *   0.6312 r
  U443/Q (XOR2X1)                                  0.0372    0.0711     0.7023 r
  n302 (net)                     1       2.2079              0.0000     0.7023 r
  U193/IN1 (NAND2X0)                               0.0372    0.0000 *   0.7023 r
  U193/QN (NAND2X0)                                0.0643    0.0327     0.7350 f
  n304 (net)                     1       2.0818              0.0000     0.7350 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7350 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7806 r
  N32 (net)                      1       4.2739              0.0000     0.7806 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7806 r
  data arrival time                                                     0.7806

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7806
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0406


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U149/IN1 (NAND2X0)                               0.1212    0.0006 *   0.7167 f
  U149/QN (NAND2X0)                                0.0739    0.0451     0.7618 r
  n260 (net)                     1       2.4960              0.0000     0.7618 r
  U147/IN1 (NAND2X0)                               0.0739    0.0000 *   0.7618 r
  U147/QN (NAND2X0)                                0.0856    0.0488     0.8105 f
  N28 (net)                      1       4.0204              0.0000     0.8105 f
  A_reg_8_/D (DFFX1)                               0.0856    0.0000 *   0.8106 f
  data arrival time                                                     0.8106

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0487     0.8513
  data required time                                                    0.8513
  -------------------------------------------------------------------------------
  data required time                                                    0.8513
  data arrival time                                                    -0.8106
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0407


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U156/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7165 f
  U156/QN (NAND2X0)                                0.0678    0.0409     0.7574 r
  n216 (net)                     1       1.7579              0.0000     0.7574 r
  U154/IN1 (NAND2X0)                               0.0678    0.0000 *   0.7574 r
  U154/QN (NAND2X0)                                0.0932    0.0512     0.8086 f
  N25 (net)                      1       4.8240              0.0000     0.8086 f
  A_reg_5_/D (DFFX1)                               0.0932    0.0001 *   0.8087 f
  data arrival time                                                     0.8087

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0505     0.8495
  data required time                                                    0.8495
  -------------------------------------------------------------------------------
  data required time                                                    0.8495
  data arrival time                                                    -0.8087
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0408


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6926 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7435 f
  n180 (net)                     1       2.5834              0.0000     0.7435 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7435 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7831 r
  N20 (net)                      1       2.5484              0.0000     0.7831 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7831 r
  data arrival time                                                     0.7831

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7831
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0410


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U211/IN2 (NAND2X1)                               0.1070    0.0001 *   0.3097 f
  U211/QN (NAND2X1)                                0.0602    0.0385     0.3482 r
  n83 (net)                      1       3.1055              0.0000     0.3482 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3482 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3779 f
  n84 (net)                      1       2.9899              0.0000     0.3779 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3779 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4032 r
  n88 (net)                      1       3.0949              0.0000     0.4032 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4032 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4330 f
  n89 (net)                      1       3.0604              0.0000     0.4330 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4330 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4559 r
  n93 (net)                      1       1.9903              0.0000     0.4559 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4560 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4911 f
  n96 (net)                      1       1.9245              0.0000     0.4911 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4911 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5302 r
  n103 (net)                     1       3.3727              0.0000     0.5302 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5302 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5678 f
  n348 (net)                     2       5.5194              0.0000     0.5678 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5679 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6696 r
  n131 (net)                    16      31.1919              0.0000     0.6696 r
  U143/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6697 r
  U143/QN (NAND2X0)                                0.1087    0.0703     0.7400 f
  n105 (net)                     1       4.8058              0.0000     0.7400 f
  U141/IN1 (NAND2X0)                               0.1087    0.0001 *   0.7401 f
  U141/QN (NAND2X0)                                0.0928    0.0431     0.7832 r
  N37 (net)                      1       2.4332              0.0000     0.7832 r
  B_reg_0_/D (DFFX1)                               0.0928    0.0000 *   0.7832 r
  data arrival time                                                     0.7832

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0757     0.8243
  data required time                                                    0.8243
  -------------------------------------------------------------------------------
  data required time                                                    0.8243
  data arrival time                                                    -0.7832
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0411


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6735 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7407 f
  n107 (net)                     1       4.2697              0.0000     0.7407 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7408 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.7828 r
  N38 (net)                      1       2.3388              0.0000     0.7828 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.7828 r
  data arrival time                                                     0.7828

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.7828
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0411


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U196/IN2 (NAND2X0)                               0.1679    0.0000 *   0.7035 f
  U196/QN (NAND2X0)                                0.0906    0.0568     0.7604 r
  n133 (net)                     1       2.5650              0.0000     0.7604 r
  U194/IN1 (NAND2X0)                               0.0906    0.0000 *   0.7604 r
  U194/QN (NAND2X0)                                0.0869    0.0491     0.8094 f
  N52 (net)                      1       3.5226              0.0000     0.8094 f
  B_reg_15_/D (DFFX1)                              0.0869    0.0000 *   0.8095 f
  data arrival time                                                     0.8095

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0490     0.8510
  data required time                                                    0.8510
  -------------------------------------------------------------------------------
  data required time                                                    0.8510
  data arrival time                                                    -0.8095
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0415


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6928 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7450 f
  n241 (net)                     1       2.8038              0.0000     0.7450 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7450 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7828 r
  N27 (net)                      1       2.1263              0.0000     0.7828 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7828 r
  data arrival time                                                     0.7828

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7828
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0419


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_15_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  U105/IN1 (AO21X1)                                0.0653    0.0000 *   0.5480 r
  U105/Q (AO21X1)                                  0.0462    0.0872     0.6352 r
  sub_x_10_n17 (net)             1       5.5997              0.0000     0.6352 r
  sub_x_10_U2/IN1 (XOR2X1)                         0.0462    0.0001 *   0.6353 r
  sub_x_10_U2/Q (XOR2X1)                           0.0366    0.0638     0.6991 r
  T25[15] (net)                  1       2.7147              0.0000     0.6991 r
  U196/IN1 (NAND2X0)                               0.0366    0.0000 *   0.6991 r
  U196/QN (NAND2X0)                                0.0795    0.0346     0.7337 f
  n133 (net)                     1       2.5650              0.0000     0.7337 f
  U194/IN1 (NAND2X0)                               0.0795    0.0000 *   0.7338 f
  U194/QN (NAND2X0)                                0.1078    0.0447     0.7785 r
  N52 (net)                      1       3.5226              0.0000     0.7785 r
  B_reg_15_/D (DFFX1)                              0.1078    0.0000 *   0.7785 r
  data arrival time                                                     0.7785

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_15_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0785     0.8215
  data required time                                                    0.8215
  -------------------------------------------------------------------------------
  data required time                                                    0.8215
  data arrival time                                                    -0.7785
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0429


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  U125/IN2 (NAND2X0)                               0.1679    0.0001 *   0.6973 f
  U125/QN (NAND2X0)                                0.1093    0.0692     0.7665 r
  n113 (net)                     1       4.8676              0.0000     0.7665 r
  U123/IN1 (NAND2X0)                               0.1093    0.0001 *   0.7666 r
  U123/QN (NAND2X0)                                0.0730    0.0445     0.8111 f
  N41 (net)                      1       2.2102              0.0000     0.8111 f
  B_reg_4_/D (DFFX1)                               0.0730    0.0000 *   0.8111 f
  data arrival time                                                     0.8111

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0458     0.8542
  data required time                                                    0.8542
  -------------------------------------------------------------------------------
  data required time                                                    0.8542
  data arrival time                                                    -0.8111
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0431


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5175 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5820 f
  n323 (net)                     4      10.0887              0.0000     0.5820 f
  U334/IN1 (NOR2X0)                                0.0906    0.0000 *   0.5821 f
  U334/QN (NOR2X0)                                 0.0847    0.0464     0.6285 r
  n301 (net)                     1       4.7915              0.0000     0.6285 r
  U443/IN1 (XOR2X1)                                0.0847    0.0000 *   0.6285 r
  U443/Q (XOR2X1)                                  0.0372    0.0711     0.6997 r
  n302 (net)                     1       2.2079              0.0000     0.6997 r
  U193/IN1 (NAND2X0)                               0.0372    0.0000 *   0.6997 r
  U193/QN (NAND2X0)                                0.0643    0.0327     0.7323 f
  n304 (net)                     1       2.0818              0.0000     0.7323 f
  U191/IN1 (NAND2X0)                               0.0643    0.0000 *   0.7323 f
  U191/QN (NAND2X0)                                0.1087    0.0456     0.7779 r
  N32 (net)                      1       4.2739              0.0000     0.7779 r
  A_reg_12_/D (DFFX1)                              0.1087    0.0001 *   0.7780 r
  data arrival time                                                     0.7780

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_12_/CLK (DFFX1)                                      0.0000     0.9000 r
  library setup time                                        -0.0787     0.8213
  data required time                                                    0.8213
  -------------------------------------------------------------------------------
  data required time                                                    0.8213
  data arrival time                                                    -0.7780
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0433


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.6947 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7435 f
  n269 (net)                     1       2.2586              0.0000     0.7435 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7435 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7807 r
  N29 (net)                      1       2.1366              0.0000     0.7807 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7808 r
  data arrival time                                                     0.7808

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7808
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0440


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U211/IN2 (NAND2X1)                               0.1070    0.0001 *   0.3106 f
  U211/QN (NAND2X1)                                0.0602    0.0385     0.3491 r
  n83 (net)                      1       3.1055              0.0000     0.3491 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3491 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3788 f
  n84 (net)                      1       2.9899              0.0000     0.3788 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3788 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4041 r
  n88 (net)                      1       3.0949              0.0000     0.4041 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4041 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4339 f
  n89 (net)                      1       3.0604              0.0000     0.4339 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4339 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4569 r
  n93 (net)                      1       1.9903              0.0000     0.4569 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4569 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4920 f
  n96 (net)                      1       1.9245              0.0000     0.4920 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4920 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5311 r
  n103 (net)                     1       3.3727              0.0000     0.5311 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5311 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5688 f
  n348 (net)                     2       5.5194              0.0000     0.5688 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5688 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6706 r
  n131 (net)                    16      31.1919              0.0000     0.6706 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6706 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7378 f
  n107 (net)                     1       4.2697              0.0000     0.7378 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7379 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.7799 r
  N38 (net)                      1       2.3388              0.0000     0.7799 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.7800 r
  data arrival time                                                     0.7800

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.7800
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0440


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6945 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7438 f
  n115 (net)                     1       2.6798              0.0000     0.7438 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7438 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7807 r
  N42 (net)                      1       1.9200              0.0000     0.7807 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7807 r
  data arrival time                                                     0.7807

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7807
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0443


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U174/IN1 (NAND2X0)                               0.1212    0.0006 *   0.7178 f
  U174/QN (NAND2X0)                                0.0724    0.0441     0.7619 r
  n183 (net)                     1       2.3187              0.0000     0.7619 r
  U172/IN1 (NAND2X0)                               0.0724    0.0000 *   0.7619 r
  U172/QN (NAND2X0)                                0.0838    0.0454     0.8073 f
  N21 (net)                      1       3.3638              0.0000     0.8073 f
  A_reg_1_/D (DFFX1)                               0.0838    0.0000 *   0.8074 f
  data arrival time                                                     0.8074

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0483     0.8517
  data required time                                                    0.8517
  -------------------------------------------------------------------------------
  data required time                                                    0.8517
  data arrival time                                                    -0.8074
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0443


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U211/IN2 (NAND2X1)                               0.1070    0.0001 *   0.3097 f
  U211/QN (NAND2X1)                                0.0602    0.0385     0.3482 r
  n83 (net)                      1       3.1055              0.0000     0.3482 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3482 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3779 f
  n84 (net)                      1       2.9899              0.0000     0.3779 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3779 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4032 r
  n88 (net)                      1       3.0949              0.0000     0.4032 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4032 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4330 f
  n89 (net)                      1       3.0604              0.0000     0.4330 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4330 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4559 r
  n93 (net)                      1       1.9903              0.0000     0.4559 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4560 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4911 f
  n96 (net)                      1       1.9245              0.0000     0.4911 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4911 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5302 r
  n103 (net)                     1       3.3727              0.0000     0.5302 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5302 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5678 f
  n348 (net)                     2       5.5194              0.0000     0.5678 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5679 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6696 r
  n131 (net)                    16      31.1919              0.0000     0.6696 r
  U137/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6697 r
  U137/QN (NAND2X0)                                0.1046    0.0672     0.7369 f
  n107 (net)                     1       4.2697              0.0000     0.7369 f
  U135/IN1 (NAND2X0)                               0.1046    0.0001 *   0.7370 f
  U135/QN (NAND2X0)                                0.0944    0.0421     0.7790 r
  N38 (net)                      1       2.3388              0.0000     0.7790 r
  B_reg_1_/D (DFFX1)                               0.0944    0.0000 *   0.7790 r
  data arrival time                                                     0.7790

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0760     0.8240
  data required time                                                    0.8240
  -------------------------------------------------------------------------------
  data required time                                                    0.8240
  data arrival time                                                    -0.7790
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0450


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6795 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7298 f
  n260 (net)                     1       2.4960              0.0000     0.7298 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7298 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.7763 r
  N28 (net)                      1       4.0204              0.0000     0.7763 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7764 r
  data arrival time                                                     0.7764

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7764
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0454


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6933 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7426 f
  n115 (net)                     1       2.6798              0.0000     0.7426 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7426 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7795 r
  N42 (net)                      1       1.9200              0.0000     0.7795 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7795 r
  data arrival time                                                     0.7795

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7795
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0455


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U174/IN1 (NAND2X0)                               0.1212    0.0006 *   0.7166 f
  U174/QN (NAND2X0)                                0.0724    0.0441     0.7607 r
  n183 (net)                     1       2.3187              0.0000     0.7607 r
  U172/IN1 (NAND2X0)                               0.0724    0.0000 *   0.7607 r
  U172/QN (NAND2X0)                                0.0838    0.0454     0.8061 f
  N21 (net)                      1       3.3638              0.0000     0.8061 f
  A_reg_1_/D (DFFX1)                               0.0838    0.0000 *   0.8061 f
  data arrival time                                                     0.8061

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0483     0.8517
  data required time                                                    0.8517
  -------------------------------------------------------------------------------
  data required time                                                    0.8517
  data arrival time                                                    -0.8061
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0456


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.6930 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7418 f
  n269 (net)                     1       2.2586              0.0000     0.7418 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7418 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7791 r
  N29 (net)                      1       2.1366              0.0000     0.7791 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7791 r
  data arrival time                                                     0.7791

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7791
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0456


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  U131/IN2 (NAND2X0)                               0.1679    0.0002 *   0.6974 f
  U131/QN (NAND2X0)                                0.1005    0.0638     0.7611 r
  n121 (net)                     1       3.7605              0.0000     0.7611 r
  U129/IN1 (NAND2X0)                               0.1005    0.0000 *   0.7612 r
  U129/QN (NAND2X0)                                0.0786    0.0461     0.8072 f
  N45 (net)                      1       2.6997              0.0000     0.8072 f
  B_reg_8_/D (DFFX1)                               0.0786    0.0000 *   0.8073 f
  data arrival time                                                     0.8073

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0471     0.8529
  data required time                                                    0.8529
  -------------------------------------------------------------------------------
  data required time                                                    0.8529
  data arrival time                                                    -0.8073
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0457


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6944 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7412 f
  n207 (net)                     1       1.9254              0.0000     0.7412 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7412 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7786 r
  N24 (net)                      1       2.2321              0.0000     0.7786 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7786 r
  data arrival time                                                     0.7786

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7786
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0457


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  U128/IN2 (NAND2X0)                               0.1679    0.0001 *   0.6973 f
  U128/QN (NAND2X0)                                0.1021    0.0648     0.7621 r
  n119 (net)                     1       3.9640              0.0000     0.7621 r
  U126/IN1 (NAND2X0)                               0.1021    0.0000 *   0.7621 r
  U126/QN (NAND2X0)                                0.0769    0.0455     0.8076 f
  N44 (net)                      1       2.5577              0.0000     0.8076 f
  B_reg_7_/D (DFFX1)                               0.0769    0.0000 *   0.8076 f
  data arrival time                                                     0.8076

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0467     0.8533
  data required time                                                    0.8533
  -------------------------------------------------------------------------------
  data required time                                                    0.8533
  data arrival time                                                    -0.8076
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0457


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6945 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7389 f
  n111 (net)                     1       1.8655              0.0000     0.7389 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7389 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7773 r
  N40 (net)                      1       2.3832              0.0000     0.7773 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7773 r
  data arrival time                                                     0.7773

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7773
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0459


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U149/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6789 r
  U149/QN (NAND2X0)                                0.0767    0.0503     0.7292 f
  n260 (net)                     1       2.4960              0.0000     0.7292 f
  U147/IN1 (NAND2X0)                               0.0767    0.0000 *   0.7293 f
  U147/QN (NAND2X0)                                0.1062    0.0465     0.7758 r
  N28 (net)                      1       4.0204              0.0000     0.7758 r
  A_reg_8_/D (DFFX1)                               0.1062    0.0000 *   0.7758 r
  data arrival time                                                     0.7758

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0782     0.8218
  data required time                                                    0.8218
  -------------------------------------------------------------------------------
  data required time                                                    0.8218
  data arrival time                                                    -0.7758
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0459


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U257/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2652 r
  U257/QN (NAND2X0)                                0.1357    0.0909     0.3561 f
  n270 (net)                     3      10.0095              0.0000     0.3561 f
  U427/IN1 (NAND3X0)                               0.1357    0.0001 *   0.3561 f
  U427/QN (NAND3X0)                                0.0892    0.0503     0.4064 r
  n157 (net)                     1       4.3074              0.0000     0.4064 r
  U236/IN1 (NAND2X0)                               0.0892    0.0001 *   0.4065 r
  U236/QN (NAND2X0)                                0.0745    0.0514     0.4578 f
  n159 (net)                     1       4.0362              0.0000     0.4578 f
  U235/IN1 (NAND2X0)                               0.0745    0.0000 *   0.4579 f
  U235/QN (NAND2X0)                                0.0662    0.0355     0.4934 r
  n160 (net)                     1       1.7899              0.0000     0.4934 r
  U234/IN2 (NAND2X0)                               0.0662    0.0000 *   0.4934 r
  U234/QN (NAND2X0)                                0.0522    0.0356     0.5290 f
  n164 (net)                     1       1.9736              0.0000     0.5290 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5290 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5671 r
  n177 (net)                     1       3.1484              0.0000     0.5671 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5671 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6169 f
  n349 (net)                     2       9.6637              0.0000     0.6169 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6170 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6940 r
  n335 (net)                    16      40.2492              0.0000     0.6940 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6944 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7423 f
  n229 (net)                     1       2.1087              0.0000     0.7423 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7423 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7788 r
  N26 (net)                      1       1.9984              0.0000     0.7788 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7788 r
  data arrival time                                                     0.7788

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7788
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0462


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U119/IN2 (NAND2X0)                               0.1679    0.0002 *   0.7037 f
  U119/QN (NAND2X0)                                0.0998    0.0633     0.7670 r
  n117 (net)                     1       3.6726              0.0000     0.7670 r
  U117/IN1 (NAND2X0)                               0.0998    0.0000 *   0.7670 r
  U117/QN (NAND2X0)                                0.0706    0.0416     0.8086 f
  N43 (net)                      1       1.9094              0.0000     0.8086 f
  B_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.8086 f
  data arrival time                                                     0.8086

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.8086
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0462


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6793 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7250 f
  n216 (net)                     1       1.7579              0.0000     0.7250 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7250 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.7738 r
  N25 (net)                      1       4.8240              0.0000     0.7738 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7739 r
  data arrival time                                                     0.7739

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7739
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0463


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6921 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7414 f
  n115 (net)                     1       2.6798              0.0000     0.7414 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7414 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7783 r
  N42 (net)                      1       1.9200              0.0000     0.7783 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7783 r
  data arrival time                                                     0.7783

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7783
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0467


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U156/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6788 r
  U156/QN (NAND2X0)                                0.0707    0.0457     0.7245 f
  n216 (net)                     1       1.7579              0.0000     0.7245 f
  U154/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7245 f
  U154/QN (NAND2X0)                                0.1145    0.0488     0.7733 r
  N25 (net)                      1       4.8240              0.0000     0.7733 r
  A_reg_5_/D (DFFX1)                               0.1145    0.0001 *   0.7734 r
  data arrival time                                                     0.7734

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0798     0.8202
  data required time                                                    0.8202
  -------------------------------------------------------------------------------
  data required time                                                    0.8202
  data arrival time                                                    -0.7734
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0468


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2764 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3137 r
  n79 (net)                      1       3.0037              0.0000     0.3137 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3137 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3450 f
  n80 (net)                      1       2.9495              0.0000     0.3450 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3450 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3717 r
  n83 (net)                      1       3.1055              0.0000     0.3717 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3717 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4014 f
  n84 (net)                      1       2.9899              0.0000     0.4014 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4014 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4267 r
  n88 (net)                      1       3.0949              0.0000     0.4267 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4267 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4565 f
  n89 (net)                      1       3.0604              0.0000     0.4565 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4565 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4794 r
  n93 (net)                      1       1.9903              0.0000     0.4794 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4794 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5146 f
  n96 (net)                      1       1.9245              0.0000     0.5146 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5146 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5536 r
  n103 (net)                     1       3.3727              0.0000     0.5536 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5537 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5913 f
  n348 (net)                     2       5.5194              0.0000     0.5913 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5914 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6931 r
  n131 (net)                    16      31.1919              0.0000     0.6931 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6932 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7376 f
  n111 (net)                     1       1.8655              0.0000     0.7376 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7376 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7760 r
  N40 (net)                      1       2.3832              0.0000     0.7760 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7760 r
  data arrival time                                                     0.7760

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7760
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0471


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6928 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7395 f
  n207 (net)                     1       1.9254              0.0000     0.7395 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7395 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7769 r
  N24 (net)                      1       2.2321              0.0000     0.7769 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7769 r
  data arrival time                                                     0.7769

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7769
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0473


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U166/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7178 f
  U166/QN (NAND2X0)                                0.0704    0.0427     0.7605 r
  n201 (net)                     1       2.0703              0.0000     0.7605 r
  U164/IN1 (NAND2X0)                               0.0704    0.0000 *   0.7605 r
  U164/QN (NAND2X0)                                0.0836    0.0439     0.8043 f
  N23 (net)                      1       3.1237              0.0000     0.8043 f
  A_reg_3_/D (DFFX1)                               0.0836    0.0000 *   0.8044 f
  data arrival time                                                     0.8044

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0482     0.8518
  data required time                                                    0.8518
  -------------------------------------------------------------------------------
  data required time                                                    0.8518
  data arrival time                                                    -0.8044
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0474


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6748 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7364 f
  n113 (net)                     1       4.8676              0.0000     0.7364 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7364 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.7768 r
  N41 (net)                      1       2.2102              0.0000     0.7768 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7768 r
  data arrival time                                                     0.7768

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7768
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0476


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U171/IN1 (NAND2X0)                               0.1212    0.0003 *   0.7176 f
  U171/QN (NAND2X0)                                0.0705    0.0428     0.7603 r
  n192 (net)                     1       2.0836              0.0000     0.7603 r
  U169/IN1 (NAND2X0)                               0.0705    0.0000 *   0.7603 r
  U169/QN (NAND2X0)                                0.0821    0.0441     0.8045 f
  N22 (net)                      1       3.1699              0.0000     0.8045 f
  A_reg_2_/D (DFFX1)                               0.0821    0.0000 *   0.8045 f
  data arrival time                                                     0.8045

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.8045
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0476


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0364    0.1750     0.1750 f
  B[1] (net)                     2       5.4997              0.0000     0.1750 f
  U87/IN2 (NAND2X1)                                0.0364    0.0000 *   0.1750 f
  U87/QN (NAND2X1)                                 0.1007    0.0541     0.2291 r
  n185 (net)                     6      16.9311              0.0000     0.2291 r
  U425/IN1 (NAND3X0)                               0.1007    0.0000 *   0.2291 r
  U425/QN (NAND3X0)                                0.0652    0.0409     0.2700 f
  n138 (net)                     1       3.5864              0.0000     0.2700 f
  U426/IN1 (NAND4X0)                               0.0652    0.0000 *   0.2700 f
  U426/QN (NAND4X0)                                0.0928    0.0481     0.3181 r
  n139 (net)                     1       4.8584              0.0000     0.3181 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3182 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3495 f
  n142 (net)                     1       3.3783              0.0000     0.3495 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3495 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3756 r
  n145 (net)                     1       3.1618              0.0000     0.3756 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3756 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4028 f
  n148 (net)                     1       2.9822              0.0000     0.4028 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4028 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4260 r
  n150 (net)                     1       2.1442              0.0000     0.4260 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4260 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4586 f
  n155 (net)                     1       1.9278              0.0000     0.4586 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4586 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4903 r
  n161 (net)                     1       1.8571              0.0000     0.4903 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4903 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5274 f
  n164 (net)                     1       1.9736              0.0000     0.5274 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5274 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5654 r
  n177 (net)                     1       3.1484              0.0000     0.5654 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5654 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6152 f
  n349 (net)                     2       9.6637              0.0000     0.6152 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6153 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6923 r
  n335 (net)                    16      40.2492              0.0000     0.6923 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6928 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7407 f
  n229 (net)                     1       2.1087              0.0000     0.7407 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7407 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7771 r
  N26 (net)                      1       1.9984              0.0000     0.7771 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7771 r
  data arrival time                                                     0.7771

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7771
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0478


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0565    0.1895     0.1895 f
  A[0] (net)                     3      14.4162              0.0000     0.1895 f
  U94/IN2 (NOR2X2)                                 0.0565    0.0001 *   0.1897 f
  U94/QN (NOR2X2)                                  0.0560    0.0334     0.2231 r
  n184 (net)                     3       7.7811              0.0000     0.2231 r
  U213/IN2 (NAND2X0)                               0.0560    0.0000 *   0.2231 r
  U213/QN (NAND2X0)                                0.0766    0.0460     0.2691 f
  n76 (net)                      1       4.5796              0.0000     0.2691 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2692 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3125 r
  n79 (net)                      1       3.0037              0.0000     0.3125 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3125 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3438 f
  n80 (net)                      1       2.9495              0.0000     0.3438 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3438 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3705 r
  n83 (net)                      1       3.1055              0.0000     0.3705 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3705 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4002 f
  n84 (net)                      1       2.9899              0.0000     0.4002 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4002 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4254 r
  n88 (net)                      1       3.0949              0.0000     0.4254 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4255 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4553 f
  n89 (net)                      1       3.0604              0.0000     0.4553 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4553 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4782 r
  n93 (net)                      1       1.9903              0.0000     0.4782 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4782 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5134 f
  n96 (net)                      1       1.9245              0.0000     0.5134 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5134 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5524 r
  n103 (net)                     1       3.3727              0.0000     0.5524 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5525 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5901 f
  n348 (net)                     2       5.5194              0.0000     0.5901 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5902 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6919 r
  n131 (net)                    16      31.1919              0.0000     0.6919 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6920 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7364 f
  n111 (net)                     1       1.8655              0.0000     0.7364 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7364 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7748 r
  N40 (net)                      1       2.3832              0.0000     0.7748 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7748 r
  data arrival time                                                     0.7748

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7748
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0484


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U166/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7165 f
  U166/QN (NAND2X0)                                0.0704    0.0427     0.7592 r
  n201 (net)                     1       2.0703              0.0000     0.7592 r
  U164/IN1 (NAND2X0)                               0.0704    0.0000 *   0.7592 r
  U164/QN (NAND2X0)                                0.0836    0.0439     0.8031 f
  N23 (net)                      1       3.1237              0.0000     0.8031 f
  A_reg_3_/D (DFFX1)                               0.0836    0.0000 *   0.8031 f
  data arrival time                                                     0.8031

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0482     0.8518
  data required time                                                    0.8518
  -------------------------------------------------------------------------------
  data required time                                                    0.8518
  data arrival time                                                    -0.8031
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0486


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U125/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6736 r
  U125/QN (NAND2X0)                                0.0968    0.0616     0.7351 f
  n113 (net)                     1       4.8676              0.0000     0.7351 f
  U123/IN1 (NAND2X0)                               0.0968    0.0001 *   0.7352 f
  U123/QN (NAND2X0)                                0.0921    0.0404     0.7756 r
  N41 (net)                      1       2.2102              0.0000     0.7756 r
  B_reg_4_/D (DFFX1)                               0.0921    0.0000 *   0.7756 r
  data arrival time                                                     0.7756

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0756     0.8244
  data required time                                                    0.8244
  -------------------------------------------------------------------------------
  data required time                                                    0.8244
  data arrival time                                                    -0.7756
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0488


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U171/IN1 (NAND2X0)                               0.1212    0.0003 *   0.7163 f
  U171/QN (NAND2X0)                                0.0705    0.0428     0.7591 r
  n192 (net)                     1       2.0836              0.0000     0.7591 r
  U169/IN1 (NAND2X0)                               0.0705    0.0000 *   0.7591 r
  U169/QN (NAND2X0)                                0.0821    0.0441     0.8032 f
  N22 (net)                      1       3.1699              0.0000     0.8032 f
  A_reg_2_/D (DFFX1)                               0.0821    0.0000 *   0.8032 f
  data arrival time                                                     0.8032

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.8032
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0489


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U177/IN1 (NAND2X0)                               0.1212    0.0003 *   0.7176 f
  U177/QN (NAND2X0)                                0.0746    0.0456     0.7632 r
  n180 (net)                     1       2.5834              0.0000     0.7632 r
  U175/IN1 (NAND2X0)                               0.0746    0.0000 *   0.7632 r
  U175/QN (NAND2X0)                                0.0746    0.0416     0.8048 f
  N20 (net)                      1       2.5484              0.0000     0.8048 f
  A_reg_0_/D (DFFX1)                               0.0746    0.0000 *   0.8048 f
  data arrival time                                                     0.8048

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.8048
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0491


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6794 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7286 f
  n183 (net)                     1       2.3187              0.0000     0.7286 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7286 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7719 r
  N21 (net)                      1       3.3638              0.0000     0.7719 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7719 r
  data arrival time                                                     0.7719

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7719
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0502


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U162/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7177 f
  U162/QN (NAND2X0)                                0.0765    0.0468     0.7646 r
  n241 (net)                     1       2.8038              0.0000     0.7646 r
  U160/IN1 (NAND2X0)                               0.0765    0.0000 *   0.7646 r
  U160/QN (NAND2X0)                                0.0716    0.0397     0.8043 f
  N27 (net)                      1       2.1263              0.0000     0.8043 f
  A_reg_7_/D (DFFX1)                               0.0716    0.0000 *   0.8043 f
  data arrival time                                                     0.8043

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.8043
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0503


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U177/IN1 (NAND2X0)                               0.1212    0.0003 *   0.7164 f
  U177/QN (NAND2X0)                                0.0746    0.0456     0.7619 r
  n180 (net)                     1       2.5834              0.0000     0.7619 r
  U175/IN1 (NAND2X0)                               0.0746    0.0000 *   0.7619 r
  U175/QN (NAND2X0)                                0.0746    0.0416     0.8036 f
  N20 (net)                      1       2.5484              0.0000     0.8036 f
  A_reg_0_/D (DFFX1)                               0.0746    0.0000 *   0.8036 f
  data arrival time                                                     0.8036

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0461     0.8539
  data required time                                                    0.8539
  -------------------------------------------------------------------------------
  data required time                                                    0.8539
  data arrival time                                                    -0.8036
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0503


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6748 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7316 f
  n119 (net)                     1       3.9640              0.0000     0.7316 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7317 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.7730 r
  N44 (net)                      1       2.5577              0.0000     0.7730 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7730 r
  data arrival time                                                     0.7730

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7730
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0506


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6749 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7306 f
  n121 (net)                     1       3.7605              0.0000     0.7306 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7307 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.7725 r
  N45 (net)                      1       2.6997              0.0000     0.7725 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7725 r
  data arrival time                                                     0.7725

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7725
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0507


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U174/IN1 (NAND2X0)                               0.1447    0.0006 *   0.6789 r
  U174/QN (NAND2X0)                                0.0752    0.0492     0.7281 f
  n183 (net)                     1       2.3187              0.0000     0.7281 f
  U172/IN1 (NAND2X0)                               0.0752    0.0000 *   0.7281 f
  U172/QN (NAND2X0)                                0.1043    0.0433     0.7714 r
  N21 (net)                      1       3.3638              0.0000     0.7714 r
  A_reg_1_/D (DFFX1)                               0.1043    0.0000 *   0.7714 r
  data arrival time                                                     0.7714

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_1_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0779     0.8221
  data required time                                                    0.8221
  -------------------------------------------------------------------------------
  data required time                                                    0.8221
  data arrival time                                                    -0.7714
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0507


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6748 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7328 f
  n109 (net)                     1       2.8482              0.0000     0.7328 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7328 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7732 r
  N39 (net)                      1       2.3022              0.0000     0.7732 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7732 r
  data arrival time                                                     0.7732

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7732
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0509


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.2576 f
  n339 (net)                     2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5830 r
  n351 (net)                    33      78.0726              0.0000     0.5830 r
  U217/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5849 r
  U217/QN (NAND2X0)                                0.2131    0.1025     0.6874 f
  n312 (net)                     1       4.5289              0.0000     0.6874 f
  A_reg_13_/SETB (DFFSSRX1)                        0.2131    0.0001 *   0.6875 f
  data arrival time                                                     0.6875

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1611     0.7389
  data required time                                                    0.7389
  -------------------------------------------------------------------------------
  data required time                                                    0.7389
  data arrival time                                                    -0.6875
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0514


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U162/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7165 f
  U162/QN (NAND2X0)                                0.0765    0.0468     0.7633 r
  n241 (net)                     1       2.8038              0.0000     0.7633 r
  U160/IN1 (NAND2X0)                               0.0765    0.0000 *   0.7633 r
  U160/QN (NAND2X0)                                0.0716    0.0397     0.8031 f
  N27 (net)                      1       2.1263              0.0000     0.8031 f
  A_reg_7_/D (DFFX1)                               0.0716    0.0000 *   0.8031 f
  data arrival time                                                     0.8031

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.8031
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0515


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U128/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6736 r
  U128/QN (NAND2X0)                                0.0901    0.0568     0.7304 f
  n119 (net)                     1       3.9640              0.0000     0.7304 f
  U126/IN1 (NAND2X0)                               0.0901    0.0000 *   0.7304 f
  U126/QN (NAND2X0)                                0.0964    0.0413     0.7718 r
  N44 (net)                      1       2.5577              0.0000     0.7718 r
  B_reg_7_/D (DFFX1)                               0.0964    0.0000 *   0.7718 r
  data arrival time                                                     0.7718

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0764     0.8236
  data required time                                                    0.8236
  -------------------------------------------------------------------------------
  data required time                                                    0.8236
  data arrival time                                                    -0.7718
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0518


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U131/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6736 r
  U131/QN (NAND2X0)                                0.0886    0.0558     0.7294 f
  n121 (net)                     1       3.7605              0.0000     0.7294 f
  U129/IN1 (NAND2X0)                               0.0886    0.0000 *   0.7294 f
  U129/QN (NAND2X0)                                0.0984    0.0419     0.7713 r
  N45 (net)                      1       2.6997              0.0000     0.7713 r
  B_reg_8_/D (DFFX1)                               0.0984    0.0000 *   0.7713 r
  data arrival time                                                     0.7713

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_8_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7713
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0519


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.7176 f
  data arrival time                                                     0.7176

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.7176
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0520


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6736 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7316 f
  n109 (net)                     1       2.8482              0.0000     0.7316 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7316 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7720 r
  N39 (net)                      1       2.3022              0.0000     0.7720 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7720 r
  data arrival time                                                     0.7720

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7720
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0521


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.7174 f
  data arrival time                                                     0.7174

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.7174
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0522


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  U119/IN2 (NAND2X0)                               0.1679    0.0002 *   0.6974 f
  U119/QN (NAND2X0)                                0.0998    0.0633     0.7607 r
  n117 (net)                     1       3.6726              0.0000     0.7607 r
  U117/IN1 (NAND2X0)                               0.0998    0.0000 *   0.7607 r
  U117/QN (NAND2X0)                                0.0706    0.0416     0.8023 f
  N43 (net)                      1       1.9094              0.0000     0.8023 f
  B_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.8023 f
  data arrival time                                                     0.8023

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.8023
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0525


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U134/IN2 (NAND2X0)                               0.1679    0.0002 *   0.7037 f
  U134/QN (NAND2X0)                                0.0916    0.0575     0.7612 r
  n115 (net)                     1       2.6798              0.0000     0.7612 r
  U132/IN1 (NAND2X0)                               0.0916    0.0000 *   0.7612 r
  U132/QN (NAND2X0)                                0.0701    0.0406     0.8018 f
  N42 (net)                      1       1.9200              0.0000     0.8018 f
  B_reg_5_/D (DFFX1)                               0.0701    0.0000 *   0.8018 f
  data arrival time                                                     0.8018

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0451     0.8549
  data required time                                                    0.8549
  -------------------------------------------------------------------------------
  data required time                                                    0.8549
  data arrival time                                                    -0.8018
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0532


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.7164 f
  data arrival time                                                     0.7164

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.7164
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0532


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2402 r
  n339 (net)                     2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5952 f
  n351 (net)                    33      78.0726              0.0000     0.5952 f
  U214/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5970 f
  U214/QN (NAND2X0)                                0.2296    0.1122     0.7091 r
  n287 (net)                     1       6.4075              0.0000     0.7091 r
  A_reg_11_/SETB (DFFSSRX1)                        0.2296    0.0001 *   0.7093 r
  data arrival time                                                     0.7093

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1374     0.7626
  data required time                                                    0.7626
  -------------------------------------------------------------------------------
  data required time                                                    0.7626
  data arrival time                                                    -0.7093
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0533


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6794 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7270 f
  n201 (net)                     1       2.0703              0.0000     0.7270 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7270 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7688 r
  N23 (net)                      1       3.1237              0.0000     0.7688 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7689 r
  data arrival time                                                     0.7689

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7689
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0533


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.7161 f
  data arrival time                                                     0.7161

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.7161
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0535


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.7037 f
  data arrival time                                                     0.7037

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.7037
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0535


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6791 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7269 f
  n192 (net)                     1       2.0836              0.0000     0.7269 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7269 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7690 r
  N22 (net)                      1       3.1699              0.0000     0.7690 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7690 r
  data arrival time                                                     0.7690

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7690
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0535


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.7036 f
  data arrival time                                                     0.7036

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.7036
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0535


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U146/IN1 (NAND2X0)                               0.1212    0.0007 *   0.7180 f
  U146/QN (NAND2X0)                                0.0719    0.0437     0.7617 r
  n269 (net)                     1       2.2586              0.0000     0.7617 r
  U144/IN1 (NAND2X0)                               0.0719    0.0000 *   0.7617 r
  U144/QN (NAND2X0)                                0.0715    0.0392     0.8009 f
  N29 (net)                      1       2.1366              0.0000     0.8009 f
  A_reg_9_/D (DFFX1)                               0.0715    0.0000 *   0.8009 f
  data arrival time                                                     0.8009

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.8009
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0537


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U166/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6788 r
  U166/QN (NAND2X0)                                0.0732    0.0476     0.7264 f
  n201 (net)                     1       2.0703              0.0000     0.7264 f
  U164/IN1 (NAND2X0)                               0.0732    0.0000 *   0.7265 f
  U164/QN (NAND2X0)                                0.1040    0.0418     0.7683 r
  N23 (net)                      1       3.1237              0.0000     0.7683 r
  A_reg_3_/D (DFFX1)                               0.1040    0.0000 *   0.7683 r
  data arrival time                                                     0.7683

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0778     0.8222
  data required time                                                    0.8222
  -------------------------------------------------------------------------------
  data required time                                                    0.8222
  data arrival time                                                    -0.7683
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0539


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U171/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6786 r
  U171/QN (NAND2X0)                                0.0733    0.0477     0.7263 f
  n192 (net)                     1       2.0836              0.0000     0.7263 f
  U169/IN1 (NAND2X0)                               0.0733    0.0000 *   0.7263 f
  U169/QN (NAND2X0)                                0.1023    0.0421     0.7684 r
  N22 (net)                      1       3.1699              0.0000     0.7684 r
  A_reg_2_/D (DFFX1)                               0.1023    0.0000 *   0.7684 r
  data arrival time                                                     0.7684

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0775     0.8225
  data required time                                                    0.8225
  -------------------------------------------------------------------------------
  data required time                                                    0.8225
  data arrival time                                                    -0.7684
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0541


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                 0.1138    0.0847     0.3167 f
  n245 (net)                     5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3557 r
  n80 (net)                      1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3858 f
  n83 (net)                      1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4122 r
  n84 (net)                      1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4408 f
  n88 (net)                      1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4672 r
  n89 (net)                      1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4933 f
  n93 (net)                      1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5242 r
  n96 (net)                      1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5676 f
  n103 (net)                     1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.6021 r
  n348 (net)                     2       5.5194              0.0000     0.6021 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.6021 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.7035 f
  n131 (net)                    16      31.1919              0.0000     0.7035 f
  U122/IN2 (NAND2X0)                               0.1679    0.0001 *   0.7036 f
  U122/QN (NAND2X0)                                0.0848    0.0528     0.7563 r
  n111 (net)                     1       1.8655              0.0000     0.7563 r
  U120/IN1 (NAND2X0)                               0.0848    0.0000 *   0.7563 r
  U120/QN (NAND2X0)                                0.0790    0.0422     0.7985 f
  N40 (net)                      1       2.3832              0.0000     0.7985 f
  B_reg_3_/D (DFFX1)                               0.0790    0.0000 *   0.7985 f
  data arrival time                                                     0.7985

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0472     0.8528
  data required time                                                    0.8528
  -------------------------------------------------------------------------------
  data required time                                                    0.8528
  data arrival time                                                    -0.7985
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0543


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6792 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7300 f
  n180 (net)                     1       2.5834              0.0000     0.7300 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7300 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7696 r
  N20 (net)                      1       2.5484              0.0000     0.7696 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7696 r
  data arrival time                                                     0.7696

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7696
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0544


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U146/IN1 (NAND2X0)                               0.1212    0.0007 *   0.7168 f
  U146/QN (NAND2X0)                                0.0719    0.0437     0.7605 r
  n269 (net)                     1       2.2586              0.0000     0.7605 r
  U144/IN1 (NAND2X0)                               0.0719    0.0000 *   0.7605 r
  U144/QN (NAND2X0)                                0.0715    0.0392     0.7997 f
  N29 (net)                      1       2.1366              0.0000     0.7997 f
  A_reg_9_/D (DFFX1)                               0.0715    0.0000 *   0.7997 f
  data arrival time                                                     0.7997

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0454     0.8546
  data required time                                                    0.8546
  -------------------------------------------------------------------------------
  data required time                                                    0.8546
  data arrival time                                                    -0.7997
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0549


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U177/IN1 (NAND2X0)                               0.1447    0.0003 *   0.6786 r
  U177/QN (NAND2X0)                                0.0774    0.0508     0.7295 f
  n180 (net)                     1       2.5834              0.0000     0.7295 f
  U175/IN1 (NAND2X0)                               0.0774    0.0000 *   0.7295 f
  U175/QN (NAND2X0)                                0.0940    0.0396     0.7691 r
  N20 (net)                      1       2.5484              0.0000     0.7691 r
  A_reg_0_/D (DFFX1)                               0.0940    0.0000 *   0.7691 r
  data arrival time                                                     0.7691

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_0_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7691
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0550


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U211/IN2 (NAND2X1)                               0.1070    0.0001 *   0.3106 f
  U211/QN (NAND2X1)                                0.0602    0.0385     0.3491 r
  n83 (net)                      1       3.1055              0.0000     0.3491 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3491 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3788 f
  n84 (net)                      1       2.9899              0.0000     0.3788 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3788 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4041 r
  n88 (net)                      1       3.0949              0.0000     0.4041 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4041 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4339 f
  n89 (net)                      1       3.0604              0.0000     0.4339 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4339 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4569 r
  n93 (net)                      1       1.9903              0.0000     0.4569 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4569 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4920 f
  n96 (net)                      1       1.9245              0.0000     0.4920 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4920 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5311 r
  n103 (net)                     1       3.3727              0.0000     0.5311 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5311 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5688 f
  n348 (net)                     2       5.5194              0.0000     0.5688 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5688 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6706 r
  n131 (net)                    16      31.1919              0.0000     0.6706 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6707 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7287 f
  n109 (net)                     1       2.8482              0.0000     0.7287 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7287 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7691 r
  N39 (net)                      1       2.3022              0.0000     0.7691 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7691 r
  data arrival time                                                     0.7691

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7691
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0550


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U159/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7178 f
  U159/QN (NAND2X0)                                0.0692    0.0419     0.7596 r
  n207 (net)                     1       1.9254              0.0000     0.7596 r
  U157/IN1 (NAND2X0)                               0.0692    0.0000 *   0.7596 r
  U157/QN (NAND2X0)                                0.0739    0.0393     0.7989 f
  N24 (net)                      1       2.2321              0.0000     0.7989 f
  A_reg_4_/D (DFFX1)                               0.0739    0.0000 *   0.7989 f
  data arrival time                                                     0.7989

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0460     0.8540
  data required time                                                    0.8540
  -------------------------------------------------------------------------------
  data required time                                                    0.8540
  data arrival time                                                    -0.7989
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0551


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6793 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7315 f
  n241 (net)                     1       2.8038              0.0000     0.7315 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7315 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7693 r
  N27 (net)                      1       2.1263              0.0000     0.7693 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7693 r
  data arrival time                                                     0.7693

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7693
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0554


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3076 r
  n135 (net)                     1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3487 f
  n231 (net)                     3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3779 r
  n142 (net)                     1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4070 f
  n145 (net)                     1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4319 r
  n148 (net)                     1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4578 f
  n150 (net)                     1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4875 r
  n155 (net)                     1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5228 f
  n161 (net)                     1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5554 r
  n164 (net)                     1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5967 f
  n177 (net)                     1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6403 r
  n349 (net)                     2       9.6637              0.0000     0.6403 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6404 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7173 f
  n335 (net)                    16      40.2492              0.0000     0.7173 f
  U152/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7178 f
  U152/QN (NAND2X0)                                0.0707    0.0429     0.7607 r
  n229 (net)                     1       2.1087              0.0000     0.7607 r
  U150/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7607 r
  U150/QN (NAND2X0)                                0.0706    0.0383     0.7990 f
  N26 (net)                      1       1.9984              0.0000     0.7990 f
  A_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.7990 f
  data arrival time                                                     0.7990

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.7990
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0559


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U211/IN2 (NAND2X1)                               0.1070    0.0001 *   0.3097 f
  U211/QN (NAND2X1)                                0.0602    0.0385     0.3482 r
  n83 (net)                      1       3.1055              0.0000     0.3482 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3482 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3779 f
  n84 (net)                      1       2.9899              0.0000     0.3779 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3779 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4032 r
  n88 (net)                      1       3.0949              0.0000     0.4032 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4032 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4330 f
  n89 (net)                      1       3.0604              0.0000     0.4330 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4330 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4559 r
  n93 (net)                      1       1.9903              0.0000     0.4559 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4560 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4911 f
  n96 (net)                      1       1.9245              0.0000     0.4911 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4911 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5302 r
  n103 (net)                     1       3.3727              0.0000     0.5302 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5302 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5678 f
  n348 (net)                     2       5.5194              0.0000     0.5678 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5679 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6696 r
  n131 (net)                    16      31.1919              0.0000     0.6696 r
  U140/IN1 (NAND2X0)                               0.2021    0.0001 *   0.6697 r
  U140/QN (NAND2X0)                                0.0929    0.0580     0.7277 f
  n109 (net)                     1       2.8482              0.0000     0.7277 f
  U138/IN1 (NAND2X0)                               0.0929    0.0000 *   0.7278 f
  U138/QN (NAND2X0)                                0.0939    0.0404     0.7681 r
  N39 (net)                      1       2.3022              0.0000     0.7681 r
  B_reg_2_/D (DFFX1)                               0.0939    0.0000 *   0.7682 r
  data arrival time                                                     0.7682

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_2_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0759     0.8241
  data required time                                                    0.8241
  -------------------------------------------------------------------------------
  data required time                                                    0.8241
  data arrival time                                                    -0.7682
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0559


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_7_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U162/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6788 r
  U162/QN (NAND2X0)                                0.0792    0.0522     0.7310 f
  n241 (net)                     1       2.8038              0.0000     0.7310 f
  U160/IN1 (NAND2X0)                               0.0792    0.0000 *   0.7310 f
  U160/QN (NAND2X0)                                0.0906    0.0378     0.7688 r
  N27 (net)                      1       2.1263              0.0000     0.7688 r
  A_reg_7_/D (DFFX1)                               0.0906    0.0000 *   0.7688 r
  data arrival time                                                     0.7688

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_7_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7688
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0560


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5202 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5847 f
  n323 (net)                     4      10.0887              0.0000     0.5847 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5847 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6295 r
  n308 (net)                     1       3.2127              0.0000     0.6295 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6295 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6789 f
  n310 (net)                     1       6.8303              0.0000     0.6789 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6791 f
  U445/Q (XOR2X1)                                  0.0367    0.0714     0.7505 r
  n311 (net)                     1       1.6213              0.0000     0.7505 r
  A_reg_13_/D (DFFSSRX1)                           0.0367    0.0000 *   0.7505 r
  data arrival time                                                     0.7505

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0935     0.8065
  data required time                                                    0.8065
  -------------------------------------------------------------------------------
  data required time                                                    0.8065
  data arrival time                                                    -0.7505
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0560


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U159/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7165 f
  U159/QN (NAND2X0)                                0.0692    0.0419     0.7584 r
  n207 (net)                     1       1.9254              0.0000     0.7584 r
  U157/IN1 (NAND2X0)                               0.0692    0.0000 *   0.7584 r
  U157/QN (NAND2X0)                                0.0739    0.0393     0.7977 f
  N24 (net)                      1       2.2321              0.0000     0.7977 f
  A_reg_4_/D (DFFX1)                               0.0739    0.0000 *   0.7977 f
  data arrival time                                                     0.7977

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0460     0.8540
  data required time                                                    0.8540
  -------------------------------------------------------------------------------
  data required time                                                    0.8540
  data arrival time                                                    -0.7977
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0564


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6749 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7301 f
  n117 (net)                     1       3.6726              0.0000     0.7301 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7302 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7679 r
  N43 (net)                      1       1.9094              0.0000     0.7679 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7679 r
  data arrival time                                                     0.7679

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7679
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0570


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                 0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                  0.0743    0.0537     0.2764 f
  n202 (net)                     3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                 0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                  0.0488    0.0299     0.3064 r
  n135 (net)                     1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                               0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                0.0620    0.0411     0.3475 f
  n231 (net)                     3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3766 r
  n142 (net)                     1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.4058 f
  n145 (net)                     1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4307 r
  n148 (net)                     1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4566 f
  n150 (net)                     1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4863 r
  n155 (net)                     1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5216 f
  n161 (net)                     1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5542 r
  n164 (net)                     1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5955 f
  n177 (net)                     1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6391 r
  n349 (net)                     2       9.6637              0.0000     0.6391 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6392 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.7160 f
  n335 (net)                    16      40.2492              0.0000     0.7160 f
  U152/IN1 (NAND2X0)                               0.1212    0.0005 *   0.7165 f
  U152/QN (NAND2X0)                                0.0707    0.0429     0.7594 r
  n229 (net)                     1       2.1087              0.0000     0.7594 r
  U150/IN1 (NAND2X0)                               0.0707    0.0000 *   0.7594 r
  U150/QN (NAND2X0)                                0.0706    0.0383     0.7977 f
  N26 (net)                      1       1.9984              0.0000     0.7977 f
  A_reg_6_/D (DFFX1)                               0.0706    0.0000 *   0.7977 f
  data arrival time                                                     0.7977

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0452     0.8548
  data required time                                                    0.8548
  -------------------------------------------------------------------------------
  data required time                                                    0.8548
  data arrival time                                                    -0.7977
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0571


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5202 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5847 f
  n323 (net)                     4      10.0887              0.0000     0.5847 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5847 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6295 r
  n308 (net)                     1       3.2127              0.0000     0.6295 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6295 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6789 f
  n310 (net)                     1       6.8303              0.0000     0.6789 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6791 f
  U445/Q (XOR2X1)                                  0.0344    0.0735     0.7525 f
  n311 (net)                     1       1.6213              0.0000     0.7525 f
  A_reg_13_/D (DFFSSRX1)                           0.0344    0.0000 *   0.7525 f
  data arrival time                                                     0.7525

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0899     0.8101
  data required time                                                    0.8101
  -------------------------------------------------------------------------------
  data required time                                                    0.8101
  data arrival time                                                    -0.7525
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0576


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U119/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6737 r
  U119/QN (NAND2X0)                                0.0879    0.0552     0.7289 f
  n117 (net)                     1       3.6726              0.0000     0.7289 f
  U117/IN1 (NAND2X0)                               0.0879    0.0000 *   0.7289 f
  U117/QN (NAND2X0)                                0.0894    0.0377     0.7667 r
  N43 (net)                      1       1.9094              0.0000     0.7667 r
  B_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7667 r
  data arrival time                                                     0.7667

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7667
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0582


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5175 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5820 f
  n323 (net)                     4      10.0887              0.0000     0.5820 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5821 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6268 r
  n308 (net)                     1       3.2127              0.0000     0.6268 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6269 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6763 f
  n310 (net)                     1       6.8303              0.0000     0.6763 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6764 f
  U445/Q (XOR2X1)                                  0.0367    0.0714     0.7478 r
  n311 (net)                     1       1.6213              0.0000     0.7478 r
  A_reg_13_/D (DFFSSRX1)                           0.0367    0.0000 *   0.7478 r
  data arrival time                                                     0.7478

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0935     0.8065
  data required time                                                    0.8065
  -------------------------------------------------------------------------------
  data required time                                                    0.8065
  data arrival time                                                    -0.7478
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0587


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.6796 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7284 f
  n269 (net)                     1       2.2586              0.0000     0.7284 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7284 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7656 r
  N29 (net)                      1       2.1366              0.0000     0.7656 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7656 r
  data arrival time                                                     0.7656

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7656
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0591


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  U134/IN2 (NAND2X0)                               0.1679    0.0002 *   0.6974 f
  U134/QN (NAND2X0)                                0.0916    0.0575     0.7548 r
  n115 (net)                     1       2.6798              0.0000     0.7548 r
  U132/IN1 (NAND2X0)                               0.0916    0.0000 *   0.7549 r
  U132/QN (NAND2X0)                                0.0701    0.0406     0.7955 f
  N42 (net)                      1       1.9200              0.0000     0.7955 f
  B_reg_5_/D (DFFX1)                               0.0701    0.0000 *   0.7955 f
  data arrival time                                                     0.7955

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0451     0.8549
  data required time                                                    0.8549
  -------------------------------------------------------------------------------
  data required time                                                    0.8549
  data arrival time                                                    -0.7955
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0595


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U146/IN1 (NAND2X0)                               0.1447    0.0007 *   0.6790 r
  U146/QN (NAND2X0)                                0.0747    0.0488     0.7278 f
  n269 (net)                     1       2.2586              0.0000     0.7278 f
  U144/IN1 (NAND2X0)                               0.0747    0.0000 *   0.7278 f
  U144/QN (NAND2X0)                                0.0904    0.0373     0.7651 r
  N29 (net)                      1       2.1366              0.0000     0.7651 r
  A_reg_9_/D (DFFX1)                               0.0904    0.0000 *   0.7651 r
  data arrival time                                                     0.7651

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_9_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0753     0.8247
  data required time                                                    0.8247
  -------------------------------------------------------------------------------
  data required time                                                    0.8247
  data arrival time                                                    -0.7651
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0596


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6973 f
  data arrival time                                                     0.6973

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6973
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0598


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6973 f
  data arrival time                                                     0.6973

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6973
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0599


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5175 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5820 f
  n323 (net)                     4      10.0887              0.0000     0.5820 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5821 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6268 r
  n308 (net)                     1       3.2127              0.0000     0.6268 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6269 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6763 f
  n310 (net)                     1       6.8303              0.0000     0.6763 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6764 f
  U445/Q (XOR2X1)                                  0.0344    0.0735     0.7499 f
  n311 (net)                     1       1.6213              0.0000     0.7499 f
  A_reg_13_/D (DFFSSRX1)                           0.0344    0.0000 *   0.7499 f
  data arrival time                                                     0.7499

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0899     0.8101
  data required time                                                    0.8101
  -------------------------------------------------------------------------------
  data required time                                                    0.8101
  data arrival time                                                    -0.7499
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0602


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                 0.0626    0.0343     0.2439 r
  n78 (net)                      1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3104 f
  n245 (net)                     5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3494 r
  n80 (net)                      1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3795 f
  n83 (net)                      1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.4058 r
  n84 (net)                      1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4345 f
  n88 (net)                      1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4609 r
  n89 (net)                      1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4870 f
  n93 (net)                      1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5179 r
  n96 (net)                      1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5613 f
  n103 (net)                     1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5958 r
  n348 (net)                     2       5.5194              0.0000     0.5958 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5958 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6972 f
  n131 (net)                    16      31.1919              0.0000     0.6972 f
  U122/IN2 (NAND2X0)                               0.1679    0.0001 *   0.6973 f
  U122/QN (NAND2X0)                                0.0848    0.0528     0.7500 r
  n111 (net)                     1       1.8655              0.0000     0.7500 r
  U120/IN1 (NAND2X0)                               0.0848    0.0000 *   0.7500 r
  U120/QN (NAND2X0)                                0.0790    0.0422     0.7922 f
  N40 (net)                      1       2.3832              0.0000     0.7922 f
  B_reg_3_/D (DFFX1)                               0.0790    0.0000 *   0.7922 f
  data arrival time                                                     0.7922

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0472     0.8528
  data required time                                                    0.8528
  -------------------------------------------------------------------------------
  data required time                                                    0.8528
  data arrival time                                                    -0.7922
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0606


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6793 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7261 f
  n207 (net)                     1       1.9254              0.0000     0.7261 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7261 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7634 r
  N24 (net)                      1       2.2321              0.0000     0.7634 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7635 r
  data arrival time                                                     0.7635

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7635
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0608


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0510    0.1666     0.1666 r
  A[5] (net)                     2       9.3748              0.0000     0.1666 r
  U86/IN2 (NOR2X0)                                 0.0510    0.0002 *   0.1668 r
  U86/QN (NOR2X0)                                  0.0812    0.0589     0.2257 f
  n220 (net)                     3       8.4432              0.0000     0.2257 f
  U111/IN1 (NOR2X1)                                0.0812    0.0000 *   0.2258 f
  U111/QN (NOR2X1)                                 0.1199    0.0662     0.2920 r
  n242 (net)                     5      14.8909              0.0000     0.2920 r
  U352/INP (INVX0)                                 0.1199    0.0001 *   0.2921 r
  U352/ZN (INVX0)                                  0.0480    0.0310     0.3231 f
  n143 (net)                     1       2.1713              0.0000     0.3231 f
  U244/IN1 (NAND2X0)                               0.0480    0.0000 *   0.3231 f
  U244/QN (NAND2X0)                                0.0794    0.0368     0.3600 r
  n144 (net)                     1       3.0815              0.0000     0.3600 r
  U243/IN2 (NAND2X1)                               0.0794    0.0000 *   0.3600 r
  U243/QN (NAND2X1)                                0.0414    0.0294     0.3893 f
  n148 (net)                     1       2.9822              0.0000     0.3893 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3894 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4125 r
  n150 (net)                     1       2.1442              0.0000     0.4125 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4125 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4451 f
  n155 (net)                     1       1.9278              0.0000     0.4451 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4451 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4768 r
  n161 (net)                     1       1.8571              0.0000     0.4768 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4768 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5139 f
  n164 (net)                     1       1.9736              0.0000     0.5139 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5139 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5520 r
  n177 (net)                     1       3.1484              0.0000     0.5520 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5520 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6018 f
  n349 (net)                     2       9.6637              0.0000     0.6018 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6019 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6788 r
  n335 (net)                    16      40.2492              0.0000     0.6788 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6793 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7272 f
  n229 (net)                     1       2.1087              0.0000     0.7272 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7272 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7636 r
  N26 (net)                      1       1.9984              0.0000     0.7636 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7636 r
  data arrival time                                                     0.7636

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7636
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0613


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U159/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6788 r
  U159/QN (NAND2X0)                                0.0720    0.0467     0.7255 f
  n207 (net)                     1       1.9254              0.0000     0.7255 f
  U157/IN1 (NAND2X0)                               0.0720    0.0000 *   0.7255 f
  U157/QN (NAND2X0)                                0.0931    0.0374     0.7629 r
  N24 (net)                      1       2.2321              0.0000     0.7629 r
  A_reg_4_/D (DFFX1)                               0.0931    0.0000 *   0.7629 r
  data arrival time                                                     0.7629

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_4_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0758     0.8242
  data required time                                                    0.8242
  -------------------------------------------------------------------------------
  data required time                                                    0.8242
  data arrival time                                                    -0.7629
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0613


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U97/IN1 (NOR2X1)                                 0.0656    0.0002 *   0.1393 r
  U97/QN (NOR2X1)                                  0.0657    0.0485     0.1878 f
  n193 (net)                     3       8.2452              0.0000     0.1878 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.1878 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2334 r
  n202 (net)                     3       8.0135              0.0000     0.2334 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2335 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2655 f
  n135 (net)                     1       3.1998              0.0000     0.2655 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2655 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3033 r
  n231 (net)                     3       8.6688              0.0000     0.3033 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3033 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3355 f
  n142 (net)                     1       3.3783              0.0000     0.3355 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3355 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3616 r
  n145 (net)                     1       3.1618              0.0000     0.3616 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3616 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.3888 f
  n148 (net)                     1       2.9822              0.0000     0.3888 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.3888 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4120 r
  n150 (net)                     1       2.1442              0.0000     0.4120 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4120 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4446 f
  n155 (net)                     1       1.9278              0.0000     0.4446 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4446 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4763 r
  n161 (net)                     1       1.8571              0.0000     0.4763 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4763 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5133 f
  n164 (net)                     1       1.9736              0.0000     0.5133 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5133 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5514 r
  n177 (net)                     1       3.1484              0.0000     0.5514 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5514 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6012 f
  n349 (net)                     2       9.6637              0.0000     0.6012 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6013 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.6783 r
  n335 (net)                    16      40.2492              0.0000     0.6783 r
  U152/IN1 (NAND2X0)                               0.1447    0.0005 *   0.6788 r
  U152/QN (NAND2X0)                                0.0735    0.0479     0.7267 f
  n229 (net)                     1       2.1087              0.0000     0.7267 f
  U150/IN1 (NAND2X0)                               0.0735    0.0000 *   0.7267 f
  U150/QN (NAND2X0)                                0.0894    0.0364     0.7631 r
  N26 (net)                      1       1.9984              0.0000     0.7631 r
  A_reg_6_/D (DFFX1)                               0.0894    0.0000 *   0.7631 r
  data arrival time                                                     0.7631

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_6_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0751     0.8249
  data required time                                                    0.8249
  -------------------------------------------------------------------------------
  data required time                                                    0.8249
  data arrival time                                                    -0.7631
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0618


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U93/INP (INVX0)                                  0.1074    0.0000 *   0.3224 f
  U93/ZN (INVX0)                                   0.0667    0.0402     0.3627 r
  n248 (net)                     2       4.8781              0.0000     0.3627 r
  U368/IN1 (NOR2X0)                                0.0667    0.0000 *   0.3627 r
  U368/QN (NOR2X0)                                 0.0637    0.0371     0.3998 f
  n254 (net)                     1       2.7948              0.0000     0.3998 f
  U83/IN3 (NOR4X1)                                 0.0637    0.0000 *   0.3998 f
  U83/QN (NOR4X1)                                  0.0767    0.1134     0.5132 r
  n290 (net)                     4      18.6992              0.0000     0.5132 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5135 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5780 f
  n323 (net)                     4      10.0887              0.0000     0.5780 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5780 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6228 r
  n308 (net)                     1       3.2127              0.0000     0.6228 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6228 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6722 f
  n310 (net)                     1       6.8303              0.0000     0.6722 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6723 f
  U445/Q (XOR2X1)                                  0.0367    0.0714     0.7437 r
  n311 (net)                     1       1.6213              0.0000     0.7437 r
  A_reg_13_/D (DFFSSRX1)                           0.0367    0.0000 *   0.7437 r
  data arrival time                                                     0.7437

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0935     0.8065
  data required time                                                    0.8065
  -------------------------------------------------------------------------------
  data required time                                                    0.8065
  data arrival time                                                    -0.7437
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0628


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0638    0.1741     0.1741 r
  A[0] (net)                     3      14.4162              0.0000     0.1741 r
  U94/IN2 (NOR2X2)                                 0.0638    0.0001 *   0.1743 r
  U94/QN (NOR2X2)                                  0.0529    0.0427     0.2170 f
  n184 (net)                     3       7.7811              0.0000     0.2170 f
  U375/INP (INVX0)                                 0.0529    0.0000 *   0.2170 f
  U375/ZN (INVX0)                                  0.0427    0.0269     0.2439 r
  n186 (net)                     1       3.1344              0.0000     0.2439 r
  U88/IN1 (NAND2X1)                                0.0427    0.0000 *   0.2439 r
  U88/QN (NAND2X1)                                 0.0559    0.0332     0.2771 f
  n188 (net)                     1       5.7182              0.0000     0.2771 f
  U92/IN1 (NAND2X2)                                0.0559    0.0000 *   0.2771 f
  U92/QN (NAND2X2)                                 0.0632    0.0336     0.3107 r
  n217 (net)                     4      14.1019              0.0000     0.3107 r
  U261/IN1 (NAND2X1)                               0.0632    0.0001 *   0.3108 r
  U261/QN (NAND2X1)                                0.0609    0.0427     0.3534 f
  n244 (net)                     3       7.9028              0.0000     0.3534 f
  U374/IN1 (NOR2X0)                                0.0609    0.0000 *   0.3535 f
  U374/QN (NOR2X0)                                 0.0608    0.0340     0.3874 r
  n256 (net)                     1       2.7275              0.0000     0.3874 r
  U83/IN1 (NOR4X1)                                 0.0608    0.0000 *   0.3874 r
  U83/QN (NOR4X1)                                  0.0695    0.1163     0.5038 f
  n290 (net)                     4      18.6992              0.0000     0.5038 f
  U102/IN1 (NOR2X0)                                0.0695    0.0002 *   0.5040 f
  U102/QN (NOR2X0)                                 0.1157    0.0637     0.5677 r
  n323 (net)                     4      10.0887              0.0000     0.5677 r
  U99/IN1 (NAND2X0)                                0.1157    0.0000 *   0.5678 r
  U99/QN (NAND2X0)                                 0.0754    0.0512     0.6190 f
  n308 (net)                     1       3.2127              0.0000     0.6190 f
  U444/IN1 (NAND3X0)                               0.0754    0.0000 *   0.6190 f
  U444/QN (NAND3X0)                                0.1079    0.0495     0.6685 r
  n310 (net)                     1       6.8303              0.0000     0.6685 r
  U445/IN1 (XOR2X1)                                0.1079    0.0001 *   0.6686 r
  U445/Q (XOR2X1)                                  0.0367    0.0745     0.7432 r
  n311 (net)                     1       1.6213              0.0000     0.7432 r
  A_reg_13_/D (DFFSSRX1)                           0.0367    0.0000 *   0.7432 r
  data arrival time                                                     0.7432

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0935     0.8065
  data required time                                                    0.8065
  -------------------------------------------------------------------------------
  data required time                                                    0.8065
  data arrival time                                                    -0.7432
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0634


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4020 f
  n256 (net)                     1       2.7275              0.0000     0.4020 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4020 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5126 r
  n290 (net)                     4      18.6992              0.0000     0.5126 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5129 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5774 f
  n323 (net)                     4      10.0887              0.0000     0.5774 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5774 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6222 r
  n308 (net)                     1       3.2127              0.0000     0.6222 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6222 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6716 f
  n310 (net)                     1       6.8303              0.0000     0.6716 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6717 f
  U445/Q (XOR2X1)                                  0.0367    0.0714     0.7431 r
  n311 (net)                     1       1.6213              0.0000     0.7431 r
  A_reg_13_/D (DFFSSRX1)                           0.0367    0.0000 *   0.7431 r
  data arrival time                                                     0.7431

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0935     0.8065
  data required time                                                    0.8065
  -------------------------------------------------------------------------------
  data required time                                                    0.8065
  data arrival time                                                    -0.7431
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0634


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6749 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7241 f
  n115 (net)                     1       2.6798              0.0000     0.7241 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7242 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7610 r
  N42 (net)                      1       1.9200              0.0000     0.7610 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7611 r
  data arrival time                                                     0.7611

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7611
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0640


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U93/INP (INVX0)                                  0.1074    0.0000 *   0.3224 f
  U93/ZN (INVX0)                                   0.0667    0.0402     0.3627 r
  n248 (net)                     2       4.8781              0.0000     0.3627 r
  U368/IN1 (NOR2X0)                                0.0667    0.0000 *   0.3627 r
  U368/QN (NOR2X0)                                 0.0637    0.0371     0.3998 f
  n254 (net)                     1       2.7948              0.0000     0.3998 f
  U83/IN3 (NOR4X1)                                 0.0637    0.0000 *   0.3998 f
  U83/QN (NOR4X1)                                  0.0767    0.1134     0.5132 r
  n290 (net)                     4      18.6992              0.0000     0.5132 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5135 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5780 f
  n323 (net)                     4      10.0887              0.0000     0.5780 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5780 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6228 r
  n308 (net)                     1       3.2127              0.0000     0.6228 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6228 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6722 f
  n310 (net)                     1       6.8303              0.0000     0.6722 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6723 f
  U445/Q (XOR2X1)                                  0.0344    0.0735     0.7458 f
  n311 (net)                     1       1.6213              0.0000     0.7458 f
  A_reg_13_/D (DFFSSRX1)                           0.0344    0.0000 *   0.7458 f
  data arrival time                                                     0.7458

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0899     0.8101
  data required time                                                    0.8101
  -------------------------------------------------------------------------------
  data required time                                                    0.8101
  data arrival time                                                    -0.7458
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0643


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4011 f
  n256 (net)                     1       2.7275              0.0000     0.4011 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4011 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5117 r
  n290 (net)                     4      18.6992              0.0000     0.5117 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5119 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5764 f
  n323 (net)                     4      10.0887              0.0000     0.5764 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5765 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6212 r
  n308 (net)                     1       3.2127              0.0000     0.6212 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6213 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6707 f
  n310 (net)                     1       6.8303              0.0000     0.6707 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6708 f
  U445/Q (XOR2X1)                                  0.0367    0.0714     0.7422 r
  n311 (net)                     1       1.6213              0.0000     0.7422 r
  A_reg_13_/D (DFFSSRX1)                           0.0367    0.0000 *   0.7422 r
  data arrival time                                                     0.7422

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0935     0.8065
  data required time                                                    0.8065
  -------------------------------------------------------------------------------
  data required time                                                    0.8065
  data arrival time                                                    -0.7422
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0643


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4020 f
  n256 (net)                     1       2.7275              0.0000     0.4020 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4020 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5126 r
  n290 (net)                     4      18.6992              0.0000     0.5126 r
  U102/IN1 (NOR2X0)                                0.0767    0.0002 *   0.5129 r
  U102/QN (NOR2X0)                                 0.0906    0.0645     0.5774 f
  n323 (net)                     4      10.0887              0.0000     0.5774 f
  U99/IN1 (NAND2X0)                                0.0906    0.0000 *   0.5774 f
  U99/QN (NAND2X0)                                 0.0849    0.0448     0.6222 r
  n308 (net)                     1       3.2127              0.0000     0.6222 r
  U444/IN1 (NAND3X0)                               0.0849    0.0000 *   0.6222 r
  U444/QN (NAND3X0)                                0.0921    0.0494     0.6716 f
  n310 (net)                     1       6.8303              0.0000     0.6716 f
  U445/IN1 (XOR2X1)                                0.0921    0.0001 *   0.6717 f
  U445/Q (XOR2X1)                                  0.0344    0.0735     0.7452 f
  n311 (net)                     1       1.6213              0.0000     0.7452 f
  A_reg_13_/D (DFFSSRX1)                           0.0344    0.0000 *   0.7452 f
  data arrival time                                                     0.7452

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0899     0.8101
  data required time                                                    0.8101
  -------------------------------------------------------------------------------
  data required time                                                    0.8101
  data arrival time                                                    -0.7452
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0649


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                                         0.0470    0.1264     0.1264 r
  n350 (net)                                    1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                               0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                                0.0503    0.0401     0.1665 f
  io_operands_rdy (net)                         2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                                              0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                               0.0663    0.0416     0.2081 r
  n339 (net)                                    2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                                              0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                               0.6740    0.3550     0.5631 f
  n351 (net)                                   33      78.0726              0.0000     0.5631 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.5633 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.6662 r
  n352 (net)                                    2       9.7148              0.0000     0.6662 r
  U296/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.6664 r
  U296/QN (NAND2X0)                                               0.0960    0.0602     0.7266 f
  N67 (net)                                     1       4.4232              0.0000     0.7266 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7266 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7266 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.7266 f
  data arrival time                                                                    0.7266

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.7266
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U134/IN2 (NAND2X0)                               0.2021    0.0002 *   0.6736 r
  U134/QN (NAND2X0)                                0.0804    0.0493     0.7229 f
  n115 (net)                     1       2.6798              0.0000     0.7229 f
  U132/IN1 (NAND2X0)                               0.0804    0.0000 *   0.7229 f
  U132/QN (NAND2X0)                                0.0889    0.0369     0.7598 r
  N42 (net)                      1       1.9200              0.0000     0.7598 r
  B_reg_5_/D (DFFX1)                               0.0889    0.0000 *   0.7598 r
  data arrival time                                                     0.7598

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_5_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0750     0.8250
  data required time                                                    0.8250
  -------------------------------------------------------------------------------
  data required time                                                    0.8250
  data arrival time                                                    -0.7598
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0652


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U284/IN2 (NAND2X0)                               0.0453    0.0002 *   0.1819 f
  U284/QN (NAND2X0)                                0.1100    0.0630     0.2449 r
  n221 (net)                     4       9.1851              0.0000     0.2449 r
  U246/IN1 (NAND2X0)                               0.1100    0.0000 *   0.2449 r
  U246/QN (NAND2X0)                                0.0878    0.0599     0.3048 f
  n140 (net)                     2       5.0647              0.0000     0.3048 f
  U210/IN1 (NAND2X0)                               0.0878    0.0000 *   0.3048 f
  U210/QN (NAND2X0)                                0.0773    0.0488     0.3536 r
  n82 (net)                      1       4.1506              0.0000     0.3536 r
  U209/IN2 (NAND2X1)                               0.0773    0.0000 *   0.3537 r
  U209/QN (NAND2X1)                                0.0418    0.0292     0.3829 f
  n84 (net)                      1       2.9899              0.0000     0.3829 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3829 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4082 r
  n88 (net)                      1       3.0949              0.0000     0.4082 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4082 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4381 f
  n89 (net)                      1       3.0604              0.0000     0.4381 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4381 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4610 r
  n93 (net)                      1       1.9903              0.0000     0.4610 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4610 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4961 f
  n96 (net)                      1       1.9245              0.0000     0.4961 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4961 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5352 r
  n103 (net)                     1       3.3727              0.0000     0.5352 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5352 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5729 f
  n348 (net)                     2       5.5194              0.0000     0.5729 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5729 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6747 r
  n131 (net)                    16      31.1919              0.0000     0.6747 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6748 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7192 f
  n111 (net)                     1       1.8655              0.0000     0.7192 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7192 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7576 r
  N40 (net)                      1       2.3832              0.0000     0.7576 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7576 r
  data arrival time                                                     0.7576

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7576
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0656


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U106/IN2 (NOR2X0)                                0.0895    0.0001 *   0.2213 f
  U106/QN (NOR2X0)                                 0.1276    0.0713     0.2927 r
  n245 (net)                     5      11.7170              0.0000     0.2927 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.2927 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3253 f
  n80 (net)                      1       2.9495              0.0000     0.3253 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3253 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3520 r
  n83 (net)                      1       3.1055              0.0000     0.3520 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3520 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.3817 f
  n84 (net)                      1       2.9899              0.0000     0.3817 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.3817 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4070 r
  n88 (net)                      1       3.0949              0.0000     0.4070 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4070 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4368 f
  n89 (net)                      1       3.0604              0.0000     0.4368 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4368 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4598 r
  n93 (net)                      1       1.9903              0.0000     0.4598 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4598 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.4949 f
  n96 (net)                      1       1.9245              0.0000     0.4949 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.4949 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5340 r
  n103 (net)                     1       3.3727              0.0000     0.5340 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5340 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5717 f
  n348 (net)                     2       5.5194              0.0000     0.5717 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5717 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6735 r
  n131 (net)                    16      31.1919              0.0000     0.6735 r
  U122/IN2 (NAND2X0)                               0.2021    0.0001 *   0.6735 r
  U122/QN (NAND2X0)                                0.0743    0.0444     0.7180 f
  n111 (net)                     1       1.8655              0.0000     0.7180 f
  U120/IN1 (NAND2X0)                               0.0743    0.0000 *   0.7180 f
  U120/QN (NAND2X0)                                0.0986    0.0384     0.7563 r
  N40 (net)                      1       2.3832              0.0000     0.7563 r
  B_reg_3_/D (DFFX1)                               0.0986    0.0000 *   0.7564 r
  data arrival time                                                     0.7564

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_3_/CLK (DFFX1)                                       0.0000     0.9000 r
  library setup time                                        -0.0768     0.8232
  data required time                                                    0.8232
  -------------------------------------------------------------------------------
  data required time                                                    0.8232
  data arrival time                                                    -0.7564
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0668


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.2576 f
  n339 (net)                     2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5830 r
  n351 (net)                    33      78.0726              0.0000     0.5830 r
  U187/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5841 r
  U187/QN (NAND2X0)                                0.1985    0.0894     0.6735 f
  n124 (net)                     1       3.1092              0.0000     0.6735 f
  B_reg_10_/SETB (DFFSSRX1)                        0.1985    0.0000 *   0.6735 f
  data arrival time                                                     0.6735

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1587     0.7413
  data required time                                                    0.7413
  -------------------------------------------------------------------------------
  data required time                                                    0.7413
  data arrival time                                                    -0.6735
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0678


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.2576 f
  n339 (net)                     2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5830 r
  n351 (net)                    33      78.0726              0.0000     0.5830 r
  U179/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5844 r
  U179/QN (NAND2X0)                                0.1979    0.0888     0.6732 f
  n128 (net)                     1       3.0542              0.0000     0.6732 f
  B_reg_13_/SETB (DFFSSRX1)                        0.1979    0.0000 *   0.6733 f
  data arrival time                                                     0.6733

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1586     0.7414
  data required time                                                    0.7414
  -------------------------------------------------------------------------------
  data required time                                                    0.7414
  data arrival time                                                    -0.6733
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0682


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U282/IN2 (NAND2X1)                               0.0432    0.0000 *   0.1616 r
  U282/QN (NAND2X1)                                0.0658    0.0396     0.2012 f
  n195 (net)                     4       9.0705              0.0000     0.2012 f
  U373/IN2 (NOR2X0)                                0.0658    0.0000 *   0.2013 f
  U373/QN (NOR2X0)                                 0.0626    0.0341     0.2354 r
  n78 (net)                      1       2.4146              0.0000     0.2354 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2354 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3018 f
  n245 (net)                     5      11.7170              0.0000     0.3018 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3018 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3408 r
  n80 (net)                      1       2.9495              0.0000     0.3408 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3408 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3709 f
  n83 (net)                      1       3.1055              0.0000     0.3709 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3710 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3973 r
  n84 (net)                      1       2.9899              0.0000     0.3973 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3973 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4259 f
  n88 (net)                      1       3.0949              0.0000     0.4259 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4259 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4523 r
  n89 (net)                      1       3.0604              0.0000     0.4523 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4523 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4784 f
  n93 (net)                      1       1.9903              0.0000     0.4784 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4784 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5093 r
  n96 (net)                      1       1.9245              0.0000     0.5093 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5093 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5528 f
  n103 (net)                     1       3.3727              0.0000     0.5528 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5528 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5872 r
  n348 (net)                     2       5.5194              0.0000     0.5872 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5872 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6886 f
  n131 (net)                    16      31.1919              0.0000     0.6886 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6888 f
  data arrival time                                                     0.6888

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6888
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0684


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U282/IN2 (NAND2X1)                               0.0432    0.0000 *   0.1616 r
  U282/QN (NAND2X1)                                0.0658    0.0396     0.2012 f
  n195 (net)                     4       9.0705              0.0000     0.2012 f
  U373/IN2 (NOR2X0)                                0.0658    0.0000 *   0.2013 f
  U373/QN (NOR2X0)                                 0.0626    0.0341     0.2354 r
  n78 (net)                      1       2.4146              0.0000     0.2354 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2354 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.3018 f
  n245 (net)                     5      11.7170              0.0000     0.3018 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.3018 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3408 r
  n80 (net)                      1       2.9495              0.0000     0.3408 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3408 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3709 f
  n83 (net)                      1       3.1055              0.0000     0.3709 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3710 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3973 r
  n84 (net)                      1       2.9899              0.0000     0.3973 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3973 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4259 f
  n88 (net)                      1       3.0949              0.0000     0.4259 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4259 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4523 r
  n89 (net)                      1       3.0604              0.0000     0.4523 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4523 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4784 f
  n93 (net)                      1       1.9903              0.0000     0.4784 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4784 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.5093 r
  n96 (net)                      1       1.9245              0.0000     0.5093 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.5093 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5528 f
  n103 (net)                     1       3.3727              0.0000     0.5528 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5528 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5872 r
  n348 (net)                     2       5.5194              0.0000     0.5872 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5872 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6886 f
  n131 (net)                    16      31.1919              0.0000     0.6886 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6887 f
  data arrival time                                                     0.6887

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6887
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0684


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2402 r
  n339 (net)                     2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5952 f
  n351 (net)                    33      78.0726              0.0000     0.5952 f
  U217/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5970 f
  U217/QN (NAND2X0)                                0.2103    0.0966     0.6937 r
  n312 (net)                     1       4.5289              0.0000     0.6937 r
  A_reg_13_/SETB (DFFSSRX1)                        0.2103    0.0001 *   0.6937 r
  data arrival time                                                     0.6937

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1365     0.7635
  data required time                                                    0.7635
  -------------------------------------------------------------------------------
  data required time                                                    0.7635
  data arrival time                                                    -0.6937
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0698


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                                         0.0470    0.1264     0.1264 r
  n350 (net)                                    1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                               0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                                0.0503    0.0401     0.1665 f
  io_operands_rdy (net)                         2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                                              0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                               0.0663    0.0416     0.2081 r
  n339 (net)                                    2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                                              0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                               0.6740    0.3550     0.5631 f
  n351 (net)                                   33      78.0726              0.0000     0.5631 f
  U100/INP (INVX0)                                                0.6740    0.0002 *   0.5633 f
  U100/ZN (INVX0)                                                 0.2142    0.1030     0.6662 r
  n352 (net)                                    2       9.7148              0.0000     0.6662 r
  U295/IN2 (NAND2X0)                                              0.2142    0.0002 *   0.6665 r
  U295/QN (NAND2X0)                                               0.0899    0.0557     0.7222 f
  N63 (net)                                     1       3.6086              0.0000     0.7222 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7222 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7222 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.7222 f
  data arrival time                                                                    0.7222

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0714


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  B_reg_10_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.7092 r
  data arrival time                                                     0.7092

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.7092
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0714


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0302    0.1700     0.1700 f
  A[3] (net)                     1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                 0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                  0.0980    0.0527     0.2227 r
  n77 (net)                      3       8.3533              0.0000     0.2227 r
  U373/IN1 (NOR2X0)                                0.0980    0.0000 *   0.2227 r
  U373/QN (NOR2X0)                                 0.0527    0.0395     0.2623 f
  n78 (net)                      1       2.4146              0.0000     0.2623 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2623 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3283 r
  n245 (net)                     5      11.7170              0.0000     0.3283 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3283 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3609 f
  n80 (net)                      1       2.9495              0.0000     0.3609 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3609 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3876 r
  n83 (net)                      1       3.1055              0.0000     0.3876 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3876 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4173 f
  n84 (net)                      1       2.9899              0.0000     0.4173 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4173 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4426 r
  n88 (net)                      1       3.0949              0.0000     0.4426 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4426 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4725 f
  n89 (net)                      1       3.0604              0.0000     0.4725 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4725 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4954 r
  n93 (net)                      1       1.9903              0.0000     0.4954 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4954 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5305 f
  n96 (net)                      1       1.9245              0.0000     0.5305 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5305 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5696 r
  n103 (net)                     1       3.3727              0.0000     0.5696 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5696 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6073 f
  n348 (net)                     2       5.5194              0.0000     0.6073 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6073 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7091 r
  n131 (net)                    16      31.1919              0.0000     0.7091 r
  B_reg_13_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.7092 r
  data arrival time                                                     0.7092

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.7092
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0714


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U352/INP (INVX0)                                 0.1070    0.0001 *   0.3106 f
  U352/ZN (INVX0)                                  0.0500    0.0285     0.3391 r
  n143 (net)                     1       2.1713              0.0000     0.3391 r
  U244/IN1 (NAND2X0)                               0.0500    0.0000 *   0.3391 r
  U244/QN (NAND2X0)                                0.0649    0.0397     0.3788 f
  n144 (net)                     1       3.0815              0.0000     0.3788 f
  U243/IN2 (NAND2X1)                               0.0649    0.0000 *   0.3788 f
  U243/QN (NAND2X1)                                0.0493    0.0326     0.4114 r
  n148 (net)                     1       2.9822              0.0000     0.4114 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4114 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4373 f
  n150 (net)                     1       2.1442              0.0000     0.4373 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4374 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4670 r
  n155 (net)                     1       1.9278              0.0000     0.4670 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4670 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5023 f
  n161 (net)                     1       1.8571              0.0000     0.5023 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5023 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5350 r
  n164 (net)                     1       1.9736              0.0000     0.5350 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5350 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5763 f
  n177 (net)                     1       3.1484              0.0000     0.5763 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5763 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6199 r
  n349 (net)                     2       9.6637              0.0000     0.6199 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6200 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6968 f
  n335 (net)                    16      40.2492              0.0000     0.6968 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.6971 f
  data arrival time                                                     0.6971

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6971
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0725


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U352/INP (INVX0)                                 0.1070    0.0001 *   0.3106 f
  U352/ZN (INVX0)                                  0.0500    0.0285     0.3391 r
  n143 (net)                     1       2.1713              0.0000     0.3391 r
  U244/IN1 (NAND2X0)                               0.0500    0.0000 *   0.3391 r
  U244/QN (NAND2X0)                                0.0649    0.0397     0.3788 f
  n144 (net)                     1       3.0815              0.0000     0.3788 f
  U243/IN2 (NAND2X1)                               0.0649    0.0000 *   0.3788 f
  U243/QN (NAND2X1)                                0.0493    0.0326     0.4114 r
  n148 (net)                     1       2.9822              0.0000     0.4114 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4114 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4373 f
  n150 (net)                     1       2.1442              0.0000     0.4373 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4374 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4670 r
  n155 (net)                     1       1.9278              0.0000     0.4670 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4670 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5023 f
  n161 (net)                     1       1.8571              0.0000     0.5023 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5023 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5350 r
  n164 (net)                     1       1.9736              0.0000     0.5350 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5350 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5763 f
  n177 (net)                     1       3.1484              0.0000     0.5763 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5763 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6199 r
  n349 (net)                     2       9.6637              0.0000     0.6199 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6200 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6968 f
  n335 (net)                    16      40.2492              0.0000     0.6968 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.6969 f
  data arrival time                                                     0.6969

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6969
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0727


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  A_reg_11_/RSTB (DFFSSRX1)                        0.1447    0.0004 *   0.7131 r
  data arrival time                                                     0.7131

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7131
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0734


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U352/INP (INVX0)                                 0.1070    0.0001 *   0.3097 f
  U352/ZN (INVX0)                                  0.0500    0.0285     0.3382 r
  n143 (net)                     1       2.1713              0.0000     0.3382 r
  U244/IN1 (NAND2X0)                               0.0500    0.0000 *   0.3382 r
  U244/QN (NAND2X0)                                0.0649    0.0397     0.3779 f
  n144 (net)                     1       3.0815              0.0000     0.3779 f
  U243/IN2 (NAND2X1)                               0.0649    0.0000 *   0.3779 f
  U243/QN (NAND2X1)                                0.0493    0.0326     0.4105 r
  n148 (net)                     1       2.9822              0.0000     0.4105 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4105 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4364 f
  n150 (net)                     1       2.1442              0.0000     0.4364 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4364 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4661 r
  n155 (net)                     1       1.9278              0.0000     0.4661 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4661 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5014 f
  n161 (net)                     1       1.8571              0.0000     0.5014 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5014 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5340 r
  n164 (net)                     1       1.9736              0.0000     0.5340 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5340 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5753 f
  n177 (net)                     1       3.1484              0.0000     0.5753 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5753 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6189 r
  n349 (net)                     2       9.6637              0.0000     0.6189 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6190 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6959 f
  n335 (net)                    16      40.2492              0.0000     0.6959 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.6962 f
  data arrival time                                                     0.6962

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6962
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0734


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U426/IN2 (NAND4X0)                               0.0718    0.0000 *   0.2835 f
  U426/QN (NAND4X0)                                0.0928    0.0550     0.3385 r
  n139 (net)                     1       4.8584              0.0000     0.3385 r
  U247/IN2 (NAND2X1)                               0.0928    0.0001 *   0.3385 r
  U247/QN (NAND2X1)                                0.0462    0.0313     0.3699 f
  n142 (net)                     1       3.3783              0.0000     0.3699 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3699 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3960 r
  n145 (net)                     1       3.1618              0.0000     0.3960 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3960 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4232 f
  n148 (net)                     1       2.9822              0.0000     0.4232 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4232 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4464 r
  n150 (net)                     1       2.1442              0.0000     0.4464 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4464 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4790 f
  n155 (net)                     1       1.9278              0.0000     0.4790 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4790 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5107 r
  n161 (net)                     1       1.8571              0.0000     0.5107 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5107 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5477 f
  n164 (net)                     1       1.9736              0.0000     0.5477 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5477 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5858 r
  n177 (net)                     1       3.1484              0.0000     0.5858 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5858 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6356 f
  n349 (net)                     2       9.6637              0.0000     0.6356 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6357 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7127 r
  n335 (net)                    16      40.2492              0.0000     0.7127 r
  A_reg_13_/RSTB (DFFSSRX1)                        0.1447    0.0001 *   0.7128 r
  data arrival time                                                     0.7128

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7128
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0736


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U352/INP (INVX0)                                 0.1070    0.0001 *   0.3097 f
  U352/ZN (INVX0)                                  0.0500    0.0285     0.3382 r
  n143 (net)                     1       2.1713              0.0000     0.3382 r
  U244/IN1 (NAND2X0)                               0.0500    0.0000 *   0.3382 r
  U244/QN (NAND2X0)                                0.0649    0.0397     0.3779 f
  n144 (net)                     1       3.0815              0.0000     0.3779 f
  U243/IN2 (NAND2X1)                               0.0649    0.0000 *   0.3779 f
  U243/QN (NAND2X1)                                0.0493    0.0326     0.4105 r
  n148 (net)                     1       2.9822              0.0000     0.4105 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4105 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4364 f
  n150 (net)                     1       2.1442              0.0000     0.4364 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4364 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4661 r
  n155 (net)                     1       1.9278              0.0000     0.4661 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4661 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.5014 f
  n161 (net)                     1       1.8571              0.0000     0.5014 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.5014 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5340 r
  n164 (net)                     1       1.9736              0.0000     0.5340 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5340 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5753 f
  n177 (net)                     1       3.1484              0.0000     0.5753 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5753 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6189 r
  n349 (net)                     2       9.6637              0.0000     0.6189 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6190 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6959 f
  n335 (net)                    16      40.2492              0.0000     0.6959 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.6960 f
  data arrival time                                                     0.6960

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6960
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0736


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  B_reg_10_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.7060 r
  data arrival time                                                     0.7060

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.7060
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0746


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U282/IN2 (NAND2X1)                               0.0383    0.0000 *   0.1765 f
  U282/QN (NAND2X1)                                0.0669    0.0398     0.2163 r
  n195 (net)                     4       9.0705              0.0000     0.2163 r
  U373/IN2 (NOR2X0)                                0.0669    0.0000 *   0.2163 r
  U373/QN (NOR2X0)                                 0.0527    0.0427     0.2591 f
  n78 (net)                      1       2.4146              0.0000     0.2591 f
  U106/IN1 (NOR2X0)                                0.0527    0.0000 *   0.2591 f
  U106/QN (NOR2X0)                                 0.1276    0.0660     0.3251 r
  n245 (net)                     5      11.7170              0.0000     0.3251 r
  U212/IN2 (NAND2X1)                               0.1276    0.0000 *   0.3251 r
  U212/QN (NAND2X1)                                0.0509    0.0326     0.3577 f
  n80 (net)                      1       2.9495              0.0000     0.3577 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3577 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3844 r
  n83 (net)                      1       3.1055              0.0000     0.3844 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3844 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4141 f
  n84 (net)                      1       2.9899              0.0000     0.4141 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4141 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4394 r
  n88 (net)                      1       3.0949              0.0000     0.4394 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4394 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4693 f
  n89 (net)                      1       3.0604              0.0000     0.4693 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4693 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4922 r
  n93 (net)                      1       1.9903              0.0000     0.4922 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4922 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5273 f
  n96 (net)                      1       1.9245              0.0000     0.5273 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5273 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5664 r
  n103 (net)                     1       3.3727              0.0000     0.5664 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5664 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6041 f
  n348 (net)                     2       5.5194              0.0000     0.6041 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6041 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7059 r
  n131 (net)                    16      31.1919              0.0000     0.7059 r
  B_reg_13_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.7060 r
  data arrival time                                                     0.7060

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.7060
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0746


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U354/INP (INVX0)                                 0.0895    0.0000 *   0.2213 f
  U354/ZN (INVX0)                                  0.0758    0.0470     0.2683 r
  n137 (net)                     2       7.3279              0.0000     0.2683 r
  U426/IN2 (NAND4X0)                               0.0758    0.0000 *   0.2683 r
  U426/QN (NAND4X0)                                0.0781    0.0492     0.3175 f
  n139 (net)                     1       4.8584              0.0000     0.3175 f
  U247/IN2 (NAND2X1)                               0.0781    0.0001 *   0.3176 f
  U247/QN (NAND2X1)                                0.0541    0.0353     0.3529 r
  n142 (net)                     1       3.3783              0.0000     0.3529 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3529 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.3820 f
  n145 (net)                     1       3.1618              0.0000     0.3820 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.3820 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4069 r
  n148 (net)                     1       2.9822              0.0000     0.4069 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4069 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4328 f
  n150 (net)                     1       2.1442              0.0000     0.4328 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4328 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4625 r
  n155 (net)                     1       1.9278              0.0000     0.4625 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4625 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.4978 f
  n161 (net)                     1       1.8571              0.0000     0.4978 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.4978 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5304 r
  n164 (net)                     1       1.9736              0.0000     0.5304 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5305 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5718 f
  n177 (net)                     1       3.1484              0.0000     0.5718 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5718 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6153 r
  n349 (net)                     2       9.6637              0.0000     0.6153 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6155 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6923 f
  n335 (net)                    16      40.2492              0.0000     0.6923 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.6926 f
  data arrival time                                                     0.6926

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6926
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0770


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  B_reg_10_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.7035 r
  data arrival time                                                     0.7035

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.7035
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0771


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0415    0.1790     0.1790 f
  A[1] (net)                     1       7.6775              0.0000     0.1790 f
  U281/IN2 (NAND2X1)                               0.0415    0.0002 *   0.1792 f
  U281/QN (NAND2X1)                                0.0819    0.0486     0.2279 r
  n187 (net)                     4      13.3250              0.0000     0.2279 r
  U213/IN1 (NAND2X0)                               0.0819    0.0000 *   0.2279 r
  U213/QN (NAND2X0)                                0.0766    0.0526     0.2805 f
  n76 (net)                      1       4.5796              0.0000     0.2805 f
  U423/IN2 (NAND3X0)                               0.0766    0.0001 *   0.2806 f
  U423/QN (NAND3X0)                                0.0747    0.0433     0.3239 r
  n79 (net)                      1       3.0037              0.0000     0.3239 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3239 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3552 f
  n80 (net)                      1       2.9495              0.0000     0.3552 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3552 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3819 r
  n83 (net)                      1       3.1055              0.0000     0.3819 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3819 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4116 f
  n84 (net)                      1       2.9899              0.0000     0.4116 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4116 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4368 r
  n88 (net)                      1       3.0949              0.0000     0.4368 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4369 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4667 f
  n89 (net)                      1       3.0604              0.0000     0.4667 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4667 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4896 r
  n93 (net)                      1       1.9903              0.0000     0.4896 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4896 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5248 f
  n96 (net)                      1       1.9245              0.0000     0.5248 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5248 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5638 r
  n103 (net)                     1       3.3727              0.0000     0.5638 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5639 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.6015 f
  n348 (net)                     2       5.5194              0.0000     0.6015 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.6016 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.7033 r
  n131 (net)                    16      31.1919              0.0000     0.7033 r
  B_reg_13_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.7034 r
  data arrival time                                                     0.7034

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.7034
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0772


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U354/INP (INVX0)                                 0.0895    0.0000 *   0.2213 f
  U354/ZN (INVX0)                                  0.0758    0.0470     0.2683 r
  n137 (net)                     2       7.3279              0.0000     0.2683 r
  U426/IN2 (NAND4X0)                               0.0758    0.0000 *   0.2683 r
  U426/QN (NAND4X0)                                0.0781    0.0492     0.3175 f
  n139 (net)                     1       4.8584              0.0000     0.3175 f
  U247/IN2 (NAND2X1)                               0.0781    0.0001 *   0.3176 f
  U247/QN (NAND2X1)                                0.0541    0.0353     0.3529 r
  n142 (net)                     1       3.3783              0.0000     0.3529 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3529 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.3820 f
  n145 (net)                     1       3.1618              0.0000     0.3820 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.3820 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.4069 r
  n148 (net)                     1       2.9822              0.0000     0.4069 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.4069 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4328 f
  n150 (net)                     1       2.1442              0.0000     0.4328 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4328 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4625 r
  n155 (net)                     1       1.9278              0.0000     0.4625 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4625 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.4978 f
  n161 (net)                     1       1.8571              0.0000     0.4978 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.4978 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5304 r
  n164 (net)                     1       1.9736              0.0000     0.5304 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5305 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5718 f
  n177 (net)                     1       3.1484              0.0000     0.5718 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5718 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6153 r
  n349 (net)                     2       9.6637              0.0000     0.6153 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6155 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6923 f
  n335 (net)                    16      40.2492              0.0000     0.6923 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.6924 f
  data arrival time                                                     0.6924

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6924
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0772


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                                          0.0423    0.1796     0.1796 f
  state[0] (net)                                3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                               0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                                0.0571    0.0320     0.2117 r
  io_operands_rdy (net)                         2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                                              0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                               0.0666    0.0459     0.2576 f
  n339 (net)                                    2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                                              0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                               0.6839    0.3255     0.5830 r
  n351 (net)                                   33      78.0726              0.0000     0.5830 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5832 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6914 f
  n352 (net)                                    2       9.7148              0.0000     0.6914 f
  U296/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6916 f
  U296/QN (NAND2X0)                                               0.1173    0.0731     0.7647 r
  N67 (net)                                     1       4.4232              0.0000     0.7647 r
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7647 r
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7647 r
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.1173    0.0001 *   0.7647 r
  data arrival time                                                                    0.7647

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0569     0.8431
  data required time                                                                   0.8431
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8431
  data arrival time                                                                   -0.7647
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0784


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5201 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5668 f
  n279 (net)                     2       4.9027              0.0000     0.5668 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5668 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6092 r
  n283 (net)                     1       2.8643              0.0000     0.6092 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6092 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6576 f
  n285 (net)                     1       6.1006              0.0000     0.6576 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6576 f
  U442/Q (XOR2X1)                                  0.0370    0.0698     0.7274 r
  n286 (net)                     1       2.3591              0.0000     0.7274 r
  A_reg_11_/D (DFFSSRX1)                           0.0370    0.0000 *   0.7274 r
  data arrival time                                                     0.7274

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0936     0.8064
  data required time                                                    0.8064
  -------------------------------------------------------------------------------
  data required time                                                    0.8064
  data arrival time                                                    -0.7274
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0790


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3644 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4093 f
  n256 (net)                     1       2.7275              0.0000     0.4093 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4093 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5200 r
  n290 (net)                     4      18.6992              0.0000     0.5200 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5201 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5668 f
  n279 (net)                     2       4.9027              0.0000     0.5668 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5668 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6092 r
  n283 (net)                     1       2.8643              0.0000     0.6092 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6092 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6576 f
  n285 (net)                     1       6.1006              0.0000     0.6576 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6576 f
  U442/Q (XOR2X1)                                  0.0359    0.0727     0.7304 f
  n286 (net)                     1       2.3591              0.0000     0.7304 f
  A_reg_11_/D (DFFSSRX1)                           0.0359    0.0000 *   0.7304 f
  data arrival time                                                     0.7304

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0902     0.8098
  data required time                                                    0.8098
  -------------------------------------------------------------------------------
  data required time                                                    0.8098
  data arrival time                                                    -0.7304
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0794


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U30/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5577 f
  sub_x_10_U30/QN (AOI21X1)                        0.0360    0.1036     0.6613 r
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6613 r
  sub_x_10_U17/IN1 (XOR2X1)                        0.0360    0.0001 *   0.6614 r
  sub_x_10_U17/Q (XOR2X1)                          0.0384    0.0671     0.7285 f
  T25[13] (net)                  1       3.3382              0.0000     0.7285 f
  B_reg_13_/D (DFFSSRX1)                           0.0384    0.0000 *   0.7286 f
  data arrival time                                                     0.7286

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0908     0.8092
  data required time                                                    0.8092
  -------------------------------------------------------------------------------
  data required time                                                    0.8092
  data arrival time                                                    -0.7286
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0806


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  A_reg_11_/RSTB (DFFSSRX1)                        0.1447    0.0004 *   0.7057 r
  data arrival time                                                     0.7057

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7057
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0807


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0638    0.1741     0.1741 r
  A[0] (net)                     3      14.4162              0.0000     0.1741 r
  U94/IN2 (NOR2X2)                                 0.0638    0.0001 *   0.1743 r
  U94/QN (NOR2X2)                                  0.0529    0.0427     0.2170 f
  n184 (net)                     3       7.7811              0.0000     0.2170 f
  U213/IN2 (NAND2X0)                               0.0529    0.0000 *   0.2170 f
  U213/QN (NAND2X0)                                0.0777    0.0475     0.2645 r
  n76 (net)                      1       4.5796              0.0000     0.2645 r
  U423/IN2 (NAND3X0)                               0.0777    0.0001 *   0.2646 r
  U423/QN (NAND3X0)                                0.0581    0.0362     0.3008 f
  n79 (net)                      1       3.0037              0.0000     0.3008 f
  U212/IN1 (NAND2X1)                               0.0581    0.0000 *   0.3008 f
  U212/QN (NAND2X1)                                0.0612    0.0275     0.3283 r
  n80 (net)                      1       2.9495              0.0000     0.3283 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3283 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3584 f
  n83 (net)                      1       3.1055              0.0000     0.3584 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3584 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3847 r
  n84 (net)                      1       2.9899              0.0000     0.3847 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3848 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4134 f
  n88 (net)                      1       3.0949              0.0000     0.4134 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4134 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4398 r
  n89 (net)                      1       3.0604              0.0000     0.4398 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4398 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4659 f
  n93 (net)                      1       1.9903              0.0000     0.4659 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4659 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.4968 r
  n96 (net)                      1       1.9245              0.0000     0.4968 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.4968 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5402 f
  n103 (net)                     1       3.3727              0.0000     0.5402 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5403 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5747 r
  n348 (net)                     2       5.5194              0.0000     0.5747 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5747 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6761 f
  n131 (net)                    16      31.1919              0.0000     0.6761 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6762 f
  data arrival time                                                     0.6762

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6762
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0809


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                               0.0638    0.1741     0.1741 r
  A[0] (net)                     3      14.4162              0.0000     0.1741 r
  U94/IN2 (NOR2X2)                                 0.0638    0.0001 *   0.1743 r
  U94/QN (NOR2X2)                                  0.0529    0.0427     0.2170 f
  n184 (net)                     3       7.7811              0.0000     0.2170 f
  U213/IN2 (NAND2X0)                               0.0529    0.0000 *   0.2170 f
  U213/QN (NAND2X0)                                0.0777    0.0475     0.2645 r
  n76 (net)                      1       4.5796              0.0000     0.2645 r
  U423/IN2 (NAND3X0)                               0.0777    0.0001 *   0.2646 r
  U423/QN (NAND3X0)                                0.0581    0.0362     0.3008 f
  n79 (net)                      1       3.0037              0.0000     0.3008 f
  U212/IN1 (NAND2X1)                               0.0581    0.0000 *   0.3008 f
  U212/QN (NAND2X1)                                0.0612    0.0275     0.3283 r
  n80 (net)                      1       2.9495              0.0000     0.3283 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3283 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3584 f
  n83 (net)                      1       3.1055              0.0000     0.3584 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3584 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3847 r
  n84 (net)                      1       2.9899              0.0000     0.3847 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3848 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4134 f
  n88 (net)                      1       3.0949              0.0000     0.4134 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4134 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4398 r
  n89 (net)                      1       3.0604              0.0000     0.4398 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4398 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4659 f
  n93 (net)                      1       1.9903              0.0000     0.4659 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4659 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.4968 r
  n96 (net)                      1       1.9245              0.0000     0.4968 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.4968 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5402 f
  n103 (net)                     1       3.3727              0.0000     0.5402 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5403 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5747 r
  n348 (net)                     2       5.5194              0.0000     0.5747 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5747 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6761 f
  n131 (net)                    16      31.1919              0.0000     0.6761 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6762 f
  data arrival time                                                     0.6762

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6762
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0810


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0354    0.1742     0.1742 f
  B[3] (net)                     2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                 0.1114    0.0577     0.2319 r
  n134 (net)                     6      14.0383              0.0000     0.2319 r
  U354/INP (INVX0)                                 0.1114    0.0000 *   0.2319 r
  U354/ZN (INVX0)                                  0.0718    0.0516     0.2835 f
  n137 (net)                     2       7.3279              0.0000     0.2835 f
  U248/IN2 (NAND2X1)                               0.0718    0.0001 *   0.2835 f
  U248/QN (NAND2X1)                                0.0723    0.0467     0.3303 r
  n231 (net)                     3       8.6688              0.0000     0.3303 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3303 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3625 f
  n142 (net)                     1       3.3783              0.0000     0.3625 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3625 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3886 r
  n145 (net)                     1       3.1618              0.0000     0.3886 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3886 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4158 f
  n148 (net)                     1       2.9822              0.0000     0.4158 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4158 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4390 r
  n150 (net)                     1       2.1442              0.0000     0.4390 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4390 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4716 f
  n155 (net)                     1       1.9278              0.0000     0.4716 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4716 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.5033 r
  n161 (net)                     1       1.8571              0.0000     0.5033 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.5033 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5404 f
  n164 (net)                     1       1.9736              0.0000     0.5404 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5404 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5784 r
  n177 (net)                     1       3.1484              0.0000     0.5784 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5784 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6282 f
  n349 (net)                     2       9.6637              0.0000     0.6282 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6283 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7053 r
  n335 (net)                    16      40.2492              0.0000     0.7053 r
  A_reg_13_/RSTB (DFFSSRX1)                        0.1447    0.0001 *   0.7054 r
  data arrival time                                                     0.7054

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7054
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0810


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5174 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5641 f
  n279 (net)                     2       4.9027              0.0000     0.5641 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5641 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6066 r
  n283 (net)                     1       2.8643              0.0000     0.6066 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6066 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6549 f
  n285 (net)                     1       6.1006              0.0000     0.6549 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6550 f
  U442/Q (XOR2X1)                                  0.0370    0.0698     0.7248 r
  n286 (net)                     1       2.3591              0.0000     0.7248 r
  A_reg_11_/D (DFFSSRX1)                           0.0370    0.0000 *   0.7248 r
  data arrival time                                                     0.7248

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0936     0.8064
  data required time                                                    0.8064
  -------------------------------------------------------------------------------
  data required time                                                    0.8064
  data arrival time                                                    -0.7248
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0817


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U30/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5577 f
  sub_x_10_U30/QN (AOI21X1)                        0.0360    0.1036     0.6613 r
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6613 r
  sub_x_10_U17/IN1 (XOR2X1)                        0.0360    0.0001 *   0.6614 r
  sub_x_10_U17/Q (XOR2X1)                          0.0395    0.0627     0.7240 r
  T25[13] (net)                  1       3.3382              0.0000     0.7240 r
  B_reg_13_/D (DFFSSRX1)                           0.0395    0.0000 *   0.7241 r
  data arrival time                                                     0.7241

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0941     0.8059
  data required time                                                    0.8059
  -------------------------------------------------------------------------------
  data required time                                                    0.8059
  data arrival time                                                    -0.7241
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0818


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U91/IN1 (NAND2X1)                                0.1074    0.0001 *   0.3225 f
  U91/QN (NAND2X1)                                 0.0724    0.0419     0.3644 r
  n246 (net)                     2       6.1169              0.0000     0.3644 r
  U372/IN1 (NOR2X0)                                0.0724    0.0000 *   0.3645 r
  U372/QN (NOR2X0)                                 0.0777    0.0421     0.4065 f
  n255 (net)                     1       3.8010              0.0000     0.4065 f
  U83/IN2 (NOR4X1)                                 0.0777    0.0000 *   0.4066 f
  U83/QN (NOR4X1)                                  0.0767    0.1107     0.5173 r
  n290 (net)                     4      18.6992              0.0000     0.5173 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5174 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5641 f
  n279 (net)                     2       4.9027              0.0000     0.5641 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5641 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6066 r
  n283 (net)                     1       2.8643              0.0000     0.6066 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6066 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6549 f
  n285 (net)                     1       6.1006              0.0000     0.6549 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6550 f
  U442/Q (XOR2X1)                                  0.0359    0.0727     0.7277 f
  n286 (net)                     1       2.3591              0.0000     0.7277 f
  A_reg_11_/D (DFFSSRX1)                           0.0359    0.0000 *   0.7277 f
  data arrival time                                                     0.7277

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0902     0.8098
  data required time                                                    0.8098
  -------------------------------------------------------------------------------
  data required time                                                    0.8098
  data arrival time                                                    -0.7277
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0820


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0467    0.1641     0.1641 r
  A[1] (net)                     1       7.6775              0.0000     0.1641 r
  U281/IN2 (NAND2X1)                               0.0467    0.0002 *   0.1642 r
  U281/QN (NAND2X1)                                0.0781    0.0491     0.2134 f
  n187 (net)                     4      13.3250              0.0000     0.2134 f
  U213/IN1 (NAND2X0)                               0.0781    0.0000 *   0.2134 f
  U213/QN (NAND2X0)                                0.0777    0.0491     0.2625 r
  n76 (net)                      1       4.5796              0.0000     0.2625 r
  U423/IN2 (NAND3X0)                               0.0777    0.0001 *   0.2625 r
  U423/QN (NAND3X0)                                0.0581    0.0362     0.2988 f
  n79 (net)                      1       3.0037              0.0000     0.2988 f
  U212/IN1 (NAND2X1)                               0.0581    0.0000 *   0.2988 f
  U212/QN (NAND2X1)                                0.0612    0.0275     0.3262 r
  n80 (net)                      1       2.9495              0.0000     0.3262 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3263 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3564 f
  n83 (net)                      1       3.1055              0.0000     0.3564 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3564 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3827 r
  n84 (net)                      1       2.9899              0.0000     0.3827 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3827 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4113 f
  n88 (net)                      1       3.0949              0.0000     0.4113 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4113 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4378 r
  n89 (net)                      1       3.0604              0.0000     0.4378 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4378 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4639 f
  n93 (net)                      1       1.9903              0.0000     0.4639 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4639 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.4947 r
  n96 (net)                      1       1.9245              0.0000     0.4947 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.4947 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5382 f
  n103 (net)                     1       3.3727              0.0000     0.5382 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5382 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5726 r
  n348 (net)                     2       5.5194              0.0000     0.5726 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5727 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6740 f
  n131 (net)                    16      31.1919              0.0000     0.6740 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6742 f
  data arrival time                                                     0.6742

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6742
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0830


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                               0.0467    0.1641     0.1641 r
  A[1] (net)                     1       7.6775              0.0000     0.1641 r
  U281/IN2 (NAND2X1)                               0.0467    0.0002 *   0.1642 r
  U281/QN (NAND2X1)                                0.0781    0.0491     0.2134 f
  n187 (net)                     4      13.3250              0.0000     0.2134 f
  U213/IN1 (NAND2X0)                               0.0781    0.0000 *   0.2134 f
  U213/QN (NAND2X0)                                0.0777    0.0491     0.2625 r
  n76 (net)                      1       4.5796              0.0000     0.2625 r
  U423/IN2 (NAND3X0)                               0.0777    0.0001 *   0.2625 r
  U423/QN (NAND3X0)                                0.0581    0.0362     0.2988 f
  n79 (net)                      1       3.0037              0.0000     0.2988 f
  U212/IN1 (NAND2X1)                               0.0581    0.0000 *   0.2988 f
  U212/QN (NAND2X1)                                0.0612    0.0275     0.3262 r
  n80 (net)                      1       2.9495              0.0000     0.3262 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3263 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3564 f
  n83 (net)                      1       3.1055              0.0000     0.3564 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3564 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3827 r
  n84 (net)                      1       2.9899              0.0000     0.3827 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3827 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4113 f
  n88 (net)                      1       3.0949              0.0000     0.4113 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4113 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4378 r
  n89 (net)                      1       3.0604              0.0000     0.4378 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4378 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4639 f
  n93 (net)                      1       1.9903              0.0000     0.4639 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4639 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.4947 r
  n96 (net)                      1       1.9245              0.0000     0.4947 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.4947 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5382 f
  n103 (net)                     1       3.3727              0.0000     0.5382 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5382 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5726 r
  n348 (net)                     2       5.5194              0.0000     0.5726 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5727 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6740 f
  n131 (net)                    16      31.1919              0.0000     0.6740 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6741 f
  data arrival time                                                     0.6741

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6741
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0830


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                                          0.0423    0.1796     0.1796 f
  state[0] (net)                                3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                               0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                                0.0571    0.0320     0.2117 r
  io_operands_rdy (net)                         2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                                              0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                               0.0666    0.0459     0.2576 f
  n339 (net)                                    2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                                              0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                               0.6839    0.3255     0.5830 r
  n351 (net)                                   33      78.0726              0.0000     0.5830 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5832 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6914 f
  n352 (net)                                    2       9.7148              0.0000     0.6914 f
  U295/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6916 f
  U295/QN (NAND2X0)                                               0.1106    0.0687     0.7603 r
  N63 (net)                                     1       3.6086              0.0000     0.7603 r
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.7603 r
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.7603 r
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.1106    0.0000 *   0.7604 r
  data arrival time                                                                    0.7604

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0556     0.8444
  data required time                                                                   0.8444
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8444
  data arrival time                                                                   -0.7604
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0840


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U62/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5577 f
  sub_x_10_U62/QN (AOI21X1)                        0.0346    0.1027     0.6604 r
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6604 r
  sub_x_10_U51/IN1 (XOR2X1)                        0.0346    0.0000 *   0.6604 r
  sub_x_10_U51/Q (XOR2X1)                          0.0365    0.0651     0.7256 f
  T25[10] (net)                  1       2.5679              0.0000     0.7256 f
  B_reg_10_/D (DFFSSRX1)                           0.0365    0.0000 *   0.7256 f
  data arrival time                                                     0.7256

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0904     0.8096
  data required time                                                    0.8096
  -------------------------------------------------------------------------------
  data required time                                                    0.8096
  data arrival time                                                    -0.7256
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0840


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2402 r
  n339 (net)                     2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5952 f
  n351 (net)                    33      78.0726              0.0000     0.5952 f
  U187/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5963 f
  U187/QN (NAND2X0)                                0.1947    0.0837     0.6800 r
  n124 (net)                     1       3.1092              0.0000     0.6800 r
  B_reg_10_/SETB (DFFSSRX1)                        0.1947    0.0000 *   0.6800 r
  data arrival time                                                     0.6800

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6800
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0842


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2402 r
  n339 (net)                     2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5952 f
  n351 (net)                    33      78.0726              0.0000     0.5952 f
  U179/IN1 (NAND2X0)                               0.6740    0.0014 *   0.5966 f
  U179/QN (NAND2X0)                                0.1940    0.0832     0.6798 r
  n128 (net)                     1       3.0542              0.0000     0.6798 r
  B_reg_13_/SETB (DFFSSRX1)                        0.1940    0.0000 *   0.6798 r
  data arrival time                                                     0.6798

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6798
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0845


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  A_reg_11_/RSTB (DFFSSRX1)                        0.1447    0.0004 *   0.7019 r
  data arrival time                                                     0.7019

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7019
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0846


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U282/IN1 (NAND2X1)                               0.0656    0.0002 *   0.1393 r
  U282/QN (NAND2X1)                                0.0658    0.0456     0.1849 f
  n195 (net)                     4       9.0705              0.0000     0.1849 f
  U373/IN2 (NOR2X0)                                0.0658    0.0000 *   0.1849 f
  U373/QN (NOR2X0)                                 0.0626    0.0341     0.2190 r
  n78 (net)                      1       2.4146              0.0000     0.2190 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2190 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.2855 f
  n245 (net)                     5      11.7170              0.0000     0.2855 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.2855 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3245 r
  n80 (net)                      1       2.9495              0.0000     0.3245 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3245 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3546 f
  n83 (net)                      1       3.1055              0.0000     0.3546 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3546 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3809 r
  n84 (net)                      1       2.9899              0.0000     0.3809 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3809 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4095 f
  n88 (net)                      1       3.0949              0.0000     0.4095 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4096 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4360 r
  n89 (net)                      1       3.0604              0.0000     0.4360 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4360 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4621 f
  n93 (net)                      1       1.9903              0.0000     0.4621 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4621 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.4930 r
  n96 (net)                      1       1.9245              0.0000     0.4930 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.4930 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5364 f
  n103 (net)                     1       3.3727              0.0000     0.5364 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5364 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5709 r
  n348 (net)                     2       5.5194              0.0000     0.5709 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5709 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6723 f
  n131 (net)                    16      31.1919              0.0000     0.6723 f
  B_reg_10_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6724 f
  data arrival time                                                     0.6724

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6724
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0847


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                              0.0656    0.1392     0.1392 r
  n42 (net)                      2       9.6036              0.0000     0.1392 r
  U282/IN1 (NAND2X1)                               0.0656    0.0002 *   0.1393 r
  U282/QN (NAND2X1)                                0.0658    0.0456     0.1849 f
  n195 (net)                     4       9.0705              0.0000     0.1849 f
  U373/IN2 (NOR2X0)                                0.0658    0.0000 *   0.1849 f
  U373/QN (NOR2X0)                                 0.0626    0.0341     0.2190 r
  n78 (net)                      1       2.4146              0.0000     0.2190 r
  U106/IN1 (NOR2X0)                                0.0626    0.0000 *   0.2190 r
  U106/QN (NOR2X0)                                 0.1138    0.0664     0.2855 f
  n245 (net)                     5      11.7170              0.0000     0.2855 f
  U212/IN2 (NAND2X1)                               0.1138    0.0000 *   0.2855 f
  U212/QN (NAND2X1)                                0.0612    0.0390     0.3245 r
  n80 (net)                      1       2.9495              0.0000     0.3245 r
  U211/IN1 (NAND2X1)                               0.0612    0.0000 *   0.3245 r
  U211/QN (NAND2X1)                                0.0500    0.0301     0.3546 f
  n83 (net)                      1       3.1055              0.0000     0.3546 f
  U209/IN1 (NAND2X1)                               0.0500    0.0000 *   0.3546 f
  U209/QN (NAND2X1)                                0.0520    0.0263     0.3809 r
  n84 (net)                      1       2.9899              0.0000     0.3809 r
  U208/IN1 (NAND2X1)                               0.0520    0.0000 *   0.3809 r
  U208/QN (NAND2X1)                                0.0498    0.0286     0.4095 f
  n88 (net)                      1       3.0949              0.0000     0.4095 f
  U206/IN1 (NAND2X1)                               0.0498    0.0000 *   0.4096 f
  U206/QN (NAND2X1)                                0.0531    0.0265     0.4360 r
  n89 (net)                      1       3.0604              0.0000     0.4360 r
  U205/IN1 (NAND2X1)                               0.0531    0.0000 *   0.4360 r
  U205/QN (NAND2X1)                                0.0425    0.0261     0.4621 f
  n93 (net)                      1       1.9903              0.0000     0.4621 f
  U202/IN1 (NAND2X0)                               0.0425    0.0000 *   0.4621 f
  U202/QN (NAND2X0)                                0.0608    0.0309     0.4930 r
  n96 (net)                      1       1.9245              0.0000     0.4930 r
  U201/IN1 (NAND2X0)                               0.0608    0.0000 *   0.4930 r
  U201/QN (NAND2X0)                                0.0620    0.0434     0.5364 f
  n103 (net)                     1       3.3727              0.0000     0.5364 f
  U198/IN1 (NAND2X1)                               0.0620    0.0000 *   0.5364 f
  U198/QN (NAND2X1)                                0.0609    0.0345     0.5709 r
  n348 (net)                     2       5.5194              0.0000     0.5709 r
  U197/IN1 (NOR2X1)                                0.0609    0.0000 *   0.5709 r
  U197/QN (NOR2X1)                                 0.1679    0.1014     0.6723 f
  n131 (net)                    16      31.1919              0.0000     0.6723 f
  B_reg_13_/RSTB (DFFSSRX1)                        0.1679    0.0001 *   0.6724 f
  data arrival time                                                     0.6724

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1428     0.7572
  data required time                                                    0.7572
  -------------------------------------------------------------------------------
  data required time                                                    0.7572
  data arrival time                                                    -0.6724
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0848


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  A_reg_11_/RSTB (DFFSSRX1)                        0.1447    0.0004 *   0.7016 r
  data arrival time                                                     0.7016

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7016
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0848


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                               0.0343    0.1553     0.1553 r
  A[3] (net)                     1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                 0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                  0.0776    0.0543     0.2097 f
  n77 (net)                      3       8.3533              0.0000     0.2097 f
  U96/IN1 (NOR2X1)                                 0.0776    0.0000 *   0.2097 f
  U96/QN (NOR2X1)                                  0.0837    0.0470     0.2566 r
  n202 (net)                     3       8.0135              0.0000     0.2566 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2567 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2887 f
  n135 (net)                     1       3.1998              0.0000     0.2887 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2887 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3265 r
  n231 (net)                     3       8.6688              0.0000     0.3265 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3265 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3587 f
  n142 (net)                     1       3.3783              0.0000     0.3587 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3587 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3848 r
  n145 (net)                     1       3.1618              0.0000     0.3848 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3848 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4120 f
  n148 (net)                     1       2.9822              0.0000     0.4120 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4120 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4352 r
  n150 (net)                     1       2.1442              0.0000     0.4352 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4352 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4678 f
  n155 (net)                     1       1.9278              0.0000     0.4678 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4678 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4995 r
  n161 (net)                     1       1.8571              0.0000     0.4995 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4995 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5365 f
  n164 (net)                     1       1.9736              0.0000     0.5365 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5365 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5746 r
  n177 (net)                     1       3.1484              0.0000     0.5746 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5746 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6244 f
  n349 (net)                     2       9.6637              0.0000     0.6244 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6245 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7015 r
  n335 (net)                    16      40.2492              0.0000     0.7015 r
  A_reg_13_/RSTB (DFFSSRX1)                        0.1447    0.0001 *   0.7016 r
  data arrival time                                                     0.7016

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7016
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0848


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0432    0.1616     0.1616 r
  A[2] (net)                     2       6.2973              0.0000     0.1616 r
  U97/IN2 (NOR2X1)                                 0.0432    0.0000 *   0.1616 r
  U97/QN (NOR2X1)                                  0.0657    0.0491     0.2107 f
  n193 (net)                     3       8.2452              0.0000     0.2107 f
  U96/IN2 (NOR2X1)                                 0.0657    0.0000 *   0.2108 f
  U96/QN (NOR2X1)                                  0.0837    0.0457     0.2564 r
  n202 (net)                     3       8.0135              0.0000     0.2564 r
  U355/INP (INVX0)                                 0.0837    0.0000 *   0.2564 r
  U355/ZN (INVX0)                                  0.0446    0.0321     0.2885 f
  n135 (net)                     1       3.1998              0.0000     0.2885 f
  U248/IN1 (NAND2X1)                               0.0446    0.0000 *   0.2885 f
  U248/QN (NAND2X1)                                0.0723    0.0377     0.3262 r
  n231 (net)                     3       8.6688              0.0000     0.3262 r
  U247/IN1 (NAND2X1)                               0.0723    0.0000 *   0.3263 r
  U247/QN (NAND2X1)                                0.0462    0.0322     0.3584 f
  n142 (net)                     1       3.3783              0.0000     0.3584 f
  U245/IN1 (NAND2X1)                               0.0462    0.0000 *   0.3585 f
  U245/QN (NAND2X1)                                0.0447    0.0261     0.3846 r
  n145 (net)                     1       3.1618              0.0000     0.3846 r
  U243/IN1 (NAND2X1)                               0.0447    0.0000 *   0.3846 r
  U243/QN (NAND2X1)                                0.0414    0.0272     0.4118 f
  n148 (net)                     1       2.9822              0.0000     0.4118 f
  U241/IN1 (NAND2X1)                               0.0414    0.0000 *   0.4118 f
  U241/QN (NAND2X1)                                0.0403    0.0232     0.4349 r
  n150 (net)                     1       2.1442              0.0000     0.4349 r
  U239/IN1 (NAND2X0)                               0.0403    0.0000 *   0.4349 r
  U239/QN (NAND2X0)                                0.0485    0.0326     0.4675 f
  n155 (net)                     1       1.9278              0.0000     0.4675 f
  U237/IN1 (NAND2X0)                               0.0485    0.0000 *   0.4675 f
  U237/QN (NAND2X0)                                0.0626    0.0317     0.4992 r
  n161 (net)                     1       1.8571              0.0000     0.4992 r
  U234/IN1 (NAND2X0)                               0.0626    0.0000 *   0.4992 r
  U234/QN (NAND2X0)                                0.0522    0.0371     0.5363 f
  n164 (net)                     1       1.9736              0.0000     0.5363 f
  U232/IN1 (NAND2X0)                               0.0522    0.0000 *   0.5363 f
  U232/QN (NAND2X0)                                0.0837    0.0381     0.5744 r
  n177 (net)                     1       3.1484              0.0000     0.5744 r
  U95/IN1 (NAND2X1)                                0.0837    0.0000 *   0.5744 r
  U95/QN (NAND2X1)                                 0.0728    0.0498     0.6242 f
  n349 (net)                     2       9.6637              0.0000     0.6242 f
  U108/IN1 (NOR2X2)                                0.0728    0.0001 *   0.6243 f
  U108/QN (NOR2X2)                                 0.1447    0.0770     0.7013 r
  n335 (net)                    16      40.2492              0.0000     0.7013 r
  A_reg_13_/RSTB (DFFSSRX1)                        0.1447    0.0001 *   0.7014 r
  data arrival time                                                     0.7014

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1136     0.7864
  data required time                                                    0.7864
  -------------------------------------------------------------------------------
  data required time                                                    0.7864
  data arrival time                                                    -0.7014
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0850


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0374    0.1758     0.1758 f
  B[4] (net)                     2       5.9190              0.0000     0.1758 f
  sub_x_10_U120/IN2 (NAND2X0)                      0.0374    0.0000 *   0.1758 f
  sub_x_10_U120/QN (NAND2X0)                       0.1167    0.0641     0.2400 r
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2400 r
  sub_x_10_U108/IN1 (OAI21X1)                      0.1167    0.0002 *   0.2401 r
  sub_x_10_U108/QN (OAI21X1)                       0.0396    0.1243     0.3644 f
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3644 f
  sub_x_10_U84/IN1 (AOI21X1)                       0.0396    0.0000 *   0.3644 f
  sub_x_10_U84/QN (AOI21X1)                        0.0316    0.0970     0.4614 r
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4614 r
  sub_x_10_U82/IN3 (OAI21X1)                       0.0316    0.0001 *   0.4614 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.0963     0.5577 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5577 f
  sub_x_10_U62/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5577 f
  sub_x_10_U62/QN (AOI21X1)                        0.0346    0.1027     0.6604 r
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6604 r
  sub_x_10_U51/IN1 (XOR2X1)                        0.0346    0.0000 *   0.6604 r
  sub_x_10_U51/Q (XOR2X1)                          0.0376    0.0608     0.7212 r
  T25[10] (net)                  1       2.5679              0.0000     0.7212 r
  B_reg_10_/D (DFFSSRX1)                           0.0376    0.0000 *   0.7213 r
  data arrival time                                                     0.7213

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0937     0.8063
  data required time                                                    0.8063
  -------------------------------------------------------------------------------
  data required time                                                    0.8063
  data arrival time                                                    -0.7213
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0850


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2081 r
  n339 (net)                     2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5631 f
  n351 (net)                    33      78.0726              0.0000     0.5631 f
  U214/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5649 f
  U214/QN (NAND2X0)                                0.2296    0.1122     0.6771 r
  n287 (net)                     1       6.4075              0.0000     0.6771 r
  A_reg_11_/SETB (DFFSSRX1)                        0.2296    0.0001 *   0.6772 r
  data arrival time                                                     0.6772

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1374     0.7626
  data required time                                                    0.7626
  -------------------------------------------------------------------------------
  data required time                                                    0.7626
  data arrival time                                                    -0.6772
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0854


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U93/INP (INVX0)                                  0.1074    0.0000 *   0.3224 f
  U93/ZN (INVX0)                                   0.0667    0.0402     0.3627 r
  n248 (net)                     2       4.8781              0.0000     0.3627 r
  U368/IN1 (NOR2X0)                                0.0667    0.0000 *   0.3627 r
  U368/QN (NOR2X0)                                 0.0637    0.0371     0.3998 f
  n254 (net)                     1       2.7948              0.0000     0.3998 f
  U83/IN3 (NOR4X1)                                 0.0637    0.0000 *   0.3998 f
  U83/QN (NOR4X1)                                  0.0767    0.1134     0.5132 r
  n290 (net)                     4      18.6992              0.0000     0.5132 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5134 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5601 f
  n279 (net)                     2       4.9027              0.0000     0.5601 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5601 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6025 r
  n283 (net)                     1       2.8643              0.0000     0.6025 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6025 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6508 f
  n285 (net)                     1       6.1006              0.0000     0.6508 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6509 f
  U442/Q (XOR2X1)                                  0.0370    0.0698     0.7207 r
  n286 (net)                     1       2.3591              0.0000     0.7207 r
  A_reg_11_/D (DFFSSRX1)                           0.0370    0.0000 *   0.7207 r
  data arrival time                                                     0.7207

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0936     0.8064
  data required time                                                    0.8064
  -------------------------------------------------------------------------------
  data required time                                                    0.8064
  data arrival time                                                    -0.7207
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0858


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  B_reg_10_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.6945 r
  data arrival time                                                     0.6945

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.6945
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0861


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U84/IN2 (NOR2X0)                                 0.0443    0.0002 *   0.1812 f
  U84/QN (NOR2X0)                                  0.1144    0.0604     0.2416 r
  n233 (net)                     4      10.0488              0.0000     0.2416 r
  U90/IN2 (NOR2X0)                                 0.1144    0.0000 *   0.2416 r
  U90/QN (NOR2X0)                                  0.1074    0.0808     0.3224 f
  n243 (net)                     3      10.3235              0.0000     0.3224 f
  U93/INP (INVX0)                                  0.1074    0.0000 *   0.3224 f
  U93/ZN (INVX0)                                   0.0667    0.0402     0.3627 r
  n248 (net)                     2       4.8781              0.0000     0.3627 r
  U368/IN1 (NOR2X0)                                0.0667    0.0000 *   0.3627 r
  U368/QN (NOR2X0)                                 0.0637    0.0371     0.3998 f
  n254 (net)                     1       2.7948              0.0000     0.3998 f
  U83/IN3 (NOR4X1)                                 0.0637    0.0000 *   0.3998 f
  U83/QN (NOR4X1)                                  0.0767    0.1134     0.5132 r
  n290 (net)                     4      18.6992              0.0000     0.5132 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5134 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5601 f
  n279 (net)                     2       4.9027              0.0000     0.5601 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5601 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6025 r
  n283 (net)                     1       2.8643              0.0000     0.6025 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6025 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6508 f
  n285 (net)                     1       6.1006              0.0000     0.6508 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6509 f
  U442/Q (XOR2X1)                                  0.0359    0.0727     0.7236 f
  n286 (net)                     1       2.3591              0.0000     0.7236 f
  A_reg_11_/D (DFFSSRX1)                           0.0359    0.0000 *   0.7237 f
  data arrival time                                                     0.7237

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0902     0.8098
  data required time                                                    0.8098
  -------------------------------------------------------------------------------
  data required time                                                    0.8098
  data arrival time                                                    -0.7237
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0861


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                               0.0383    0.1765     0.1765 f
  A[2] (net)                     2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                 0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                  0.0808    0.0434     0.2199 r
  n193 (net)                     3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                 0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                  0.0743    0.0578     0.2777 f
  n202 (net)                     3       8.0135              0.0000     0.2777 f
  U423/IN1 (NAND3X0)                               0.0743    0.0000 *   0.2777 f
  U423/QN (NAND3X0)                                0.0747    0.0372     0.3149 r
  n79 (net)                      1       3.0037              0.0000     0.3149 r
  U212/IN1 (NAND2X1)                               0.0747    0.0000 *   0.3149 r
  U212/QN (NAND2X1)                                0.0509    0.0313     0.3462 f
  n80 (net)                      1       2.9495              0.0000     0.3462 f
  U211/IN1 (NAND2X1)                               0.0509    0.0000 *   0.3462 f
  U211/QN (NAND2X1)                                0.0602    0.0267     0.3729 r
  n83 (net)                      1       3.1055              0.0000     0.3729 r
  U209/IN1 (NAND2X1)                               0.0602    0.0000 *   0.3729 r
  U209/QN (NAND2X1)                                0.0418    0.0297     0.4026 f
  n84 (net)                      1       2.9899              0.0000     0.4026 f
  U208/IN1 (NAND2X1)                               0.0418    0.0000 *   0.4026 f
  U208/QN (NAND2X1)                                0.0602    0.0253     0.4279 r
  n88 (net)                      1       3.0949              0.0000     0.4279 r
  U206/IN1 (NAND2X1)                               0.0602    0.0000 *   0.4279 r
  U206/QN (NAND2X1)                                0.0421    0.0298     0.4577 f
  n89 (net)                      1       3.0604              0.0000     0.4577 f
  U205/IN1 (NAND2X1)                               0.0421    0.0000 *   0.4578 f
  U205/QN (NAND2X1)                                0.0537    0.0229     0.4807 r
  n93 (net)                      1       1.9903              0.0000     0.4807 r
  U202/IN1 (NAND2X0)                               0.0537    0.0000 *   0.4807 r
  U202/QN (NAND2X0)                                0.0523    0.0351     0.5158 f
  n96 (net)                      1       1.9245              0.0000     0.5158 f
  U201/IN1 (NAND2X0)                               0.0523    0.0000 *   0.5158 f
  U201/QN (NAND2X0)                                0.0707    0.0391     0.5549 r
  n103 (net)                     1       3.3727              0.0000     0.5549 r
  U198/IN1 (NAND2X1)                               0.0707    0.0000 *   0.5549 r
  U198/QN (NAND2X1)                                0.0539    0.0377     0.5926 f
  n348 (net)                     2       5.5194              0.0000     0.5926 f
  U197/IN1 (NOR2X1)                                0.0539    0.0000 *   0.5926 f
  U197/QN (NOR2X1)                                 0.2021    0.1018     0.6944 r
  n131 (net)                    16      31.1919              0.0000     0.6944 r
  B_reg_13_/RSTB (DFFSSRX1)                        0.2021    0.0001 *   0.6945 r
  data arrival time                                                     0.6945

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1194     0.7806
  data required time                                                    0.7806
  -------------------------------------------------------------------------------
  data required time                                                    0.7806
  data arrival time                                                    -0.6945
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0861


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4020 f
  n256 (net)                     1       2.7275              0.0000     0.4020 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4020 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5126 r
  n290 (net)                     4      18.6992              0.0000     0.5126 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5127 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5594 f
  n279 (net)                     2       4.9027              0.0000     0.5594 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5594 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6019 r
  n283 (net)                     1       2.8643              0.0000     0.6019 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6019 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6502 f
  n285 (net)                     1       6.1006              0.0000     0.6502 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6503 f
  U442/Q (XOR2X1)                                  0.0370    0.0698     0.7201 r
  n286 (net)                     1       2.3591              0.0000     0.7201 r
  A_reg_11_/D (DFFSSRX1)                           0.0370    0.0000 *   0.7201 r
  data arrival time                                                     0.7201

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0936     0.8064
  data required time                                                    0.8064
  -------------------------------------------------------------------------------
  data required time                                                    0.8064
  data arrival time                                                    -0.7201
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0864


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                 0.1026    0.0547     0.2303 r
  n208 (net)                     4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                 0.1070    0.0801     0.3106 f
  n242 (net)                     5      14.8909              0.0000     0.3106 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3106 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3571 r
  n246 (net)                     2       6.1169              0.0000     0.3571 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3571 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4020 f
  n256 (net)                     1       2.7275              0.0000     0.4020 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4020 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5126 r
  n290 (net)                     4      18.6992              0.0000     0.5126 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5127 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5594 f
  n279 (net)                     2       4.9027              0.0000     0.5594 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5594 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6019 r
  n283 (net)                     1       2.8643              0.0000     0.6019 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6019 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6502 f
  n285 (net)                     1       6.1006              0.0000     0.6502 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6503 f
  U442/Q (XOR2X1)                                  0.0359    0.0727     0.7230 f
  n286 (net)                     1       2.3591              0.0000     0.7230 f
  A_reg_11_/D (DFFSSRX1)                           0.0359    0.0000 *   0.7230 f
  data arrival time                                                     0.7230

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0902     0.8098
  data required time                                                    0.8098
  -------------------------------------------------------------------------------
  data required time                                                    0.8098
  data arrival time                                                    -0.7230
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0867


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4011 f
  n256 (net)                     1       2.7275              0.0000     0.4011 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4011 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5117 r
  n290 (net)                     4      18.6992              0.0000     0.5117 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5118 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5585 f
  n279 (net)                     2       4.9027              0.0000     0.5585 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5585 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6010 r
  n283 (net)                     1       2.8643              0.0000     0.6010 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6010 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6493 f
  n285 (net)                     1       6.1006              0.0000     0.6493 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6494 f
  U442/Q (XOR2X1)                                  0.0370    0.0698     0.7191 r
  n286 (net)                     1       2.3591              0.0000     0.7191 r
  A_reg_11_/D (DFFSSRX1)                           0.0370    0.0000 *   0.7192 r
  data arrival time                                                     0.7192

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0936     0.8064
  data required time                                                    0.8064
  -------------------------------------------------------------------------------
  data required time                                                    0.8064
  data arrival time                                                    -0.7192
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0873


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                               0.0453    0.1817     0.1817 f
  A[5] (net)                     2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                 0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                  0.1017    0.0548     0.2367 r
  n220 (net)                     3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                 0.1070    0.0729     0.3096 f
  n242 (net)                     5      14.8909              0.0000     0.3096 f
  U91/IN2 (NAND2X1)                                0.1070    0.0000 *   0.3097 f
  U91/QN (NAND2X1)                                 0.0724    0.0465     0.3562 r
  n246 (net)                     2       6.1169              0.0000     0.3562 r
  U374/IN2 (NOR2X0)                                0.0724    0.0000 *   0.3562 r
  U374/QN (NOR2X0)                                 0.0558    0.0449     0.4011 f
  n256 (net)                     1       2.7275              0.0000     0.4011 f
  U83/IN1 (NOR4X1)                                 0.0558    0.0000 *   0.4011 f
  U83/QN (NOR4X1)                                  0.0767    0.1106     0.5117 r
  n290 (net)                     4      18.6992              0.0000     0.5117 r
  U340/IN1 (NOR2X0)                                0.0767    0.0001 *   0.5118 r
  U340/QN (NOR2X0)                                 0.0868    0.0467     0.5585 f
  n279 (net)                     2       4.9027              0.0000     0.5585 f
  U216/IN1 (NAND2X0)                               0.0868    0.0000 *   0.5585 f
  U216/QN (NAND2X0)                                0.0933    0.0424     0.6010 r
  n283 (net)                     1       2.8643              0.0000     0.6010 r
  U441/IN1 (NAND3X0)                               0.0933    0.0000 *   0.6010 r
  U441/QN (NAND3X0)                                0.0763    0.0483     0.6493 f
  n285 (net)                     1       6.1006              0.0000     0.6493 f
  U442/IN1 (XOR2X1)                                0.0763    0.0001 *   0.6494 f
  U442/Q (XOR2X1)                                  0.0359    0.0727     0.7221 f
  n286 (net)                     1       2.3591              0.0000     0.7221 f
  A_reg_11_/D (DFFSSRX1)                           0.0359    0.0000 *   0.7221 f
  data arrival time                                                     0.7221

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0902     0.8098
  data required time                                                    0.8098
  -------------------------------------------------------------------------------
  data required time                                                    0.8098
  data arrival time                                                    -0.7221
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0877


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U354/INP (INVX0)                                 0.0895    0.0000 *   0.2213 f
  U354/ZN (INVX0)                                  0.0758    0.0470     0.2683 r
  n137 (net)                     2       7.3279              0.0000     0.2683 r
  U248/IN2 (NAND2X1)                               0.0758    0.0001 *   0.2684 r
  U248/QN (NAND2X1)                                0.0620    0.0428     0.3112 f
  n231 (net)                     3       8.6688              0.0000     0.3112 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3112 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3404 r
  n142 (net)                     1       3.3783              0.0000     0.3404 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3404 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.3695 f
  n145 (net)                     1       3.1618              0.0000     0.3695 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.3695 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.3944 r
  n148 (net)                     1       2.9822              0.0000     0.3944 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.3944 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4203 f
  n150 (net)                     1       2.1442              0.0000     0.4203 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4203 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4500 r
  n155 (net)                     1       1.9278              0.0000     0.4500 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4500 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.4853 f
  n161 (net)                     1       1.8571              0.0000     0.4853 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.4853 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5179 r
  n164 (net)                     1       1.9736              0.0000     0.5179 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5179 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5592 f
  n177 (net)                     1       3.1484              0.0000     0.5592 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5592 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6028 r
  n349 (net)                     2       9.6637              0.0000     0.6028 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6029 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6798 f
  n335 (net)                    16      40.2492              0.0000     0.6798 f
  A_reg_11_/RSTB (DFFSSRX1)                        0.1212    0.0004 *   0.6801 f
  data arrival time                                                     0.6801

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6801
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0895


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                               0.0399    0.1593     0.1593 r
  B[3] (net)                     2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                 0.0895    0.0619     0.2213 f
  n134 (net)                     6      14.0383              0.0000     0.2213 f
  U354/INP (INVX0)                                 0.0895    0.0000 *   0.2213 f
  U354/ZN (INVX0)                                  0.0758    0.0470     0.2683 r
  n137 (net)                     2       7.3279              0.0000     0.2683 r
  U248/IN2 (NAND2X1)                               0.0758    0.0001 *   0.2684 r
  U248/QN (NAND2X1)                                0.0620    0.0428     0.3112 f
  n231 (net)                     3       8.6688              0.0000     0.3112 f
  U247/IN1 (NAND2X1)                               0.0620    0.0000 *   0.3112 f
  U247/QN (NAND2X1)                                0.0541    0.0291     0.3404 r
  n142 (net)                     1       3.3783              0.0000     0.3404 r
  U245/IN1 (NAND2X1)                               0.0541    0.0000 *   0.3404 r
  U245/QN (NAND2X1)                                0.0410    0.0291     0.3695 f
  n145 (net)                     1       3.1618              0.0000     0.3695 f
  U243/IN1 (NAND2X1)                               0.0410    0.0000 *   0.3695 f
  U243/QN (NAND2X1)                                0.0493    0.0249     0.3944 r
  n148 (net)                     1       2.9822              0.0000     0.3944 r
  U241/IN1 (NAND2X1)                               0.0493    0.0000 *   0.3944 r
  U241/QN (NAND2X1)                                0.0360    0.0259     0.4203 f
  n150 (net)                     1       2.1442              0.0000     0.4203 f
  U239/IN1 (NAND2X0)                               0.0360    0.0000 *   0.4203 f
  U239/QN (NAND2X0)                                0.0562    0.0297     0.4500 r
  n155 (net)                     1       1.9278              0.0000     0.4500 r
  U237/IN1 (NAND2X0)                               0.0562    0.0000 *   0.4500 r
  U237/QN (NAND2X0)                                0.0507    0.0353     0.4853 f
  n161 (net)                     1       1.8571              0.0000     0.4853 f
  U234/IN1 (NAND2X0)                               0.0507    0.0000 *   0.4853 f
  U234/QN (NAND2X0)                                0.0560    0.0326     0.5179 r
  n164 (net)                     1       1.9736              0.0000     0.5179 r
  U232/IN1 (NAND2X0)                               0.0560    0.0000 *   0.5179 r
  U232/QN (NAND2X0)                                0.0614    0.0413     0.5592 f
  n177 (net)                     1       3.1484              0.0000     0.5592 f
  U95/IN1 (NAND2X1)                                0.0614    0.0000 *   0.5592 f
  U95/QN (NAND2X1)                                 0.0721    0.0436     0.6028 r
  n349 (net)                     2       9.6637              0.0000     0.6028 r
  U108/IN1 (NOR2X2)                                0.0721    0.0001 *   0.6029 r
  U108/QN (NOR2X2)                                 0.1212    0.0768     0.6798 f
  n335 (net)                    16      40.2492              0.0000     0.6798 f
  A_reg_13_/RSTB (DFFSSRX1)                        0.1212    0.0001 *   0.6799 f
  data arrival time                                                     0.6799

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1304     0.7696
  data required time                                                    0.7696
  -------------------------------------------------------------------------------
  data required time                                                    0.7696
  data arrival time                                                    -0.6799
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0897


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U30/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5486 f
  sub_x_10_U30/QN (AOI21X1)                        0.0360    0.1036     0.6522 r
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6522 r
  sub_x_10_U17/IN1 (XOR2X1)                        0.0360    0.0001 *   0.6522 r
  sub_x_10_U17/Q (XOR2X1)                          0.0384    0.0671     0.7194 f
  T25[13] (net)                  1       3.3382              0.0000     0.7194 f
  B_reg_13_/D (DFFSSRX1)                           0.0384    0.0000 *   0.7194 f
  data arrival time                                                     0.7194

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0908     0.8092
  data required time                                                    0.8092
  -------------------------------------------------------------------------------
  data required time                                                    0.8092
  data arrival time                                                    -0.7194
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0898


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U30/IN1 (AOI21X1)                       0.0624    0.0001 *   0.5486 f
  sub_x_10_U30/QN (AOI21X1)                        0.0360    0.1036     0.6522 r
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6522 r
  sub_x_10_U17/IN1 (XOR2X1)                        0.0360    0.0001 *   0.6522 r
  sub_x_10_U17/Q (XOR2X1)                          0.0395    0.0627     0.7149 r
  T25[13] (net)                  1       3.3382              0.0000     0.7149 r
  B_reg_13_/D (DFFSSRX1)                           0.0395    0.0000 *   0.7150 r
  data arrival time                                                     0.7150

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0941     0.8059
  data required time                                                    0.8059
  -------------------------------------------------------------------------------
  data required time                                                    0.8059
  data arrival time                                                    -0.7150
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0909


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U30/IN1 (AOI21X1)                       0.0653    0.0001 *   0.5481 r
  sub_x_10_U30/QN (AOI21X1)                        0.0328    0.1030     0.6511 f
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6511 f
  sub_x_10_U17/IN1 (XOR2X1)                        0.0328    0.0001 *   0.6511 f
  sub_x_10_U17/Q (XOR2X1)                          0.0384    0.0665     0.7176 f
  T25[13] (net)                  1       3.3382              0.0000     0.7176 f
  B_reg_13_/D (DFFSSRX1)                           0.0384    0.0000 *   0.7176 f
  data arrival time                                                     0.7176

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0908     0.8092
  data required time                                                    0.8092
  -------------------------------------------------------------------------------
  data required time                                                    0.8092
  data arrival time                                                    -0.7176
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0915


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U30/IN1 (AOI21X1)                       0.0653    0.0001 *   0.5481 r
  sub_x_10_U30/QN (AOI21X1)                        0.0328    0.1030     0.6511 f
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6511 f
  sub_x_10_U17/IN1 (XOR2X1)                        0.0328    0.0001 *   0.6511 f
  sub_x_10_U17/Q (XOR2X1)                          0.0395    0.0619     0.7131 r
  T25[13] (net)                  1       3.3382              0.0000     0.7131 r
  B_reg_13_/D (DFFSSRX1)                           0.0395    0.0000 *   0.7131 r
  data arrival time                                                     0.7131

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0941     0.8059
  data required time                                                    0.8059
  -------------------------------------------------------------------------------
  data required time                                                    0.8059
  data arrival time                                                    -0.7131
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0928


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U62/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5486 f
  sub_x_10_U62/QN (AOI21X1)                        0.0346    0.1027     0.6513 r
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6513 r
  sub_x_10_U51/IN1 (XOR2X1)                        0.0346    0.0000 *   0.6513 r
  sub_x_10_U51/Q (XOR2X1)                          0.0365    0.0651     0.7164 f
  T25[10] (net)                  1       2.5679              0.0000     0.7164 f
  B_reg_10_/D (DFFSSRX1)                           0.0365    0.0000 *   0.7165 f
  data arrival time                                                     0.7165

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0904     0.8096
  data required time                                                    0.8096
  -------------------------------------------------------------------------------
  data required time                                                    0.8096
  data arrival time                                                    -0.7165
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0932


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0516    0.1669     0.1669 r
  B[9] (net)                     2       9.5861              0.0000     0.1669 r
  U269/IN2 (NAND2X0)                               0.0516    0.0002 *   0.1671 r
  U269/QN (NAND2X0)                                0.1504    0.0869     0.2540 f
  n271 (net)                     6      14.4604              0.0000     0.2540 f
  sub_x_10_U68/IN3 (OAI21X1)                       0.1504    0.0001 *   0.2541 f
  sub_x_10_U68/QN (OAI21X1)                        0.0411    0.1262     0.3802 r
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3802 r
  sub_x_10_U44/IN1 (AOI21X1)                       0.0411    0.0000 *   0.3803 r
  sub_x_10_U44/QN (AOI21X1)                        0.0409    0.1026     0.4829 f
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4829 f
  sub_x_10_U32/IN2 (OAI21X1)                       0.0409    0.0000 *   0.4829 f
  sub_x_10_U32/QN (OAI21X1)                        0.0318    0.0975     0.5804 r
  sub_x_10_n37 (net)             1       4.0774              0.0000     0.5804 r
  sub_x_10_U30/IN3 (AOI21X1)                       0.0318    0.0000 *   0.5804 r
  sub_x_10_U30/QN (AOI21X1)                        0.0328    0.0687     0.6491 f
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6491 f
  sub_x_10_U17/IN1 (XOR2X1)                        0.0328    0.0001 *   0.6492 f
  sub_x_10_U17/Q (XOR2X1)                          0.0384    0.0665     0.7156 f
  T25[13] (net)                  1       3.3382              0.0000     0.7156 f
  B_reg_13_/D (DFFSSRX1)                           0.0384    0.0000 *   0.7157 f
  data arrival time                                                     0.7157

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0908     0.8092
  data required time                                                    0.8092
  -------------------------------------------------------------------------------
  data required time                                                    0.8092
  data arrival time                                                    -0.7157
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0935


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.1959 f
  n339 (net)                     2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5214 r
  n351 (net)                    33      78.0726              0.0000     0.5214 r
  U214/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5232 r
  U214/QN (NAND2X0)                                0.2310    0.1187     0.6419 f
  n287 (net)                     1       6.4075              0.0000     0.6419 f
  A_reg_11_/SETB (DFFSSRX1)                        0.2310    0.0001 *   0.6420 f
  data arrival time                                                     0.6420

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1641     0.7359
  data required time                                                    0.7359
  -------------------------------------------------------------------------------
  data required time                                                    0.7359
  data arrival time                                                    -0.6420
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0938


  Startpoint: B_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_0_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_0_/Q (DFFX1)                               0.0472    0.1831     0.1831 f
  B[0] (net)                     3      10.2510              0.0000     0.1831 f
  sub_x_10_U144/IN2 (NOR2X0)                       0.0472    0.0000 *   0.1831 f
  sub_x_10_U144/QN (NOR2X0)                        0.0828    0.0435     0.2266 r
  sub_x_10_n113 (net)            2       5.2627              0.0000     0.2266 r
  sub_x_10_U138/IN1 (OAI21X1)                      0.0828    0.0000 *   0.2266 r
  sub_x_10_U138/QN (OAI21X1)                       0.0339    0.1135     0.3401 f
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3401 f
  sub_x_10_U123/IN1 (AOI21X1)                      0.0339    0.0001 *   0.3401 f
  sub_x_10_U123/QN (AOI21X1)                       0.0342    0.0977     0.4378 r
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4378 r
  sub_x_10_U82/IN2 (OAI21X1)                       0.0342    0.0000 *   0.4378 r
  sub_x_10_U82/QN (OAI21X1)                        0.0624    0.1107     0.5486 f
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5486 f
  sub_x_10_U62/IN1 (AOI21X1)                       0.0624    0.0000 *   0.5486 f
  sub_x_10_U62/QN (AOI21X1)                        0.0346    0.1027     0.6513 r
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6513 r
  sub_x_10_U51/IN1 (XOR2X1)                        0.0346    0.0000 *   0.6513 r
  sub_x_10_U51/Q (XOR2X1)                          0.0376    0.0608     0.7121 r
  T25[10] (net)                  1       2.5679              0.0000     0.7121 r
  B_reg_10_/D (DFFSSRX1)                           0.0376    0.0000 *   0.7121 r
  data arrival time                                                     0.7121

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0937     0.8063
  data required time                                                    0.8063
  -------------------------------------------------------------------------------
  data required time                                                    0.8063
  data arrival time                                                    -0.7121
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0942


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0516    0.1669     0.1669 r
  B[9] (net)                     2       9.5861              0.0000     0.1669 r
  U269/IN2 (NAND2X0)                               0.0516    0.0002 *   0.1671 r
  U269/QN (NAND2X0)                                0.1504    0.0869     0.2540 f
  n271 (net)                     6      14.4604              0.0000     0.2540 f
  sub_x_10_U68/IN3 (OAI21X1)                       0.1504    0.0001 *   0.2541 f
  sub_x_10_U68/QN (OAI21X1)                        0.0411    0.1262     0.3802 r
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3802 r
  sub_x_10_U44/IN1 (AOI21X1)                       0.0411    0.0000 *   0.3803 r
  sub_x_10_U44/QN (AOI21X1)                        0.0409    0.1026     0.4829 f
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4829 f
  sub_x_10_U32/IN2 (OAI21X1)                       0.0409    0.0000 *   0.4829 f
  sub_x_10_U32/QN (OAI21X1)                        0.0318    0.0975     0.5804 r
  sub_x_10_n37 (net)             1       4.0774              0.0000     0.5804 r
  sub_x_10_U30/IN3 (AOI21X1)                       0.0318    0.0000 *   0.5804 r
  sub_x_10_U30/QN (AOI21X1)                        0.0328    0.0687     0.6491 f
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6491 f
  sub_x_10_U17/IN1 (XOR2X1)                        0.0328    0.0001 *   0.6492 f
  sub_x_10_U17/Q (XOR2X1)                          0.0395    0.0619     0.7111 r
  T25[13] (net)                  1       3.3382              0.0000     0.7111 r
  B_reg_13_/D (DFFSSRX1)                           0.0395    0.0000 *   0.7111 r
  data arrival time                                                     0.7111

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0941     0.8059
  data required time                                                    0.8059
  -------------------------------------------------------------------------------
  data required time                                                    0.8059
  data arrival time                                                    -0.7111
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0948


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U62/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5480 r
  sub_x_10_U62/QN (AOI21X1)                        0.0314    0.1020     0.6501 f
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6501 f
  sub_x_10_U51/IN1 (XOR2X1)                        0.0314    0.0000 *   0.6501 f
  sub_x_10_U51/Q (XOR2X1)                          0.0365    0.0645     0.7146 f
  T25[10] (net)                  1       2.5679              0.0000     0.7146 f
  B_reg_10_/D (DFFSSRX1)                           0.0365    0.0000 *   0.7146 f
  data arrival time                                                     0.7146

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0904     0.8096
  data required time                                                    0.8096
  -------------------------------------------------------------------------------
  data required time                                                    0.8096
  data arrival time                                                    -0.7146
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0950


  Startpoint: B_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_4_/Q (DFFX1)                               0.0422    0.1609     0.1609 r
  B[4] (net)                     2       5.9190              0.0000     0.1609 r
  sub_x_10_U120/IN2 (NAND2X0)                      0.0422    0.0000 *   0.1610 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0670     0.2280 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2280 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2282 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3437 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3437 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3437 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4382 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4382 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4382 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5480 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5480 r
  sub_x_10_U62/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5480 r
  sub_x_10_U62/QN (AOI21X1)                        0.0314    0.1020     0.6501 f
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6501 f
  sub_x_10_U51/IN1 (XOR2X1)                        0.0314    0.0000 *   0.6501 f
  sub_x_10_U51/Q (XOR2X1)                          0.0376    0.0601     0.7102 r
  T25[10] (net)                  1       2.5679              0.0000     0.7102 r
  B_reg_10_/D (DFFSSRX1)                           0.0376    0.0000 *   0.7102 r
  data arrival time                                                     0.7102

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0937     0.8063
  data required time                                                    0.8063
  -------------------------------------------------------------------------------
  data required time                                                    0.8063
  data arrival time                                                    -0.7102
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0961


  Startpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_8_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_8_/Q (DFFX1)                               0.0339    0.1730     0.1730 f
  B[8] (net)                     2       4.4258              0.0000     0.1730 f
  U264/IN2 (NAND2X0)                               0.0339    0.0000 *   0.1730 f
  U264/QN (NAND2X0)                                0.1403    0.0750     0.2480 r
  n261 (net)                     5      13.1693              0.0000     0.2480 r
  sub_x_10_U68/IN1 (OAI21X1)                       0.1403    0.0001 *   0.2481 r
  sub_x_10_U68/QN (OAI21X1)                        0.0383    0.1278     0.3759 f
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3759 f
  sub_x_10_U44/IN1 (AOI21X1)                       0.0383    0.0000 *   0.3759 f
  sub_x_10_U44/QN (AOI21X1)                        0.0441    0.1042     0.4801 r
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4801 r
  sub_x_10_U32/IN2 (OAI21X1)                       0.0441    0.0000 *   0.4801 r
  sub_x_10_U32/QN (OAI21X1)                        0.0291    0.0921     0.5722 f
  sub_x_10_n37 (net)             1       4.0774              0.0000     0.5722 f
  sub_x_10_U30/IN3 (AOI21X1)                       0.0291    0.0000 *   0.5723 f
  sub_x_10_U30/QN (AOI21X1)                        0.0360    0.0729     0.6452 r
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6452 r
  sub_x_10_U17/IN1 (XOR2X1)                        0.0360    0.0001 *   0.6453 r
  sub_x_10_U17/Q (XOR2X1)                          0.0384    0.0671     0.7124 f
  T25[13] (net)                  1       3.3382              0.0000     0.7124 f
  B_reg_13_/D (DFFSSRX1)                           0.0384    0.0000 *   0.7125 f
  data arrival time                                                     0.7125

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0908     0.8092
  data required time                                                    0.8092
  -------------------------------------------------------------------------------
  data required time                                                    0.8092
  data arrival time                                                    -0.7125
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0967


  Startpoint: B_reg_8_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_8_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_8_/Q (DFFX1)                               0.0339    0.1730     0.1730 f
  B[8] (net)                     2       4.4258              0.0000     0.1730 f
  U264/IN2 (NAND2X0)                               0.0339    0.0000 *   0.1730 f
  U264/QN (NAND2X0)                                0.1403    0.0750     0.2480 r
  n261 (net)                     5      13.1693              0.0000     0.2480 r
  sub_x_10_U68/IN1 (OAI21X1)                       0.1403    0.0001 *   0.2481 r
  sub_x_10_U68/QN (OAI21X1)                        0.0383    0.1278     0.3759 f
  sub_x_10_n60 (net)             3       7.5396              0.0000     0.3759 f
  sub_x_10_U44/IN1 (AOI21X1)                       0.0383    0.0000 *   0.3759 f
  sub_x_10_U44/QN (AOI21X1)                        0.0441    0.1042     0.4801 r
  sub_x_10_n46 (net)             4       8.7964              0.0000     0.4801 r
  sub_x_10_U32/IN2 (OAI21X1)                       0.0441    0.0000 *   0.4801 r
  sub_x_10_U32/QN (OAI21X1)                        0.0291    0.0921     0.5722 f
  sub_x_10_n37 (net)             1       4.0774              0.0000     0.5722 f
  sub_x_10_U30/IN3 (AOI21X1)                       0.0291    0.0000 *   0.5723 f
  sub_x_10_U30/QN (AOI21X1)                        0.0360    0.0729     0.6452 r
  sub_x_10_n35 (net)             1       5.7329              0.0000     0.6452 r
  sub_x_10_U17/IN1 (XOR2X1)                        0.0360    0.0001 *   0.6453 r
  sub_x_10_U17/Q (XOR2X1)                          0.0395    0.0627     0.7080 r
  T25[13] (net)                  1       3.3382              0.0000     0.7080 r
  B_reg_13_/D (DFFSSRX1)                           0.0395    0.0000 *   0.7080 r
  data arrival time                                                     0.7080

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0941     0.8059
  data required time                                                    0.8059
  -------------------------------------------------------------------------------
  data required time                                                    0.8059
  data arrival time                                                    -0.7080
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0979


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2402 r
  n339 (net)                     2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5952 f
  n351 (net)                    33      78.0726              0.0000     0.5952 f
  B_reg_11_/D (DFFSSRX1)                           0.6740    0.0006 *   0.5958 f
  data arrival time                                                     0.5958

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.5958
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0991


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0477    0.1646     0.1646 r
  state[0] (net)                 3       8.0449              0.0000     0.1646 r
  U452/IN1 (NOR2X0)                                0.0477    0.0000 *   0.1647 r
  U452/QN (NOR2X0)                                 0.0503    0.0339     0.1986 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1986 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1986 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2402 r
  n339 (net)                     2       4.1045              0.0000     0.2402 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2402 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5952 f
  n351 (net)                    33      78.0726              0.0000     0.5952 f
  A_reg_10_/D (DFFSSRX1)                           0.6740    0.0003 *   0.5955 f
  data arrival time                                                     0.5955

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.5955
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.0993


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2081 r
  n339 (net)                     2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5631 f
  n351 (net)                    33      78.0726              0.0000     0.5631 f
  U217/IN1 (NAND2X0)                               0.6740    0.0018 *   0.5650 f
  U217/QN (NAND2X0)                                0.2103    0.0966     0.6616 r
  n312 (net)                     1       4.5289              0.0000     0.6616 r
  A_reg_13_/SETB (DFFSSRX1)                        0.2103    0.0001 *   0.6617 r
  data arrival time                                                     0.6617

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1365     0.7635
  data required time                                                    0.7635
  -------------------------------------------------------------------------------
  data required time                                                    0.7635
  data arrival time                                                    -0.6617
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1018


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/QN (DFFX1)                              0.0734    0.1439     0.1439 r
  n65 (net)                      3      12.4127              0.0000     0.1439 r
  sub_x_10_U120/IN1 (NAND2X0)                      0.0734    0.0000 *   0.1440 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0744     0.2184 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2184 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2185 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3341 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3341 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3341 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4286 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4286 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4286 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5384 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5384 r
  sub_x_10_U62/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5384 r
  sub_x_10_U62/QN (AOI21X1)                        0.0314    0.1020     0.6404 f
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6404 f
  sub_x_10_U51/IN1 (XOR2X1)                        0.0314    0.0000 *   0.6405 f
  sub_x_10_U51/Q (XOR2X1)                          0.0365    0.0645     0.7049 f
  T25[10] (net)                  1       2.5679              0.0000     0.7049 f
  B_reg_10_/D (DFFSSRX1)                           0.0365    0.0000 *   0.7050 f
  data arrival time                                                     0.7050

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0904     0.8096
  data required time                                                    0.8096
  -------------------------------------------------------------------------------
  data required time                                                    0.8096
  data arrival time                                                    -0.7050
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1047


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_1_/QN (DFFX1)                              0.0834    0.1498     0.1498 r
  sub_x_10_n143 (net)            3      15.9958              0.0000     0.1498 r
  U87/IN1 (NAND2X1)                                0.0834    0.0003 *   0.1501 r
  U87/QN (NAND2X1)                                 0.1001    0.0661     0.2162 f
  n185 (net)                     6      16.9311              0.0000     0.2162 f
  sub_x_10_U138/IN3 (OAI21X1)                      0.1001    0.0000 *   0.2162 f
  sub_x_10_U138/QN (OAI21X1)                       0.0365    0.1127     0.3289 r
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3289 r
  sub_x_10_U123/IN1 (AOI21X1)                      0.0365    0.0001 *   0.3290 r
  sub_x_10_U123/QN (AOI21X1)                       0.0309    0.0950     0.4240 f
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4240 f
  sub_x_10_U82/IN2 (OAI21X1)                       0.0309    0.0000 *   0.4240 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1136     0.5376 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5376 r
  sub_x_10_U62/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5377 r
  sub_x_10_U62/QN (AOI21X1)                        0.0314    0.1020     0.6397 f
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6397 f
  sub_x_10_U51/IN1 (XOR2X1)                        0.0314    0.0000 *   0.6397 f
  sub_x_10_U51/Q (XOR2X1)                          0.0365    0.0645     0.7042 f
  T25[10] (net)                  1       2.5679              0.0000     0.7042 f
  B_reg_10_/D (DFFSSRX1)                           0.0365    0.0000 *   0.7042 f
  data arrival time                                                     0.7042

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0904     0.8096
  data required time                                                    0.8096
  -------------------------------------------------------------------------------
  data required time                                                    0.8096
  data arrival time                                                    -0.7042
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1054


  Startpoint: B_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_1_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_1_/Q (DFFX1)                               0.0411    0.1602     0.1602 r
  B[1] (net)                     2       5.4997              0.0000     0.1602 r
  U87/IN2 (NAND2X1)                                0.0411    0.0000 *   0.1602 r
  U87/QN (NAND2X1)                                 0.1001    0.0559     0.2160 f
  n185 (net)                     6      16.9311              0.0000     0.2160 f
  sub_x_10_U138/IN3 (OAI21X1)                      0.1001    0.0000 *   0.2161 f
  sub_x_10_U138/QN (OAI21X1)                       0.0365    0.1127     0.3287 r
  sub_x_10_n110 (net)            2       5.9278              0.0000     0.3287 r
  sub_x_10_U123/IN1 (AOI21X1)                      0.0365    0.0001 *   0.3288 r
  sub_x_10_U123/QN (AOI21X1)                       0.0309    0.0950     0.4238 f
  sub_x_10_n101 (net)            2       5.0323              0.0000     0.4238 f
  sub_x_10_U82/IN2 (OAI21X1)                       0.0309    0.0000 *   0.4239 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1136     0.5375 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5375 r
  sub_x_10_U62/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5375 r
  sub_x_10_U62/QN (AOI21X1)                        0.0314    0.1020     0.6395 f
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6395 f
  sub_x_10_U51/IN1 (XOR2X1)                        0.0314    0.0000 *   0.6396 f
  sub_x_10_U51/Q (XOR2X1)                          0.0365    0.0645     0.7040 f
  T25[10] (net)                  1       2.5679              0.0000     0.7040 f
  B_reg_10_/D (DFFSSRX1)                           0.0365    0.0000 *   0.7040 f
  data arrival time                                                     0.7040

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0904     0.8096
  data required time                                                    0.8096
  -------------------------------------------------------------------------------
  data required time                                                    0.8096
  data arrival time                                                    -0.7040
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1056


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/QN (DFFX1)                              0.0734    0.1439     0.1439 r
  n65 (net)                      3      12.4127              0.0000     0.1439 r
  sub_x_10_U120/IN1 (NAND2X0)                      0.0734    0.0000 *   0.1440 r
  sub_x_10_U120/QN (NAND2X0)                       0.1158    0.0744     0.2184 f
  sub_x_10_n99 (net)             3      10.0276              0.0000     0.2184 f
  sub_x_10_U108/IN1 (OAI21X1)                      0.1158    0.0002 *   0.2185 f
  sub_x_10_U108/QN (OAI21X1)                       0.0421    0.1155     0.3341 r
  sub_x_10_n88 (net)             3       8.0603              0.0000     0.3341 r
  sub_x_10_U84/IN1 (AOI21X1)                       0.0421    0.0000 *   0.3341 r
  sub_x_10_U84/QN (AOI21X1)                        0.0283    0.0945     0.4286 f
  sub_x_10_n74 (net)             1       4.0069              0.0000     0.4286 f
  sub_x_10_U82/IN3 (OAI21X1)                       0.0283    0.0001 *   0.4286 f
  sub_x_10_U82/QN (OAI21X1)                        0.0653    0.1097     0.5384 r
  sub_x_10_n1 (net)              8      16.6561              0.0000     0.5384 r
  sub_x_10_U62/IN1 (AOI21X1)                       0.0653    0.0000 *   0.5384 r
  sub_x_10_U62/QN (AOI21X1)                        0.0314    0.1020     0.6404 f
  sub_x_10_n58 (net)             1       5.1842              0.0000     0.6404 f
  sub_x_10_U51/IN1 (XOR2X1)                        0.0314    0.0000 *   0.6405 f
  sub_x_10_U51/Q (XOR2X1)                          0.0376    0.0601     0.7005 r
  T25[10] (net)                  1       2.5679              0.0000     0.7005 r
  B_reg_10_/D (DFFSSRX1)                           0.0376    0.0000 *   0.7006 r
  data arrival time                                                     0.7006

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0937     0.8063
  data required time                                                    0.8063
  -------------------------------------------------------------------------------
  data required time                                                    0.8063
  data arrival time                                                    -0.7006
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1057


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                                              0.0383    0.1765     0.1765 f
  A[2] (net)                                    2       6.2973              0.0000     0.1765 f
  U97/IN2 (NOR2X1)                                                0.0383    0.0000 *   0.1765 f
  U97/QN (NOR2X1)                                                 0.0808    0.0434     0.2199 r
  n193 (net)                                    3       8.2452              0.0000     0.2199 r
  U96/IN2 (NOR2X1)                                                0.0808    0.0000 *   0.2199 r
  U96/QN (NOR2X1)                                                 0.0743    0.0578     0.2777 f
  n202 (net)                                    3       8.0135              0.0000     0.2777 f
  U355/INP (INVX0)                                                0.0743    0.0000 *   0.2777 f
  U355/ZN (INVX0)                                                 0.0488    0.0299     0.3076 r
  n135 (net)                                    1       3.1998              0.0000     0.3076 r
  U248/IN1 (NAND2X1)                                              0.0488    0.0000 *   0.3076 r
  U248/QN (NAND2X1)                                               0.0620    0.0411     0.3487 f
  n231 (net)                                    3       8.6688              0.0000     0.3487 f
  U247/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.3487 f
  U247/QN (NAND2X1)                                               0.0541    0.0291     0.3779 r
  n142 (net)                                    1       3.3783              0.0000     0.3779 r
  U245/IN1 (NAND2X1)                                              0.0541    0.0000 *   0.3779 r
  U245/QN (NAND2X1)                                               0.0410    0.0291     0.4070 f
  n145 (net)                                    1       3.1618              0.0000     0.4070 f
  U243/IN1 (NAND2X1)                                              0.0410    0.0000 *   0.4070 f
  U243/QN (NAND2X1)                                               0.0493    0.0249     0.4319 r
  n148 (net)                                    1       2.9822              0.0000     0.4319 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.4319 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4578 f
  n150 (net)                                    1       2.1442              0.0000     0.4578 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4578 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4875 r
  n155 (net)                                    1       1.9278              0.0000     0.4875 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4875 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.5228 f
  n161 (net)                                    1       1.8571              0.0000     0.5228 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.5228 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5554 r
  n164 (net)                                    1       1.9736              0.0000     0.5554 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5554 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5967 f
  n177 (net)                                    1       3.1484              0.0000     0.5967 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5968 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6403 r
  n349 (net)                                    2       9.6637              0.0000     0.6403 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6404 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6870 f
  N63 (net)                                     1       3.6086              0.0000     0.6870 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6870 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6870 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6870 f
  data arrival time                                                                    0.6870

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6870
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1065


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                                              0.0302    0.1700     0.1700 f
  A[3] (net)                                    1       2.8465              0.0000     0.1700 f
  U85/IN2 (NOR2X0)                                                0.0302    0.0000 *   0.1700 f
  U85/QN (NOR2X0)                                                 0.0980    0.0527     0.2227 r
  n77 (net)                                     3       8.3533              0.0000     0.2227 r
  U96/IN1 (NOR2X1)                                                0.0980    0.0000 *   0.2228 r
  U96/QN (NOR2X1)                                                 0.0743    0.0537     0.2764 f
  n202 (net)                                    3       8.0135              0.0000     0.2764 f
  U355/INP (INVX0)                                                0.0743    0.0000 *   0.2765 f
  U355/ZN (INVX0)                                                 0.0488    0.0299     0.3064 r
  n135 (net)                                    1       3.1998              0.0000     0.3064 r
  U248/IN1 (NAND2X1)                                              0.0488    0.0000 *   0.3064 r
  U248/QN (NAND2X1)                                               0.0620    0.0411     0.3475 f
  n231 (net)                                    3       8.6688              0.0000     0.3475 f
  U247/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.3475 f
  U247/QN (NAND2X1)                                               0.0541    0.0291     0.3766 r
  n142 (net)                                    1       3.3783              0.0000     0.3766 r
  U245/IN1 (NAND2X1)                                              0.0541    0.0000 *   0.3767 r
  U245/QN (NAND2X1)                                               0.0410    0.0291     0.4058 f
  n145 (net)                                    1       3.1618              0.0000     0.4058 f
  U243/IN1 (NAND2X1)                                              0.0410    0.0000 *   0.4058 f
  U243/QN (NAND2X1)                                               0.0493    0.0249     0.4307 r
  n148 (net)                                    1       2.9822              0.0000     0.4307 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.4307 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4566 f
  n150 (net)                                    1       2.1442              0.0000     0.4566 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4566 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4863 r
  n155 (net)                                    1       1.9278              0.0000     0.4863 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4863 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.5216 f
  n161 (net)                                    1       1.8571              0.0000     0.5216 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.5216 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5542 r
  n164 (net)                                    1       1.9736              0.0000     0.5542 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5542 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5955 f
  n177 (net)                                    1       3.1484              0.0000     0.5955 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5955 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6391 r
  n349 (net)                                    2       9.6637              0.0000     0.6391 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6392 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6857 f
  N63 (net)                                     1       3.6086              0.0000     0.6857 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6857 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6857 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6858 f
  data arrival time                                                                    0.6858

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6858
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1078


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.1959 f
  n339 (net)                     2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5214 r
  n351 (net)                    33      78.0726              0.0000     0.5214 r
  U217/IN1 (NAND2X0)                               0.6839    0.0018 *   0.5233 r
  U217/QN (NAND2X0)                                0.2131    0.1025     0.6258 f
  n312 (net)                     1       4.5289              0.0000     0.6258 f
  A_reg_13_/SETB (DFFSSRX1)                        0.2131    0.0001 *   0.6259 f
  data arrival time                                                     0.6259

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1611     0.7389
  data required time                                                    0.7389
  -------------------------------------------------------------------------------
  data required time                                                    0.7389
  data arrival time                                                    -0.6259
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1130


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2081 r
  n339 (net)                     2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5631 f
  n351 (net)                    33      78.0726              0.0000     0.5631 f
  U187/IN1 (NAND2X0)                               0.6740    0.0011 *   0.5642 f
  U187/QN (NAND2X0)                                0.1947    0.0837     0.6479 r
  n124 (net)                     1       3.1092              0.0000     0.6479 r
  B_reg_10_/SETB (DFFSSRX1)                        0.1947    0.0000 *   0.6480 r
  data arrival time                                                     0.6480

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6480
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1163


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2081 r
  n339 (net)                     2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5631 f
  n351 (net)                    33      78.0726              0.0000     0.5631 f
  U179/IN1 (NAND2X0)                               0.6740    0.0014 *   0.5645 f
  U179/QN (NAND2X0)                                0.1940    0.0832     0.6477 r
  n128 (net)                     1       3.0542              0.0000     0.6477 r
  B_reg_13_/SETB (DFFSSRX1)                        0.1940    0.0000 *   0.6477 r
  data arrival time                                                     0.6477

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1357     0.7643
  data required time                                                    0.7643
  -------------------------------------------------------------------------------
  data required time                                                    0.7643
  data arrival time                                                    -0.6477
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1166


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                                              0.0371    0.1756     0.1756 f
  A[4] (net)                                    2       5.8065              0.0000     0.1756 f
  U110/IN2 (NOR2X1)                                               0.0371    0.0000 *   0.1756 f
  U110/QN (NOR2X1)                                                0.1026    0.0547     0.2303 r
  n208 (net)                                    4      12.7657              0.0000     0.2303 r
  U111/IN2 (NOR2X1)                                               0.1026    0.0001 *   0.2304 r
  U111/QN (NOR2X1)                                                0.1070    0.0801     0.3106 f
  n242 (net)                                    5      14.8909              0.0000     0.3106 f
  U352/INP (INVX0)                                                0.1070    0.0001 *   0.3106 f
  U352/ZN (INVX0)                                                 0.0500    0.0285     0.3391 r
  n143 (net)                                    1       2.1713              0.0000     0.3391 r
  U244/IN1 (NAND2X0)                                              0.0500    0.0000 *   0.3391 r
  U244/QN (NAND2X0)                                               0.0649    0.0397     0.3788 f
  n144 (net)                                    1       3.0815              0.0000     0.3788 f
  U243/IN2 (NAND2X1)                                              0.0649    0.0000 *   0.3788 f
  U243/QN (NAND2X1)                                               0.0493    0.0326     0.4114 r
  n148 (net)                                    1       2.9822              0.0000     0.4114 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.4114 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4373 f
  n150 (net)                                    1       2.1442              0.0000     0.4373 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4374 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4670 r
  n155 (net)                                    1       1.9278              0.0000     0.4670 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4670 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.5023 f
  n161 (net)                                    1       1.8571              0.0000     0.5023 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.5023 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5350 r
  n164 (net)                                    1       1.9736              0.0000     0.5350 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5350 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5763 f
  n177 (net)                                    1       3.1484              0.0000     0.5763 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5763 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6199 r
  n349 (net)                                    2       9.6637              0.0000     0.6199 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6199 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6665 f
  N63 (net)                                     1       3.6086              0.0000     0.6665 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6665 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6665 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6665 f
  data arrival time                                                                    0.6665

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1270


  Startpoint: A_reg_5_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_5_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_5_/Q (DFFX1)                                              0.0453    0.1817     0.1817 f
  A[5] (net)                                    2       9.3748              0.0000     0.1817 f
  U86/IN2 (NOR2X0)                                                0.0453    0.0002 *   0.1819 f
  U86/QN (NOR2X0)                                                 0.1017    0.0548     0.2367 r
  n220 (net)                                    3       8.4432              0.0000     0.2367 r
  U111/IN1 (NOR2X1)                                               0.1017    0.0000 *   0.2367 r
  U111/QN (NOR2X1)                                                0.1070    0.0729     0.3096 f
  n242 (net)                                    5      14.8909              0.0000     0.3096 f
  U352/INP (INVX0)                                                0.1070    0.0001 *   0.3097 f
  U352/ZN (INVX0)                                                 0.0500    0.0285     0.3382 r
  n143 (net)                                    1       2.1713              0.0000     0.3382 r
  U244/IN1 (NAND2X0)                                              0.0500    0.0000 *   0.3382 r
  U244/QN (NAND2X0)                                               0.0649    0.0397     0.3779 f
  n144 (net)                                    1       3.0815              0.0000     0.3779 f
  U243/IN2 (NAND2X1)                                              0.0649    0.0000 *   0.3779 f
  U243/QN (NAND2X1)                                               0.0493    0.0326     0.4105 r
  n148 (net)                                    1       2.9822              0.0000     0.4105 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.4105 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4364 f
  n150 (net)                                    1       2.1442              0.0000     0.4364 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4364 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4661 r
  n155 (net)                                    1       1.9278              0.0000     0.4661 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4661 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.5014 f
  n161 (net)                                    1       1.8571              0.0000     0.5014 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.5014 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5340 r
  n164 (net)                                    1       1.9736              0.0000     0.5340 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5340 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5753 f
  n177 (net)                                    1       3.1484              0.0000     0.5753 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5753 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6189 r
  n349 (net)                                    2       9.6637              0.0000     0.6189 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6190 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6656 f
  N63 (net)                                     1       3.6086              0.0000     0.6656 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6656 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6656 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6656 f
  data arrival time                                                                    0.6656

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6656
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1280


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.1959 f
  n339 (net)                     2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5214 r
  n351 (net)                    33      78.0726              0.0000     0.5214 r
  U187/IN1 (NAND2X0)                               0.6839    0.0011 *   0.5225 r
  U187/QN (NAND2X0)                                0.1985    0.0894     0.6119 f
  n124 (net)                     1       3.1092              0.0000     0.6119 f
  B_reg_10_/SETB (DFFSSRX1)                        0.1985    0.0000 *   0.6119 f
  data arrival time                                                     0.6119

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1587     0.7413
  data required time                                                    0.7413
  -------------------------------------------------------------------------------
  data required time                                                    0.7413
  data arrival time                                                    -0.6119
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1294


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.1959 f
  n339 (net)                     2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5214 r
  n351 (net)                    33      78.0726              0.0000     0.5214 r
  U179/IN1 (NAND2X0)                               0.6839    0.0014 *   0.5228 r
  U179/QN (NAND2X0)                                0.1979    0.0888     0.6116 f
  n128 (net)                     1       3.0542              0.0000     0.6116 f
  B_reg_13_/SETB (DFFSSRX1)                        0.1979    0.0000 *   0.6117 f
  data arrival time                                                     0.6117

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_13_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1586     0.7414
  data required time                                                    0.7414
  -------------------------------------------------------------------------------
  data required time                                                    0.7414
  data arrival time                                                    -0.6117
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1298


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2081 r
  n339 (net)                     2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5631 f
  n351 (net)                    33      78.0726              0.0000     0.5631 f
  B_reg_11_/D (DFFSSRX1)                           0.6740    0.0006 *   0.5637 f
  data arrival time                                                     0.5637

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.5637
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1312


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0470    0.1264     0.1264 r
  n350 (net)                     1       2.9674              0.0000     0.1264 r
  U452/IN2 (NOR2X0)                                0.0470    0.0000 *   0.1265 r
  U452/QN (NOR2X0)                                 0.0503    0.0401     0.1665 f
  io_operands_rdy (net)          2       2.9588              0.0000     0.1665 f
  U227/IN1 (NAND2X0)                               0.0503    0.0000 *   0.1666 f
  U227/QN (NAND2X0)                                0.0663    0.0416     0.2081 r
  n339 (net)                     2       4.1045              0.0000     0.2081 r
  U226/IN1 (NAND2X0)                               0.0663    0.0000 *   0.2082 r
  U226/QN (NAND2X0)                                0.6740    0.3550     0.5631 f
  n351 (net)                    33      78.0726              0.0000     0.5631 f
  A_reg_10_/D (DFFSSRX1)                           0.6740    0.0003 *   0.5635 f
  data arrival time                                                     0.5635

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.2051     0.6949
  data required time                                                    0.6949
  -------------------------------------------------------------------------------
  data required time                                                    0.6949
  data arrival time                                                    -0.5635
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1314


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                                              0.0399    0.1593     0.1593 r
  B[3] (net)                                    2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                               0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                                0.0895    0.0619     0.2213 f
  n134 (net)                                    6      14.0383              0.0000     0.2213 f
  U354/INP (INVX0)                                                0.0895    0.0000 *   0.2213 f
  U354/ZN (INVX0)                                                 0.0758    0.0470     0.2683 r
  n137 (net)                                    2       7.3279              0.0000     0.2683 r
  U426/IN2 (NAND4X0)                                              0.0758    0.0000 *   0.2683 r
  U426/QN (NAND4X0)                                               0.0781    0.0492     0.3175 f
  n139 (net)                                    1       4.8584              0.0000     0.3175 f
  U247/IN2 (NAND2X1)                                              0.0781    0.0001 *   0.3176 f
  U247/QN (NAND2X1)                                               0.0541    0.0353     0.3529 r
  n142 (net)                                    1       3.3783              0.0000     0.3529 r
  U245/IN1 (NAND2X1)                                              0.0541    0.0000 *   0.3529 r
  U245/QN (NAND2X1)                                               0.0410    0.0291     0.3820 f
  n145 (net)                                    1       3.1618              0.0000     0.3820 f
  U243/IN1 (NAND2X1)                                              0.0410    0.0000 *   0.3820 f
  U243/QN (NAND2X1)                                               0.0493    0.0249     0.4069 r
  n148 (net)                                    1       2.9822              0.0000     0.4069 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.4069 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4328 f
  n150 (net)                                    1       2.1442              0.0000     0.4328 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4328 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4625 r
  n155 (net)                                    1       1.9278              0.0000     0.4625 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4625 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.4978 f
  n161 (net)                                    1       1.8571              0.0000     0.4978 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.4978 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5304 r
  n164 (net)                                    1       1.9736              0.0000     0.5304 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5305 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5718 f
  n177 (net)                                    1       3.1484              0.0000     0.5718 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5718 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6153 r
  n349 (net)                                    2       9.6637              0.0000     0.6153 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6154 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6620 f
  N63 (net)                                     1       3.6086              0.0000     0.6620 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6620 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6620 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6620 f
  data arrival time                                                                    0.6620

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6620
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1315


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5323 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6393 f
  n342 (net)                    17      45.9989              0.0000     0.6393 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6395 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6882 r
  n27 (net)                      1       3.6454              0.0000     0.6882 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6882 r
  data arrival time                                                     0.6882

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6882
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1389


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                                        0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                                         0.0467    0.1152     0.1152 f
  n350 (net)                                    1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                               0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                                0.0571    0.0348     0.1500 r
  io_operands_rdy (net)                         2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                                              0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                               0.0666    0.0459     0.1959 f
  n339 (net)                                    2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                                              0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                               0.6839    0.3255     0.5214 r
  n351 (net)                                   33      78.0726              0.0000     0.5214 r
  U100/INP (INVX0)                                                0.6839    0.0002 *   0.5216 r
  U100/ZN (INVX0)                                                 0.2145    0.1082     0.6298 f
  n352 (net)                                    2       9.7148              0.0000     0.6298 f
  U296/IN2 (NAND2X0)                                              0.2145    0.0002 *   0.6299 f
  U296/QN (NAND2X0)                                               0.1173    0.0731     0.7031 r
  N67 (net)                                     1       4.4232              0.0000     0.7031 r
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.7031 r
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.7031 r
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.1173    0.0001 *   0.7031 r
  data arrival time                                                                    0.7031

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.0569     0.8431
  data required time                                                                   0.8431
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8431
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1400


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                                              0.0354    0.1742     0.1742 f
  B[3] (net)                                    2       5.0493              0.0000     0.1742 f
  U115/IN2 (NOR2X1)                                               0.0354    0.0000 *   0.1742 f
  U115/QN (NOR2X1)                                                0.1114    0.0577     0.2319 r
  n134 (net)                                    6      14.0383              0.0000     0.2319 r
  U106/IN2 (NOR2X0)                                               0.1114    0.0001 *   0.2320 r
  U106/QN (NOR2X0)                                                0.1138    0.0847     0.3167 f
  n245 (net)                                    5      11.7170              0.0000     0.3167 f
  U212/IN2 (NAND2X1)                                              0.1138    0.0000 *   0.3167 f
  U212/QN (NAND2X1)                                               0.0612    0.0390     0.3557 r
  n80 (net)                                     1       2.9495              0.0000     0.3557 r
  U211/IN1 (NAND2X1)                                              0.0612    0.0000 *   0.3557 r
  U211/QN (NAND2X1)                                               0.0500    0.0301     0.3858 f
  n83 (net)                                     1       3.1055              0.0000     0.3858 f
  U209/IN1 (NAND2X1)                                              0.0500    0.0000 *   0.3858 f
  U209/QN (NAND2X1)                                               0.0520    0.0263     0.4122 r
  n84 (net)                                     1       2.9899              0.0000     0.4122 r
  U208/IN1 (NAND2X1)                                              0.0520    0.0000 *   0.4122 r
  U208/QN (NAND2X1)                                               0.0498    0.0286     0.4408 f
  n88 (net)                                     1       3.0949              0.0000     0.4408 f
  U206/IN1 (NAND2X1)                                              0.0498    0.0000 *   0.4408 f
  U206/QN (NAND2X1)                                               0.0531    0.0265     0.4672 r
  n89 (net)                                     1       3.0604              0.0000     0.4672 r
  U205/IN1 (NAND2X1)                                              0.0531    0.0000 *   0.4672 r
  U205/QN (NAND2X1)                                               0.0425    0.0261     0.4933 f
  n93 (net)                                     1       1.9903              0.0000     0.4933 f
  U202/IN1 (NAND2X0)                                              0.0425    0.0000 *   0.4933 f
  U202/QN (NAND2X0)                                               0.0608    0.0309     0.5242 r
  n96 (net)                                     1       1.9245              0.0000     0.5242 r
  U201/IN1 (NAND2X0)                                              0.0608    0.0000 *   0.5242 r
  U201/QN (NAND2X0)                                               0.0620    0.0434     0.5676 f
  n103 (net)                                    1       3.3727              0.0000     0.5676 f
  U198/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.5677 f
  U198/QN (NAND2X1)                                               0.0609    0.0345     0.6021 r
  n348 (net)                                    2       5.5194              0.0000     0.6021 r
  U296/IN1 (NAND2X0)                                              0.0609    0.0000 *   0.6021 r
  U296/QN (NAND2X0)                                               0.0960    0.0481     0.6502 f
  N67 (net)                                     1       4.4232              0.0000     0.6502 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.6502 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.6502 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.6503 f
  data arrival time                                                                    0.6503

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.6503
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1415


  Startpoint: B_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  B_reg_3_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  B_reg_3_/Q (DFFX1)                                              0.0399    0.1593     0.1593 r
  B[3] (net)                                    2       5.0493              0.0000     0.1593 r
  U115/IN2 (NOR2X1)                                               0.0399    0.0000 *   0.1593 r
  U115/QN (NOR2X1)                                                0.0895    0.0619     0.2213 f
  n134 (net)                                    6      14.0383              0.0000     0.2213 f
  U354/INP (INVX0)                                                0.0895    0.0000 *   0.2213 f
  U354/ZN (INVX0)                                                 0.0758    0.0470     0.2683 r
  n137 (net)                                    2       7.3279              0.0000     0.2683 r
  U248/IN2 (NAND2X1)                                              0.0758    0.0001 *   0.2684 r
  U248/QN (NAND2X1)                                               0.0620    0.0428     0.3112 f
  n231 (net)                                    3       8.6688              0.0000     0.3112 f
  U247/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.3112 f
  U247/QN (NAND2X1)                                               0.0541    0.0291     0.3404 r
  n142 (net)                                    1       3.3783              0.0000     0.3404 r
  U245/IN1 (NAND2X1)                                              0.0541    0.0000 *   0.3404 r
  U245/QN (NAND2X1)                                               0.0410    0.0291     0.3695 f
  n145 (net)                                    1       3.1618              0.0000     0.3695 f
  U243/IN1 (NAND2X1)                                              0.0410    0.0000 *   0.3695 f
  U243/QN (NAND2X1)                                               0.0493    0.0249     0.3944 r
  n148 (net)                                    1       2.9822              0.0000     0.3944 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.3944 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4203 f
  n150 (net)                                    1       2.1442              0.0000     0.4203 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4203 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4500 r
  n155 (net)                                    1       1.9278              0.0000     0.4500 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4500 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.4853 f
  n161 (net)                                    1       1.8571              0.0000     0.4853 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.4853 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5179 r
  n164 (net)                                    1       1.9736              0.0000     0.5179 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5179 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5592 f
  n177 (net)                                    1       3.1484              0.0000     0.5592 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5592 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6028 r
  n349 (net)                                    2       9.6637              0.0000     0.6028 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6029 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6495 f
  N63 (net)                                     1       3.6086              0.0000     0.6495 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6495 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6495 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6495 f
  data arrival time                                                                    0.6495

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6495
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1441


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_A_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_1_/QN (DFFX1)                                             0.0834    0.1498     0.1498 r
  sub_x_10_n143 (net)                           3      15.9958              0.0000     0.1498 r
  U87/IN1 (NAND2X1)                                               0.0834    0.0003 *   0.1501 r
  U87/QN (NAND2X1)                                                0.1001    0.0661     0.2162 f
  n185 (net)                                    6      16.9311              0.0000     0.2162 f
  U425/IN1 (NAND3X0)                                              0.1001    0.0000 *   0.2162 f
  U425/QN (NAND3X0)                                               0.0669    0.0429     0.2591 r
  n138 (net)                                    1       3.5864              0.0000     0.2591 r
  U426/IN1 (NAND4X0)                                              0.0669    0.0000 *   0.2592 r
  U426/QN (NAND4X0)                                               0.0781    0.0456     0.3047 f
  n139 (net)                                    1       4.8584              0.0000     0.3047 f
  U247/IN2 (NAND2X1)                                              0.0781    0.0001 *   0.3048 f
  U247/QN (NAND2X1)                                               0.0541    0.0353     0.3401 r
  n142 (net)                                    1       3.3783              0.0000     0.3401 r
  U245/IN1 (NAND2X1)                                              0.0541    0.0000 *   0.3401 r
  U245/QN (NAND2X1)                                               0.0410    0.0291     0.3692 f
  n145 (net)                                    1       3.1618              0.0000     0.3692 f
  U243/IN1 (NAND2X1)                                              0.0410    0.0000 *   0.3693 f
  U243/QN (NAND2X1)                                               0.0493    0.0249     0.3942 r
  n148 (net)                                    1       2.9822              0.0000     0.3942 r
  U241/IN1 (NAND2X1)                                              0.0493    0.0000 *   0.3942 r
  U241/QN (NAND2X1)                                               0.0360    0.0259     0.4201 f
  n150 (net)                                    1       2.1442              0.0000     0.4201 f
  U239/IN1 (NAND2X0)                                              0.0360    0.0000 *   0.4201 f
  U239/QN (NAND2X0)                                               0.0562    0.0297     0.4498 r
  n155 (net)                                    1       1.9278              0.0000     0.4498 r
  U237/IN1 (NAND2X0)                                              0.0562    0.0000 *   0.4498 r
  U237/QN (NAND2X0)                                               0.0507    0.0353     0.4850 f
  n161 (net)                                    1       1.8571              0.0000     0.4850 f
  U234/IN1 (NAND2X0)                                              0.0507    0.0000 *   0.4850 f
  U234/QN (NAND2X0)                                               0.0560    0.0326     0.5177 r
  n164 (net)                                    1       1.9736              0.0000     0.5177 r
  U232/IN1 (NAND2X0)                                              0.0560    0.0000 *   0.5177 r
  U232/QN (NAND2X0)                                               0.0614    0.0413     0.5590 f
  n177 (net)                                    1       3.1484              0.0000     0.5590 f
  U95/IN1 (NAND2X1)                                               0.0614    0.0000 *   0.5590 f
  U95/QN (NAND2X1)                                                0.0721    0.0436     0.6026 r
  n349 (net)                                    2       9.6637              0.0000     0.6026 r
  U295/IN1 (NAND2X0)                                              0.0721    0.0001 *   0.6027 r
  U295/QN (NAND2X0)                                               0.0899    0.0466     0.6492 f
  N63 (net)                                     1       3.6086              0.0000     0.6492 f
  clk_gate_A_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_0)                            0.0000     0.6492 f
  clk_gate_A_reg/EN (net)                               3.6086              0.0000     0.6492 f
  clk_gate_A_reg/latch/EN (CGLPPRX2)                              0.0899    0.0000 *   0.6493 f
  data arrival time                                                                    0.6493

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_A_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1064     0.7936
  data required time                                                                   0.7936
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7936
  data arrival time                                                                   -0.6493
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1443


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.2576 f
  n339 (net)                     2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5830 r
  n351 (net)                    33      78.0726              0.0000     0.5830 r
  B_reg_11_/D (DFFSSRX1)                           0.6839    0.0006 *   0.5836 r
  data arrival time                                                     0.5836

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5836
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1463


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_0_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_0_/Q (DFFX1)                           0.0423    0.1796     0.1796 f
  state[0] (net)                 3       8.0449              0.0000     0.1796 f
  U452/IN1 (NOR2X0)                                0.0423    0.0000 *   0.1797 f
  U452/QN (NOR2X0)                                 0.0571    0.0320     0.2117 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.2117 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.2117 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.2576 f
  n339 (net)                     2       4.1045              0.0000     0.2576 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.2576 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5830 r
  n351 (net)                    33      78.0726              0.0000     0.5830 r
  A_reg_10_/D (DFFSSRX1)                           0.6839    0.0003 *   0.5834 r
  data arrival time                                                     0.5834

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5834
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1465


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5245 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6315 f
  n342 (net)                    17      45.9989              0.0000     0.6315 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6317 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6804 r
  n27 (net)                      1       3.6454              0.0000     0.6804 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6805 r
  data arrival time                                                     0.6805

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6805
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1466


  Startpoint: A_reg_3_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_3_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_3_/Q (DFFX1)                                              0.0343    0.1553     0.1553 r
  A[3] (net)                                    1       2.8465              0.0000     0.1553 r
  U85/IN2 (NOR2X0)                                                0.0343    0.0000 *   0.1553 r
  U85/QN (NOR2X0)                                                 0.0776    0.0543     0.2097 f
  n77 (net)                                     3       8.3533              0.0000     0.2097 f
  U373/IN1 (NOR2X0)                                               0.0776    0.0000 *   0.2097 f
  U373/QN (NOR2X0)                                                0.0626    0.0343     0.2439 r
  n78 (net)                                     1       2.4146              0.0000     0.2439 r
  U106/IN1 (NOR2X0)                                               0.0626    0.0000 *   0.2440 r
  U106/QN (NOR2X0)                                                0.1138    0.0664     0.3104 f
  n245 (net)                                    5      11.7170              0.0000     0.3104 f
  U212/IN2 (NAND2X1)                                              0.1138    0.0000 *   0.3104 f
  U212/QN (NAND2X1)                                               0.0612    0.0390     0.3494 r
  n80 (net)                                     1       2.9495              0.0000     0.3494 r
  U211/IN1 (NAND2X1)                                              0.0612    0.0000 *   0.3494 r
  U211/QN (NAND2X1)                                               0.0500    0.0301     0.3795 f
  n83 (net)                                     1       3.1055              0.0000     0.3795 f
  U209/IN1 (NAND2X1)                                              0.0500    0.0000 *   0.3795 f
  U209/QN (NAND2X1)                                               0.0520    0.0263     0.4058 r
  n84 (net)                                     1       2.9899              0.0000     0.4058 r
  U208/IN1 (NAND2X1)                                              0.0520    0.0000 *   0.4058 r
  U208/QN (NAND2X1)                                               0.0498    0.0286     0.4345 f
  n88 (net)                                     1       3.0949              0.0000     0.4345 f
  U206/IN1 (NAND2X1)                                              0.0498    0.0000 *   0.4345 f
  U206/QN (NAND2X1)                                               0.0531    0.0265     0.4609 r
  n89 (net)                                     1       3.0604              0.0000     0.4609 r
  U205/IN1 (NAND2X1)                                              0.0531    0.0000 *   0.4609 r
  U205/QN (NAND2X1)                                               0.0425    0.0261     0.4870 f
  n93 (net)                                     1       1.9903              0.0000     0.4870 f
  U202/IN1 (NAND2X0)                                              0.0425    0.0000 *   0.4870 f
  U202/QN (NAND2X0)                                               0.0608    0.0309     0.5179 r
  n96 (net)                                     1       1.9245              0.0000     0.5179 r
  U201/IN1 (NAND2X0)                                              0.0608    0.0000 *   0.5179 r
  U201/QN (NAND2X0)                                               0.0620    0.0434     0.5613 f
  n103 (net)                                    1       3.3727              0.0000     0.5613 f
  U198/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.5613 f
  U198/QN (NAND2X1)                                               0.0609    0.0345     0.5958 r
  n348 (net)                                    2       5.5194              0.0000     0.5958 r
  U296/IN1 (NAND2X0)                                              0.0609    0.0000 *   0.5958 r
  U296/QN (NAND2X0)                                               0.0960    0.0481     0.6439 f
  N67 (net)                                     1       4.4232              0.0000     0.6439 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.6439 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.6439 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.6440 f
  data arrival time                                                                    0.6440

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.6440
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1478


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5222 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6292 f
  n342 (net)                    17      45.9989              0.0000     0.6292 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6294 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6781 r
  n27 (net)                      1       3.6454              0.0000     0.6781 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6781 r
  data arrival time                                                     0.6781

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6781
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1490


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5178 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6248 f
  n342 (net)                    17      45.9989              0.0000     0.6248 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6250 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6737 r
  n27 (net)                      1       3.6454              0.0000     0.6737 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6737 r
  data arrival time                                                     0.6737

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6737
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1533


  Startpoint: A_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_2_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_2_/Q (DFFX1)                                              0.0432    0.1616     0.1616 r
  A[2] (net)                                    2       6.2973              0.0000     0.1616 r
  U282/IN2 (NAND2X1)                                              0.0432    0.0000 *   0.1616 r
  U282/QN (NAND2X1)                                               0.0658    0.0396     0.2012 f
  n195 (net)                                    4       9.0705              0.0000     0.2012 f
  U373/IN2 (NOR2X0)                                               0.0658    0.0000 *   0.2013 f
  U373/QN (NOR2X0)                                                0.0626    0.0341     0.2354 r
  n78 (net)                                     1       2.4146              0.0000     0.2354 r
  U106/IN1 (NOR2X0)                                               0.0626    0.0000 *   0.2354 r
  U106/QN (NOR2X0)                                                0.1138    0.0664     0.3018 f
  n245 (net)                                    5      11.7170              0.0000     0.3018 f
  U212/IN2 (NAND2X1)                                              0.1138    0.0000 *   0.3018 f
  U212/QN (NAND2X1)                                               0.0612    0.0390     0.3408 r
  n80 (net)                                     1       2.9495              0.0000     0.3408 r
  U211/IN1 (NAND2X1)                                              0.0612    0.0000 *   0.3408 r
  U211/QN (NAND2X1)                                               0.0500    0.0301     0.3709 f
  n83 (net)                                     1       3.1055              0.0000     0.3709 f
  U209/IN1 (NAND2X1)                                              0.0500    0.0000 *   0.3710 f
  U209/QN (NAND2X1)                                               0.0520    0.0263     0.3973 r
  n84 (net)                                     1       2.9899              0.0000     0.3973 r
  U208/IN1 (NAND2X1)                                              0.0520    0.0000 *   0.3973 r
  U208/QN (NAND2X1)                                               0.0498    0.0286     0.4259 f
  n88 (net)                                     1       3.0949              0.0000     0.4259 f
  U206/IN1 (NAND2X1)                                              0.0498    0.0000 *   0.4259 f
  U206/QN (NAND2X1)                                               0.0531    0.0265     0.4523 r
  n89 (net)                                     1       3.0604              0.0000     0.4523 r
  U205/IN1 (NAND2X1)                                              0.0531    0.0000 *   0.4523 r
  U205/QN (NAND2X1)                                               0.0425    0.0261     0.4784 f
  n93 (net)                                     1       1.9903              0.0000     0.4784 f
  U202/IN1 (NAND2X0)                                              0.0425    0.0000 *   0.4784 f
  U202/QN (NAND2X0)                                               0.0608    0.0309     0.5093 r
  n96 (net)                                     1       1.9245              0.0000     0.5093 r
  U201/IN1 (NAND2X0)                                              0.0608    0.0000 *   0.5093 r
  U201/QN (NAND2X0)                                               0.0620    0.0434     0.5528 f
  n103 (net)                                    1       3.3727              0.0000     0.5528 f
  U198/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.5528 f
  U198/QN (NAND2X1)                                               0.0609    0.0345     0.5872 r
  n348 (net)                                    2       5.5194              0.0000     0.5872 r
  U296/IN1 (NAND2X0)                                              0.0609    0.0000 *   0.5872 r
  U296/QN (NAND2X0)                                               0.0960    0.0481     0.6353 f
  N67 (net)                                     1       4.4232              0.0000     0.6353 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.6353 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.6353 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.6354 f
  data arrival time                                                                    0.6354

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.6354
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1564


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5142 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6212 f
  n342 (net)                    17      45.9989              0.0000     0.6212 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6214 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6701 r
  n27 (net)                      1       3.6454              0.0000     0.6701 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6701 r
  data arrival time                                                     0.6701

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6701
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1570


  Startpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  A_reg_10_/QN (DFFSSRX1)                          0.0618    0.1366     0.1366 r
  sub_x_10_n134 (net)            3       8.0966              0.0000     0.1366 r
  U398/IN1 (NOR2X0)                                0.0618    0.0000 *   0.1366 r
  U398/QN (NOR2X0)                                 0.1061    0.0711     0.2078 f
  n293 (net)                     6      13.2823              0.0000     0.2078 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2078 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2671 r
  n282 (net)                     4      10.2609              0.0000     0.2671 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2671 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3309 f
  n275 (net)                     2       6.4207              0.0000     0.3309 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3309 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3679 r
  n59 (net)                      1       2.5043              0.0000     0.3679 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3679 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4032 f
  n60 (net)                      1       3.0688              0.0000     0.4032 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4032 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5025 r
  n345 (net)                     2       8.3374              0.0000     0.5025 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.5025 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6095 f
  n342 (net)                    17      45.9989              0.0000     0.6095 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6097 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6584 r
  n27 (net)                      1       3.6454              0.0000     0.6584 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6585 r
  data arrival time                                                     0.6585

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6585
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1686


  Startpoint: A_reg_0_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_0_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_0_/Q (DFFX1)                                              0.0638    0.1741     0.1741 r
  A[0] (net)                                    3      14.4162              0.0000     0.1741 r
  U94/IN2 (NOR2X2)                                                0.0638    0.0001 *   0.1743 r
  U94/QN (NOR2X2)                                                 0.0529    0.0427     0.2170 f
  n184 (net)                                    3       7.7811              0.0000     0.2170 f
  U213/IN2 (NAND2X0)                                              0.0529    0.0000 *   0.2170 f
  U213/QN (NAND2X0)                                               0.0777    0.0475     0.2645 r
  n76 (net)                                     1       4.5796              0.0000     0.2645 r
  U423/IN2 (NAND3X0)                                              0.0777    0.0001 *   0.2646 r
  U423/QN (NAND3X0)                                               0.0581    0.0362     0.3008 f
  n79 (net)                                     1       3.0037              0.0000     0.3008 f
  U212/IN1 (NAND2X1)                                              0.0581    0.0000 *   0.3008 f
  U212/QN (NAND2X1)                                               0.0612    0.0275     0.3283 r
  n80 (net)                                     1       2.9495              0.0000     0.3283 r
  U211/IN1 (NAND2X1)                                              0.0612    0.0000 *   0.3283 r
  U211/QN (NAND2X1)                                               0.0500    0.0301     0.3584 f
  n83 (net)                                     1       3.1055              0.0000     0.3584 f
  U209/IN1 (NAND2X1)                                              0.0500    0.0000 *   0.3584 f
  U209/QN (NAND2X1)                                               0.0520    0.0263     0.3847 r
  n84 (net)                                     1       2.9899              0.0000     0.3847 r
  U208/IN1 (NAND2X1)                                              0.0520    0.0000 *   0.3848 r
  U208/QN (NAND2X1)                                               0.0498    0.0286     0.4134 f
  n88 (net)                                     1       3.0949              0.0000     0.4134 f
  U206/IN1 (NAND2X1)                                              0.0498    0.0000 *   0.4134 f
  U206/QN (NAND2X1)                                               0.0531    0.0265     0.4398 r
  n89 (net)                                     1       3.0604              0.0000     0.4398 r
  U205/IN1 (NAND2X1)                                              0.0531    0.0000 *   0.4398 r
  U205/QN (NAND2X1)                                               0.0425    0.0261     0.4659 f
  n93 (net)                                     1       1.9903              0.0000     0.4659 f
  U202/IN1 (NAND2X0)                                              0.0425    0.0000 *   0.4659 f
  U202/QN (NAND2X0)                                               0.0608    0.0309     0.4968 r
  n96 (net)                                     1       1.9245              0.0000     0.4968 r
  U201/IN1 (NAND2X0)                                              0.0608    0.0000 *   0.4968 r
  U201/QN (NAND2X0)                                               0.0620    0.0434     0.5402 f
  n103 (net)                                    1       3.3727              0.0000     0.5402 f
  U198/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.5403 f
  U198/QN (NAND2X1)                                               0.0609    0.0345     0.5747 r
  n348 (net)                                    2       5.5194              0.0000     0.5747 r
  U296/IN1 (NAND2X0)                                              0.0609    0.0000 *   0.5747 r
  U296/QN (NAND2X0)                                               0.0960    0.0481     0.6228 f
  N67 (net)                                     1       4.4232              0.0000     0.6228 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.6228 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.6228 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.6229 f
  data arrival time                                                                    0.6229

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.6229
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1689


  Startpoint: A_reg_1_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  A_reg_1_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  A_reg_1_/Q (DFFX1)                                              0.0467    0.1641     0.1641 r
  A[1] (net)                                    1       7.6775              0.0000     0.1641 r
  U281/IN2 (NAND2X1)                                              0.0467    0.0002 *   0.1642 r
  U281/QN (NAND2X1)                                               0.0781    0.0491     0.2134 f
  n187 (net)                                    4      13.3250              0.0000     0.2134 f
  U213/IN1 (NAND2X0)                                              0.0781    0.0000 *   0.2134 f
  U213/QN (NAND2X0)                                               0.0777    0.0491     0.2625 r
  n76 (net)                                     1       4.5796              0.0000     0.2625 r
  U423/IN2 (NAND3X0)                                              0.0777    0.0001 *   0.2625 r
  U423/QN (NAND3X0)                                               0.0581    0.0362     0.2988 f
  n79 (net)                                     1       3.0037              0.0000     0.2988 f
  U212/IN1 (NAND2X1)                                              0.0581    0.0000 *   0.2988 f
  U212/QN (NAND2X1)                                               0.0612    0.0275     0.3262 r
  n80 (net)                                     1       2.9495              0.0000     0.3262 r
  U211/IN1 (NAND2X1)                                              0.0612    0.0000 *   0.3263 r
  U211/QN (NAND2X1)                                               0.0500    0.0301     0.3564 f
  n83 (net)                                     1       3.1055              0.0000     0.3564 f
  U209/IN1 (NAND2X1)                                              0.0500    0.0000 *   0.3564 f
  U209/QN (NAND2X1)                                               0.0520    0.0263     0.3827 r
  n84 (net)                                     1       2.9899              0.0000     0.3827 r
  U208/IN1 (NAND2X1)                                              0.0520    0.0000 *   0.3827 r
  U208/QN (NAND2X1)                                               0.0498    0.0286     0.4113 f
  n88 (net)                                     1       3.0949              0.0000     0.4113 f
  U206/IN1 (NAND2X1)                                              0.0498    0.0000 *   0.4113 f
  U206/QN (NAND2X1)                                               0.0531    0.0265     0.4378 r
  n89 (net)                                     1       3.0604              0.0000     0.4378 r
  U205/IN1 (NAND2X1)                                              0.0531    0.0000 *   0.4378 r
  U205/QN (NAND2X1)                                               0.0425    0.0261     0.4639 f
  n93 (net)                                     1       1.9903              0.0000     0.4639 f
  U202/IN1 (NAND2X0)                                              0.0425    0.0000 *   0.4639 f
  U202/QN (NAND2X0)                                               0.0608    0.0309     0.4947 r
  n96 (net)                                     1       1.9245              0.0000     0.4947 r
  U201/IN1 (NAND2X0)                                              0.0608    0.0000 *   0.4947 r
  U201/QN (NAND2X0)                                               0.0620    0.0434     0.5382 f
  n103 (net)                                    1       3.3727              0.0000     0.5382 f
  U198/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.5382 f
  U198/QN (NAND2X1)                                               0.0609    0.0345     0.5726 r
  n348 (net)                                    2       5.5194              0.0000     0.5726 r
  U296/IN1 (NAND2X0)                                              0.0609    0.0000 *   0.5727 r
  U296/QN (NAND2X0)                                               0.0960    0.0481     0.6208 f
  N67 (net)                                     1       4.4232              0.0000     0.6208 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.6208 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.6208 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.6208 f
  data arrival time                                                                    0.6208

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.6208
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1710


  Startpoint: B_reg_2_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: clk_gate_B_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  B_reg_2_/CLK (DFFX1)                                            0.0000    0.0000     0.0000 r
  B_reg_2_/QN (DFFX1)                                             0.0656    0.1392     0.1392 r
  n42 (net)                                     2       9.6036              0.0000     0.1392 r
  U282/IN1 (NAND2X1)                                              0.0656    0.0002 *   0.1393 r
  U282/QN (NAND2X1)                                               0.0658    0.0456     0.1849 f
  n195 (net)                                    4       9.0705              0.0000     0.1849 f
  U373/IN2 (NOR2X0)                                               0.0658    0.0000 *   0.1849 f
  U373/QN (NOR2X0)                                                0.0626    0.0341     0.2190 r
  n78 (net)                                     1       2.4146              0.0000     0.2190 r
  U106/IN1 (NOR2X0)                                               0.0626    0.0000 *   0.2190 r
  U106/QN (NOR2X0)                                                0.1138    0.0664     0.2855 f
  n245 (net)                                    5      11.7170              0.0000     0.2855 f
  U212/IN2 (NAND2X1)                                              0.1138    0.0000 *   0.2855 f
  U212/QN (NAND2X1)                                               0.0612    0.0390     0.3245 r
  n80 (net)                                     1       2.9495              0.0000     0.3245 r
  U211/IN1 (NAND2X1)                                              0.0612    0.0000 *   0.3245 r
  U211/QN (NAND2X1)                                               0.0500    0.0301     0.3546 f
  n83 (net)                                     1       3.1055              0.0000     0.3546 f
  U209/IN1 (NAND2X1)                                              0.0500    0.0000 *   0.3546 f
  U209/QN (NAND2X1)                                               0.0520    0.0263     0.3809 r
  n84 (net)                                     1       2.9899              0.0000     0.3809 r
  U208/IN1 (NAND2X1)                                              0.0520    0.0000 *   0.3809 r
  U208/QN (NAND2X1)                                               0.0498    0.0286     0.4095 f
  n88 (net)                                     1       3.0949              0.0000     0.4095 f
  U206/IN1 (NAND2X1)                                              0.0498    0.0000 *   0.4096 f
  U206/QN (NAND2X1)                                               0.0531    0.0265     0.4360 r
  n89 (net)                                     1       3.0604              0.0000     0.4360 r
  U205/IN1 (NAND2X1)                                              0.0531    0.0000 *   0.4360 r
  U205/QN (NAND2X1)                                               0.0425    0.0261     0.4621 f
  n93 (net)                                     1       1.9903              0.0000     0.4621 f
  U202/IN1 (NAND2X0)                                              0.0425    0.0000 *   0.4621 f
  U202/QN (NAND2X0)                                               0.0608    0.0309     0.4930 r
  n96 (net)                                     1       1.9245              0.0000     0.4930 r
  U201/IN1 (NAND2X0)                                              0.0608    0.0000 *   0.4930 r
  U201/QN (NAND2X0)                                               0.0620    0.0434     0.5364 f
  n103 (net)                                    1       3.3727              0.0000     0.5364 f
  U198/IN1 (NAND2X1)                                              0.0620    0.0000 *   0.5364 f
  U198/QN (NAND2X1)                                               0.0609    0.0345     0.5709 r
  n348 (net)                                    2       5.5194              0.0000     0.5709 r
  U296/IN1 (NAND2X0)                                              0.0609    0.0000 *   0.5709 r
  U296/QN (NAND2X0)                                               0.0960    0.0481     0.6190 f
  N67 (net)                                     1       4.4232              0.0000     0.6190 f
  clk_gate_B_reg/EN (SNPS_CLOCK_GATE_HIGH_GCD_1)                            0.0000     0.6190 f
  clk_gate_B_reg/EN (net)                               4.4232              0.0000     0.6190 f
  clk_gate_B_reg/latch/EN (CGLPPRX2)                              0.0960    0.0001 *   0.6191 f
  data arrival time                                                                    0.6191

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  clk_gate_B_reg/latch/CLK (CGLPPRX2)                                       0.0000     0.9000 r
  clock gating setup time                                                  -0.1082     0.7918
  data required time                                                                   0.7918
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.7918
  data arrival time                                                                   -0.6191
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1727


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U262/IN1 (NOR2X2)                                0.1221    0.0000 *   0.5359 f
  U262/QN (NOR2X2)                                 0.1716    0.0949     0.6308 r
  n342 (net)                    17      45.9989              0.0000     0.6308 r
  U450/IN1 (NAND3X0)                               0.1716    0.0002 *   0.6310 r
  U450/QN (NAND3X0)                                0.0820    0.0477     0.6788 f
  n27 (net)                      1       3.6454              0.0000     0.6788 f
  state_reg_1_/D (DFFX1)                           0.0820    0.0000 *   0.6788 f
  data arrival time                                                     0.6788

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0479     0.8521
  data required time                                                    0.8521
  -------------------------------------------------------------------------------
  data required time                                                    0.8521
  data arrival time                                                    -0.6788
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1733


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0404    0.1782     0.1782 f
  B[12] (net)                    2       7.2046              0.0000     0.1782 f
  U287/IN2 (NAND2X1)                               0.0404    0.0001 *   0.1783 f
  U287/QN (NAND2X1)                                0.1235    0.0676     0.2458 r
  n305 (net)                     8      23.6414              0.0000     0.2458 r
  U286/IN2 (NAND2X0)                               0.1235    0.0003 *   0.2462 r
  U286/QN (NAND2X0)                                0.1298    0.0713     0.3175 f
  n300 (net)                     2       8.4059              0.0000     0.3175 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3175 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3678 r
  n46 (net)                      1       2.5197              0.0000     0.3678 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3678 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4179 f
  n62 (net)                      1       5.3192              0.0000     0.4179 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4179 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.4947 r
  n345 (net)                     2       8.3374              0.0000     0.4947 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.4947 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6017 f
  n342 (net)                    17      45.9989              0.0000     0.6017 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6019 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6506 r
  n27 (net)                      1       3.6454              0.0000     0.6506 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6507 r
  data arrival time                                                     0.6507

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6507
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1764


  Startpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_13_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_13_/Q (DFFSSRX1)                           0.0350    0.1638     0.1638 f
  B[13] (net)                    2       6.8428              0.0000     0.1638 f
  U279/IN2 (NAND2X0)                               0.0350    0.0001 *   0.1638 f
  U279/QN (NAND2X0)                                0.1177    0.0638     0.2276 r
  n94 (net)                      4      10.1026              0.0000     0.2276 r
  U404/INP (INVX0)                                 0.1177    0.0000 *   0.2276 r
  U404/ZN (INVX0)                                  0.0785    0.0563     0.2839 f
  n166 (net)                     3       8.4008              0.0000     0.2839 f
  U403/IN1 (NOR2X0)                                0.0785    0.0000 *   0.2839 f
  U403/QN (NOR2X0)                                 0.1198    0.0596     0.3435 r
  n309 (net)                     2       8.4990              0.0000     0.3435 r
  U420/IN1 (NAND4X0)                               0.1198    0.0000 *   0.3436 r
  U420/QN (NAND4X0)                                0.0899    0.0525     0.3961 f
  n61 (net)                      1       4.5994              0.0000     0.3961 f
  U422/IN3 (NOR4X0)                                0.0899    0.0001 *   0.3961 f
  U422/QN (NOR4X0)                                 0.1730    0.0979     0.4940 r
  n345 (net)                     2       8.3374              0.0000     0.4940 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.4941 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.6010 f
  n342 (net)                    17      45.9989              0.0000     0.6010 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.6012 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6500 r
  n27 (net)                      1       3.6454              0.0000     0.6500 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6500 r
  data arrival time                                                     0.6500

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6500
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1771


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0306    0.1604     0.1604 f
  B[10] (net)                    2       4.8779              0.0000     0.1604 f
  U271/IN2 (NAND2X0)                               0.0306    0.0000 *   0.1604 f
  U271/QN (NAND2X0)                                0.1722    0.0886     0.2490 r
  n280 (net)                     8      17.0142              0.0000     0.2490 r
  U270/IN2 (NAND2X0)                               0.1722    0.0000 *   0.2490 r
  U270/QN (NAND2X0)                                0.1023    0.0669     0.3160 f
  n275 (net)                     2       6.4207              0.0000     0.3160 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3160 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3530 r
  n59 (net)                      1       2.5043              0.0000     0.3530 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3530 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.3883 f
  n60 (net)                      1       3.0688              0.0000     0.3883 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.3884 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.4876 r
  n345 (net)                     2       8.3374              0.0000     0.4876 r
  U262/IN1 (NOR2X2)                                0.1730    0.0000 *   0.4876 r
  U262/QN (NOR2X2)                                 0.1452    0.1070     0.5946 f
  n342 (net)                    17      45.9989              0.0000     0.5946 f
  U450/IN1 (NAND3X0)                               0.1452    0.0002 *   0.5948 f
  U450/QN (NAND3X0)                                0.0779    0.0487     0.6435 r
  n27 (net)                      1       3.6454              0.0000     0.6435 r
  state_reg_1_/D (DFFX1)                           0.0779    0.0000 *   0.6436 r
  data arrival time                                                     0.6436

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_1_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0729     0.8271
  data required time                                                    0.8271
  -------------------------------------------------------------------------------
  data required time                                                    0.8271
  data arrival time                                                    -0.6436
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.1835


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0371    0.1756     0.1756 f
  A[4] (net)                     2       5.8065              0.0000     0.1756 f
  U290/IN2 (NAND2X0)                               0.0371    0.0000 *   0.1756 f
  U290/QN (NAND2X0)                                0.0960    0.0552     0.2308 r
  n219 (net)                     3       7.6595              0.0000     0.2308 r
  U415/INP (INVX0)                                 0.0960    0.0000 *   0.2308 r
  U415/ZN (INVX0)                                  0.0594    0.0428     0.2736 f
  n210 (net)                     2       5.6415              0.0000     0.2736 f
  U414/IN1 (NOR2X0)                                0.0594    0.0000 *   0.2736 f
  U414/QN (NOR2X0)                                 0.0807    0.0451     0.3187 r
  n203 (net)                     2       5.5209              0.0000     0.3187 r
  U289/IN1 (NAND2X0)                               0.0807    0.0000 *   0.3187 r
  U289/QN (NAND2X0)                                0.0724    0.0471     0.3658 f
  n38 (net)                      1       3.4553              0.0000     0.3658 f
  U417/IN1 (NOR3X0)                                0.0724    0.0000 *   0.3658 f
  U417/QN (NOR3X0)                                 0.0852    0.0395     0.4054 r
  n46 (net)                      1       2.5197              0.0000     0.4054 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.4054 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4555 f
  n62 (net)                      1       5.3192              0.0000     0.4555 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4555 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5323 r
  n345 (net)                     2       8.3374              0.0000     0.5323 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.5323 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5853 f
  n346 (net)                     1       3.4211              0.0000     0.5853 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5853 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.6266 r
  n26 (net)                      1       3.9995              0.0000     0.6266 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.6266 r
  data arrival time                                                     0.6266

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.6266
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2014


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: B_reg_11_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.1959 f
  n339 (net)                     2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5214 r
  n351 (net)                    33      78.0726              0.0000     0.5214 r
  B_reg_11_/D (DFFSSRX1)                           0.6839    0.0006 *   0.5220 r
  data arrival time                                                     0.5220

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  B_reg_11_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5220
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2079


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  state_reg_1_/CLK (DFFX1)                         0.0000    0.0000     0.0000 r
  state_reg_1_/QN (DFFX1)                          0.0467    0.1152     0.1152 f
  n350 (net)                     1       2.9674              0.0000     0.1152 f
  U452/IN2 (NOR2X0)                                0.0467    0.0000 *   0.1152 f
  U452/QN (NOR2X0)                                 0.0571    0.0348     0.1500 r
  io_operands_rdy (net)          2       2.9588              0.0000     0.1500 r
  U227/IN1 (NAND2X0)                               0.0571    0.0000 *   0.1501 r
  U227/QN (NAND2X0)                                0.0666    0.0459     0.1959 f
  n339 (net)                     2       4.1045              0.0000     0.1959 f
  U226/IN1 (NAND2X0)                               0.0666    0.0000 *   0.1960 f
  U226/QN (NAND2X0)                                0.6839    0.3255     0.5214 r
  n351 (net)                    33      78.0726              0.0000     0.5214 r
  A_reg_10_/D (DFFSSRX1)                           0.6839    0.0003 *   0.5218 r
  data arrival time                                                     0.5218

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  A_reg_10_/CLK (DFFSSRX1)                                   0.0000     0.9000 r
  library setup time                                        -0.1701     0.7299
  data required time                                                    0.7299
  -------------------------------------------------------------------------------
  data required time                                                    0.7299
  data arrival time                                                    -0.5218
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2081


  Startpoint: B_reg_9_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_9_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  B_reg_9_/Q (DFFX1)                               0.0458    0.1820     0.1820 f
  B[9] (net)                     2       9.5861              0.0000     0.1820 f
  U269/IN2 (NAND2X0)                               0.0458    0.0002 *   0.1822 f
  U269/QN (NAND2X0)                                0.1529    0.0829     0.2651 r
  n271 (net)                     6      14.4604              0.0000     0.2651 r
  U267/IN1 (NAND2X0)                               0.1529    0.0000 *   0.2651 r
  U267/QN (NAND2X0)                                0.1301    0.0874     0.3525 f
  n265 (net)                     2       9.2618              0.0000     0.3525 f
  U396/IN2 (NOR2X0)                                0.1301    0.0001 *   0.3526 f
  U396/QN (NOR2X0)                                 0.0689    0.0373     0.3899 r
  n59 (net)                      1       2.5043              0.0000     0.3899 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3899 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4252 f
  n60 (net)                      1       3.0688              0.0000     0.4252 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4253 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5245 r
  n345 (net)                     2       8.3374              0.0000     0.5245 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.5245 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5776 f
  n346 (net)                     1       3.4211              0.0000     0.5776 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5776 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.6188 r
  n26 (net)                      1       3.9995              0.0000     0.6188 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.6189 r
  data arrival time                                                     0.6189

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.6189
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2091


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0277    0.1680     0.1680 f
  A[12] (net)                    1       1.7680              0.0000     0.1680 f
  U288/IN2 (NAND2X0)                               0.0277    0.0000 *   0.1680 f
  U288/QN (NAND2X0)                                0.1765    0.0899     0.2579 r
  n307 (net)                     4      17.5335              0.0000     0.2579 r
  U286/IN1 (NAND2X0)                               0.1765    0.0002 *   0.2581 r
  U286/QN (NAND2X0)                                0.1298    0.0868     0.3449 f
  n300 (net)                     2       8.4059              0.0000     0.3449 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3450 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3953 r
  n46 (net)                      1       2.5197              0.0000     0.3953 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3953 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4453 f
  n62 (net)                      1       5.3192              0.0000     0.4453 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4454 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5222 r
  n345 (net)                     2       8.3374              0.0000     0.5222 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.5222 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5752 f
  n346 (net)                     1       3.4211              0.0000     0.5752 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5752 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.6165 r
  n26 (net)                      1       3.9995              0.0000     0.6165 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.6165 r
  data arrival time                                                     0.6165

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.6165
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2115


  Startpoint: A_reg_6_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_6_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_6_/Q (DFFX1)                               0.0443    0.1810     0.1810 f
  A[6] (net)                     2       8.9384              0.0000     0.1810 f
  U285/IN2 (NAND2X0)                               0.0443    0.0002 *   0.1812 f
  U285/QN (NAND2X0)                                0.0750    0.0458     0.2270 r
  n85 (net)                      2       4.7148              0.0000     0.2270 r
  U412/INP (INVX0)                                 0.0750    0.0000 *   0.2270 r
  U412/ZN (INVX0)                                  0.0606    0.0451     0.2722 f
  n249 (net)                     3       7.1700              0.0000     0.2722 f
  U411/IN1 (NOR2X0)                                0.0606    0.0000 *   0.2722 f
  U411/QN (NOR2X0)                                 0.1043    0.0567     0.3289 r
  n225 (net)                     2       8.5883              0.0000     0.3289 r
  U410/INP (INVX0)                                 0.1043    0.0001 *   0.3290 r
  U410/ZN (INVX0)                                  0.0461    0.0311     0.3601 f
  n41 (net)                      1       2.5131              0.0000     0.3601 f
  U408/IN1 (NOR2X0)                                0.0461    0.0000 *   0.3601 f
  U408/QN (NOR2X0)                                 0.0643    0.0314     0.3915 r
  n45 (net)                      1       2.6576              0.0000     0.3915 r
  U418/IN2 (NAND4X0)                               0.0643    0.0000 *   0.3915 r
  U418/QN (NAND4X0)                                0.0858    0.0494     0.4410 f
  n62 (net)                      1       5.3192              0.0000     0.4410 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4410 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.5178 r
  n345 (net)                     2       8.3374              0.0000     0.5178 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.5178 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5708 f
  n346 (net)                     1       3.4211              0.0000     0.5708 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5708 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.6121 r
  n26 (net)                      1       3.9995              0.0000     0.6121 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.6121 r
  data arrival time                                                     0.6121

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.6121
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2159


  Startpoint: B_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_10_/Q (DFFSSRX1)                           0.0355    0.1492     0.1492 r
  B[10] (net)                    2       4.8779              0.0000     0.1492 r
  U398/IN2 (NOR2X0)                                0.0355    0.0000 *   0.1492 r
  U398/QN (NOR2X0)                                 0.1061    0.0702     0.2194 f
  n293 (net)                     6      13.2823              0.0000     0.2194 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2195 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2787 r
  n282 (net)                     4      10.2609              0.0000     0.2787 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2788 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3425 f
  n275 (net)                     2       6.4207              0.0000     0.3425 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3426 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3796 r
  n59 (net)                      1       2.5043              0.0000     0.3796 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3796 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4149 f
  n60 (net)                      1       3.0688              0.0000     0.4149 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4149 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5142 r
  n345 (net)                     2       8.3374              0.0000     0.5142 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.5142 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5672 f
  n346 (net)                     1       3.4211              0.0000     0.5672 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5672 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.6085 r
  n26 (net)                      1       3.9995              0.0000     0.6085 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.6085 r
  data arrival time                                                     0.6085

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.6085
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2195


  Startpoint: A_reg_10_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_10_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  A_reg_10_/QN (DFFSSRX1)                          0.0618    0.1366     0.1366 r
  sub_x_10_n134 (net)            3       8.0966              0.0000     0.1366 r
  U398/IN1 (NOR2X0)                                0.0618    0.0000 *   0.1366 r
  U398/QN (NOR2X0)                                 0.1061    0.0711     0.2078 f
  n293 (net)                     6      13.2823              0.0000     0.2078 f
  U397/INP (INVX0)                                 0.1061    0.0000 *   0.2078 f
  U397/ZN (INVX0)                                  0.0964    0.0593     0.2671 r
  n282 (net)                     4      10.2609              0.0000     0.2671 r
  U270/IN1 (NAND2X0)                               0.0964    0.0000 *   0.2671 r
  U270/QN (NAND2X0)                                0.1023    0.0638     0.3309 f
  n275 (net)                     2       6.4207              0.0000     0.3309 f
  U396/IN1 (NOR2X0)                                0.1023    0.0000 *   0.3309 f
  U396/QN (NOR2X0)                                 0.0689    0.0370     0.3679 r
  n59 (net)                      1       2.5043              0.0000     0.3679 r
  U421/IN1 (NAND3X0)                               0.0689    0.0000 *   0.3679 r
  U421/QN (NAND3X0)                                0.0598    0.0353     0.4032 f
  n60 (net)                      1       3.0688              0.0000     0.4032 f
  U422/IN4 (NOR4X0)                                0.0598    0.0000 *   0.4032 f
  U422/QN (NOR4X0)                                 0.1730    0.0993     0.5025 r
  n345 (net)                     2       8.3374              0.0000     0.5025 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.5025 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5556 f
  n346 (net)                     1       3.4211              0.0000     0.5556 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5556 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.5968 r
  n26 (net)                      1       3.9995              0.0000     0.5968 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.5969 r
  data arrival time                                                     0.5969

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.5969
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2311


  Startpoint: A_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  A_reg_12_/Q (DFFX1)                              0.0315    0.1533     0.1533 r
  A[12] (net)                    1       1.7680              0.0000     0.1533 r
  U288/IN2 (NAND2X0)                               0.0315    0.0000 *   0.1533 r
  U288/QN (NAND2X0)                                0.1716    0.0971     0.2505 f
  n307 (net)                     4      17.5335              0.0000     0.2505 f
  U286/IN1 (NAND2X0)                               0.1716    0.0002 *   0.2507 f
  U286/QN (NAND2X0)                                0.1329    0.0820     0.3327 r
  n300 (net)                     2       8.4059              0.0000     0.3327 r
  U417/IN3 (NOR3X0)                                0.1329    0.0001 *   0.3328 r
  U417/QN (NOR3X0)                                 0.0956    0.0761     0.4089 f
  n46 (net)                      1       2.5197              0.0000     0.4089 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.4089 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4638 r
  n62 (net)                      1       5.3192              0.0000     0.4638 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4639 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5359 f
  n345 (net)                     2       8.3374              0.0000     0.5359 f
  U293/IN1 (NOR2X0)                                0.1221    0.0000 *   0.5359 f
  U293/QN (NOR2X0)                                 0.0810    0.0437     0.5796 r
  n346 (net)                     1       3.4211              0.0000     0.5796 r
  U292/IN1 (NOR2X0)                                0.0810    0.0000 *   0.5797 r
  U292/QN (NOR2X0)                                 0.0624    0.0441     0.6237 f
  n26 (net)                      1       3.9995              0.0000     0.6237 f
  state_reg_0_/D (DFFX1)                           0.0624    0.0000 *   0.6238 f
  data arrival time                                                     0.6238

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0434     0.8566
  data required time                                                    0.8566
  -------------------------------------------------------------------------------
  data required time                                                    0.8566
  data arrival time                                                    -0.6238
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2328


  Startpoint: B_reg_12_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_12_/CLK (DFFX1)                            0.0000    0.0000     0.0000 r
  B_reg_12_/Q (DFFX1)                              0.0404    0.1782     0.1782 f
  B[12] (net)                    2       7.2046              0.0000     0.1782 f
  U287/IN2 (NAND2X1)                               0.0404    0.0001 *   0.1783 f
  U287/QN (NAND2X1)                                0.1235    0.0676     0.2458 r
  n305 (net)                     8      23.6414              0.0000     0.2458 r
  U286/IN2 (NAND2X0)                               0.1235    0.0003 *   0.2462 r
  U286/QN (NAND2X0)                                0.1298    0.0713     0.3175 f
  n300 (net)                     2       8.4059              0.0000     0.3175 f
  U417/IN3 (NOR3X0)                                0.1298    0.0001 *   0.3175 f
  U417/QN (NOR3X0)                                 0.0852    0.0503     0.3678 r
  n46 (net)                      1       2.5197              0.0000     0.3678 r
  U418/IN1 (NAND4X0)                               0.0852    0.0000 *   0.3678 r
  U418/QN (NAND4X0)                                0.0858    0.0501     0.4179 f
  n62 (net)                      1       5.3192              0.0000     0.4179 f
  U422/IN1 (NOR4X0)                                0.0858    0.0001 *   0.4179 f
  U422/QN (NOR4X0)                                 0.1730    0.0767     0.4947 r
  n345 (net)                     2       8.3374              0.0000     0.4947 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.4947 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5477 f
  n346 (net)                     1       3.4211              0.0000     0.5477 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5478 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.5890 r
  n26 (net)                      1       3.9995              0.0000     0.5890 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.5890 r
  data arrival time                                                     0.5890

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.5890
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2390


  Startpoint: B_reg_13_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  B_reg_13_/CLK (DFFSSRX1)                         0.0000    0.0000     0.0000 r
  B_reg_13_/Q (DFFSSRX1)                           0.0350    0.1638     0.1638 f
  B[13] (net)                    2       6.8428              0.0000     0.1638 f
  U279/IN2 (NAND2X0)                               0.0350    0.0001 *   0.1638 f
  U279/QN (NAND2X0)                                0.1177    0.0638     0.2276 r
  n94 (net)                      4      10.1026              0.0000     0.2276 r
  U404/INP (INVX0)                                 0.1177    0.0000 *   0.2276 r
  U404/ZN (INVX0)                                  0.0785    0.0563     0.2839 f
  n166 (net)                     3       8.4008              0.0000     0.2839 f
  U403/IN1 (NOR2X0)                                0.0785    0.0000 *   0.2839 f
  U403/QN (NOR2X0)                                 0.1198    0.0596     0.3435 r
  n309 (net)                     2       8.4990              0.0000     0.3435 r
  U420/IN1 (NAND4X0)                               0.1198    0.0000 *   0.3436 r
  U420/QN (NAND4X0)                                0.0899    0.0525     0.3961 f
  n61 (net)                      1       4.5994              0.0000     0.3961 f
  U422/IN3 (NOR4X0)                                0.0899    0.0001 *   0.3961 f
  U422/QN (NOR4X0)                                 0.1730    0.0979     0.4940 r
  n345 (net)                     2       8.3374              0.0000     0.4940 r
  U293/IN1 (NOR2X0)                                0.1730    0.0000 *   0.4940 r
  U293/QN (NOR2X0)                                 0.0743    0.0530     0.5471 f
  n346 (net)                     1       3.4211              0.0000     0.5471 f
  U292/IN1 (NOR2X0)                                0.0743    0.0000 *   0.5471 f
  U292/QN (NOR2X0)                                 0.0731    0.0412     0.5883 r
  n26 (net)                      1       3.9995              0.0000     0.5883 r
  state_reg_0_/D (DFFX1)                           0.0731    0.0000 *   0.5884 r
  data arrival time                                                     0.5884

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0720     0.8280
  data required time                                                    0.8280
  -------------------------------------------------------------------------------
  data required time                                                    0.8280
  data arrival time                                                    -0.5884
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2396


  Startpoint: A_reg_4_ (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                             0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  A_reg_4_/CLK (DFFX1)                             0.0000    0.0000     0.0000 r
  A_reg_4_/Q (DFFX1)                               0.0419    0.1607     0.1607 r
  A[4] (net)                     2       5.8065              0.0000     0.1607 r
  U290/IN2 (NAND2X0)                               0.0419    0.0000 *   0.1607 r
  U290/QN (NAND2X0)                                0.0936    0.0571     0.2178 f
  n219 (net)                     3       7.6595              0.0000     0.2178 f
  U415/INP (INVX0)                                 0.0936    0.0000 *   0.2178 f
  U415/ZN (INVX0)                                  0.0675    0.0414     0.2592 r
  n210 (net)                     2       5.6415              0.0000     0.2592 r
  U414/IN1 (NOR2X0)                                0.0675    0.0000 *   0.2592 r
  U414/QN (NOR2X0)                                 0.0792    0.0473     0.3065 f
  n203 (net)                     2       5.5209              0.0000     0.3065 f
  U289/IN1 (NAND2X0)                               0.0792    0.0000 *   0.3065 f
  U289/QN (NAND2X0)                                0.0824    0.0443     0.3508 r
  n38 (net)                      1       3.4553              0.0000     0.3508 r
  U417/IN1 (NOR3X0)                                0.0824    0.0000 *   0.3509 r
  U417/QN (NOR3X0)                                 0.0956    0.0462     0.3971 f
  n46 (net)                      1       2.5197              0.0000     0.3971 f
  U418/IN1 (NAND4X0)                               0.0956    0.0000 *   0.3971 f
  U418/QN (NAND4X0)                                0.1027    0.0550     0.4521 r
  n62 (net)                      1       5.3192              0.0000     0.4521 r
  U422/IN1 (NOR4X0)                                0.1027    0.0001 *   0.4521 r
  U422/QN (NOR4X0)                                 0.1221    0.0720     0.5241 f
  n345 (net)                     2       8.3374              0.0000     0.5241 f
  U293/IN1 (NOR2X0)                                0.1221    0.0000 *   0.5241 f
  U293/QN (NOR2X0)                                 0.0810    0.0437     0.5678 r
  n346 (net)                     1       3.4211              0.0000     0.5678 r
  U292/IN1 (NOR2X0)                                0.0810    0.0000 *   0.5679 r
  U292/QN (NOR2X0)                                 0.0624    0.0441     0.6119 f
  n26 (net)                      1       3.9995              0.0000     0.6119 f
  state_reg_0_/D (DFFX1)                           0.0624    0.0000 *   0.6120 f
  data arrival time                                                     0.6120

  clock ideal_clock1 (rise edge)                             0.9000     0.9000
  clock network delay (ideal)                                0.0000     0.9000
  state_reg_0_/CLK (DFFX1)                                   0.0000     0.9000 r
  library setup time                                        -0.0434     0.8566
  data required time                                                    0.8566
  -------------------------------------------------------------------------------
  data required time                                                    0.8566
  data arrival time                                                    -0.6120
  -------------------------------------------------------------------------------
  slack (MET)                                                           0.2446


1
