
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v
# synth_design -part xc7z020clg484-3 -top Scatterer -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Scatterer -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 203652 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 242778 ; free virtual = 311254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Scatterer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:54]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4556]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4556]
INFO: [Synth 8-6157] synthesizing module 'sub_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4781]
INFO: [Synth 8-6155] done synthesizing module 'sub_64b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4781]
INFO: [Synth 8-6157] synthesizing module 'sub_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4528]
INFO: [Synth 8-6155] done synthesizing module 'sub_32b' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4528]
INFO: [Synth 8-6157] synthesizing module 'add_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4542]
INFO: [Synth 8-6155] done synthesizing module 'add_32b' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4542]
INFO: [Synth 8-6155] done synthesizing module 'Scatterer' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:54]
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[63] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[62] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[61] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[60] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[59] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[58] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[57] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[56] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[55] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[54] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[53] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[52] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[51] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[50] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[49] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[48] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[47] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[46] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[45] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[44] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[43] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[42] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[41] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[40] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[39] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[38] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[37] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[36] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[35] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[34] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[33] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[32] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[31] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[30] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[29] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[28] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[27] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[26] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[25] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[24] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[23] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[22] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[21] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[20] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[19] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[18] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[17] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[16] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[15] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[14] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[13] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[12] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[11] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[10] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[9] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[8] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[7] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[6] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[5] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[4] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[3] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[2] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[1] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[0] driven by constant 1
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[15]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[14]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[13]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[12]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[11]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[10]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[9]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[8]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[7]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[6]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[5]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[4]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[3]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[2]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[1]
WARNING: [Synth 8-3331] design Scatterer has unconnected port quot1_16[0]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[14]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[13]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[12]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[11]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[10]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[9]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[8]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[7]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[6]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[5]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[4]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[3]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[2]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[1]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[0]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[14]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[13]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[12]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[11]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[10]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[9]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[8]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[7]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[6]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[5]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[4]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[3]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[2]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[1]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1552.301 ; gain = 78.660 ; free physical = 242754 ; free virtual = 311231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1552.301 ; gain = 78.660 ; free physical = 242755 ; free virtual = 311232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.301 ; gain = 86.660 ; free physical = 242755 ; free virtual = 311232
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.297 ; gain = 94.656 ; free physical = 242699 ; free virtual = 311176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 74    
	               32 Bit    Registers := 817   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Scatterer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
Module InternalsBlock 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module sub_64b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_32b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module add_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'pipeReg1/o_cost_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4730]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sinp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4731]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_cosp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4732]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sintCosp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4733]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sintSinp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4734]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uxUz_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4736]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uyUz_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4737]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uySintSinp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4738]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uyUzSintCosp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4740]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uxUzSintCosp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4741]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uxSintSinp_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4742]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sqrtOneMinusUz2_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4743]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4744]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uxCost_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4745]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uzCost_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4746]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4747]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uxNumerator_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4748]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uyNumerator_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4749]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uyCost_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4750]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uxQuotient_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4751]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uyQuotient_reg[31:0]' into 'pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4752]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_cost_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4730]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_sinp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4731]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_cosp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4732]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_sintCosp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4733]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_sintSinp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4734]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uxUz_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4736]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uyUz_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4737]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uySintSinp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4738]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uyUzSintCosp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4740]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uxUzSintCosp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4741]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uxSintSinp_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4742]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_sqrtOneMinusUz2_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4743]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4744]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uxCost_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4745]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uzCost_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4746]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4747]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uxNumerator_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4748]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uyNumerator_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4749]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uyCost_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4750]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uxQuotient_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4751]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uyQuotient_reg[31:0]' into 'pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4752]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_cost_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4730]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_sinp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4731]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_cosp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4732]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_sintCosp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4733]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_sintSinp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4734]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uyUz_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4737]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uySintSinp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4738]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uyUzSintCosp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4740]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uxUzSintCosp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4741]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uxSintSinp_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4742]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_sqrtOneMinusUz2_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4743]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4744]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uxCost_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4745]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uzCost_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4746]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4747]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uxNumerator_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4748]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uyNumerator_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4749]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uyCost_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4750]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uxQuotient_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4751]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uyQuotient_reg[31:0]' into 'pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4752]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_cost_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4730]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_sinp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4731]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_cosp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4732]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_sintCosp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4733]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_sintSinp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4734]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uyUz_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4737]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uySintSinp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4738]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uyUzSintCosp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4740]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uxUzSintCosp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4741]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uxSintSinp_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4742]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_sqrtOneMinusUz2_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4743]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4744]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uxCost_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4745]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uzCost_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4746]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4747]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uxNumerator_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4748]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uyNumerator_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4749]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uyCost_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4750]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uxQuotient_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4751]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uyQuotient_reg[31:0]' into 'pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4752]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_cost_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4730]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_sinp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4731]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_cosp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4732]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_sintCosp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4733]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_sintSinp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4734]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uyUz_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4737]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uySintSinp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4738]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uyUzSintCosp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4740]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uxUzSintCosp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4741]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uxSintSinp_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4742]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_sqrtOneMinusUz2_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4743]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4744]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uxCost_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4745]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uzCost_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4746]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4747]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uxNumerator_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4748]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uyNumerator_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4749]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uyCost_reg[31:0]' into 'pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v:4750]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[63] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[62] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[61] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[60] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[59] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[58] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[57] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[56] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[55] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[54] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[53] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[52] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[51] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[50] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[49] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[48] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[47] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[46] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[45] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[44] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[43] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[42] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[41] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[40] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[39] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[38] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[37] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[36] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[35] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[34] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[33] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[32] driven by constant 1
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[31] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[30] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[29] driven by constant 0
WARNING: [Synth 8-3917] design Scatterer has port divNumerator1_16[28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[14]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[13]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[12]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[11]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[10]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[9]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[8]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[7]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[6]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[5]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[4]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[3]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[2]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[1]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod1_36[0]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[14]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[13]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[12]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[11]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[10]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[9]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[8]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[7]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[6]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[5]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[4]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[3]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[2]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[1]
WARNING: [Synth 8-3331] design Scatterer has unconnected port prod2_36[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242430 ; free virtual = 310911
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242435 ; free virtual = 310916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242452 ; free virtual = 310933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242443 ; free virtual = 310924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242444 ; free virtual = 310925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242444 ; free virtual = 310925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242444 ; free virtual = 310925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242444 ; free virtual = 310925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242444 ; free virtual = 310925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Scatterer   | pipeReg33/o_uxUz_reg[31]            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|Scatterer   | pipeReg35/o_sqrtOneMinusUz2_reg[31] | 20     | 32    | YES          | NO                 | YES               | 0      | 32      | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    56|
|2     |LUT1    |    64|
|3     |LUT2    |   160|
|4     |LUT3    |    93|
|5     |LUT4    |   111|
|6     |LUT5    |    67|
|7     |LUT6    |    15|
|8     |SRLC32E |    64|
|9     |FDRE    |  1278|
|10    |FDSE    |    31|
+------+--------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |  1939|
|2     |  oneMinusUz2_sub |sub_64b           |    64|
|3     |  pipeReg10       |InternalsBlock    |     1|
|4     |  pipeReg11       |InternalsBlock_0  |     1|
|5     |  pipeReg12       |InternalsBlock_1  |     1|
|6     |  pipeReg13       |InternalsBlock_2  |     1|
|7     |  pipeReg14       |InternalsBlock_3  |     1|
|8     |  pipeReg15       |InternalsBlock_4  |     1|
|9     |  pipeReg16       |InternalsBlock_5  |     1|
|10    |  pipeReg17       |InternalsBlock_6  |     1|
|11    |  pipeReg18       |InternalsBlock_7  |     1|
|12    |  pipeReg19       |InternalsBlock_8  |     1|
|13    |  pipeReg2        |InternalsBlock_9  |    80|
|14    |  pipeReg20       |InternalsBlock_10 |     1|
|15    |  pipeReg21       |InternalsBlock_11 |     1|
|16    |  pipeReg22       |InternalsBlock_12 |     1|
|17    |  pipeReg23       |InternalsBlock_13 |     1|
|18    |  pipeReg24       |InternalsBlock_14 |     1|
|19    |  pipeReg25       |InternalsBlock_15 |     1|
|20    |  pipeReg26       |InternalsBlock_16 |     1|
|21    |  pipeReg27       |InternalsBlock_17 |     1|
|22    |  pipeReg28       |InternalsBlock_18 |     1|
|23    |  pipeReg29       |InternalsBlock_19 |     1|
|24    |  pipeReg3        |InternalsBlock_20 |    64|
|25    |  pipeReg30       |InternalsBlock_21 |     1|
|26    |  pipeReg31       |InternalsBlock_22 |    33|
|27    |  pipeReg32       |InternalsBlock_23 |    65|
|28    |  pipeReg33       |InternalsBlock_24 |   192|
|29    |  pipeReg34       |InternalsBlock_25 |   320|
|30    |  pipeReg35       |InternalsBlock_26 |   192|
|31    |  pipeReg36       |InternalsBlock_27 |   553|
|32    |  pipeReg4        |InternalsBlock_28 |    65|
|33    |  pipeReg5        |InternalsBlock_29 |    65|
|34    |  pipeReg6        |InternalsBlock_30 |     1|
|35    |  pipeReg7        |InternalsBlock_31 |     1|
|36    |  pipeReg8        |InternalsBlock_32 |     1|
|37    |  pipeReg9        |InternalsBlock_33 |     1|
|38    |  uxNumer_sub     |sub_32b           |     8|
|39    |  ux_add          |add_32b           |    25|
|40    |  uyNumer_add     |add_32b_34        |    40|
|41    |  uy_add          |add_32b_35        |     8|
|42    |  uz_sub          |sub_32b_36        |     8|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242444 ; free virtual = 310925
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242445 ; free virtual = 310926
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1748.070 ; gain = 274.430 ; free physical = 242456 ; free virtual = 310937
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.227 ; gain = 0.000 ; free physical = 242337 ; free virtual = 310817
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.227 ; gain = 388.684 ; free physical = 242387 ; free virtual = 310868
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.883 ; gain = 559.656 ; free physical = 241889 ; free virtual = 310365
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.883 ; gain = 0.000 ; free physical = 241884 ; free virtual = 310361
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.895 ; gain = 0.000 ; free physical = 241881 ; free virtual = 310352
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2558.172 ; gain = 0.004 ; free physical = 241860 ; free virtual = 310322

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b454b7ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241860 ; free virtual = 310322

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b454b7ba

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241867 ; free virtual = 310329
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1859602db

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241864 ; free virtual = 310326
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18293dee9

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241860 ; free virtual = 310323
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18293dee9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241861 ; free virtual = 310323
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241852 ; free virtual = 310314
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241850 ; free virtual = 310312
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241849 ; free virtual = 310311
Ending Logic Optimization Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241849 ; free virtual = 310311

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241862 ; free virtual = 310324

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241859 ; free virtual = 310321

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241859 ; free virtual = 310321
Ending Netlist Obfuscation Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.172 ; gain = 0.000 ; free physical = 241859 ; free virtual = 310321
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2558.172 ; gain = 0.004 ; free physical = 241859 ; free virtual = 310321
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 132d8fa1d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Scatterer ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2613.164 ; gain = 22.996 ; free physical = 241750 ; free virtual = 310209
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2616.168 ; gain = 3.004 ; free physical = 241828 ; free virtual = 310287
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.012 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2617.164 ; gain = 26.996 ; free physical = 241931 ; free virtual = 310390
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2817.355 ; gain = 200.191 ; free physical = 242889 ; free virtual = 311348
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2817.355 ; gain = 227.188 ; free physical = 242889 ; free virtual = 311348

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242966 ; free virtual = 311426


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Scatterer ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1309
Number of SRLs augmented: 0  newly gated: 0 Total: 64
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242963 ; free virtual = 311424
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 132d8fa1d
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2817.355 ; gain = 259.184 ; free physical = 242966 ; free virtual = 311427
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28450520 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242992 ; free virtual = 311452
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 243007 ; free virtual = 311468
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 243003 ; free virtual = 311464
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 243001 ; free virtual = 311461
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242999 ; free virtual = 311459

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242998 ; free virtual = 311458
Ending Netlist Obfuscation Task | Checksum: 132d8fa1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242996 ; free virtual = 311456
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242955 ; free virtual = 311414
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8aee5a6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242955 ; free virtual = 311414
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242955 ; free virtual = 311414

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5ca4ed6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242833 ; free virtual = 311293

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f677226d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242889 ; free virtual = 311349

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f677226d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242889 ; free virtual = 311348
Phase 1 Placer Initialization | Checksum: f677226d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242889 ; free virtual = 311348

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a4d58ebf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242870 ; free virtual = 311330

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242862 ; free virtual = 311337

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1387ed34d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242859 ; free virtual = 311334
Phase 2 Global Placement | Checksum: 10ae5c3a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242838 ; free virtual = 311315

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10ae5c3a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242844 ; free virtual = 311321

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19446714b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242811 ; free virtual = 311281

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1acbeb170

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242820 ; free virtual = 311288

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f9a44c30

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242825 ; free virtual = 311292

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12c74aa51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242782 ; free virtual = 311250

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 176eebb08

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242787 ; free virtual = 311254

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a67e5986

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242790 ; free virtual = 311257
Phase 3 Detail Placement | Checksum: 1a67e5986

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242786 ; free virtual = 311254

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1941fac0a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1941fac0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242762 ; free virtual = 311227
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.223. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 188f0754d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242755 ; free virtual = 311220
Phase 4.1 Post Commit Optimization | Checksum: 188f0754d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242755 ; free virtual = 311221

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 188f0754d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242777 ; free virtual = 311243

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 188f0754d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242772 ; free virtual = 311237

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242772 ; free virtual = 311237
Phase 4.4 Final Placement Cleanup | Checksum: 1f9029fe1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242774 ; free virtual = 311240
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f9029fe1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242774 ; free virtual = 311240
Ending Placer Task | Checksum: 185ceacf7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242803 ; free virtual = 311268
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242804 ; free virtual = 311270
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242916 ; free virtual = 311382
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 243818 ; free virtual = 312287
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 243905 ; free virtual = 312380
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fbcdd6df ConstDB: 0 ShapeSum: 8a00d618 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "prod1_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_33[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_33[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod4_36[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod4_36[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "prod1_36[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "prod1_36[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c7116378

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242186 ; free virtual = 310748
Post Restoration Checksum: NetGraph: 652f59a3 NumContArr: 61e209d5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7116378

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242189 ; free virtual = 310750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7116378

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242157 ; free virtual = 310718

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7116378

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242155 ; free virtual = 310717
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11f6027d7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242053 ; free virtual = 310615
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.234  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1437c7197

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 242044 ; free virtual = 310606

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f47bd3bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241990 ; free virtual = 310551

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.335  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a5694df5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241923 ; free virtual = 310485
Phase 4 Rip-up And Reroute | Checksum: 1a5694df5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241921 ; free virtual = 310483

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a5694df5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241919 ; free virtual = 310481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a5694df5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241918 ; free virtual = 310480
Phase 5 Delay and Skew Optimization | Checksum: 1a5694df5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241917 ; free virtual = 310478

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 188664921

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241918 ; free virtual = 310480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.335  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 188664921

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241915 ; free virtual = 310477
Phase 6 Post Hold Fix | Checksum: 188664921

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241913 ; free virtual = 310474

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0346381 %
  Global Horizontal Routing Utilization  = 0.0504564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 188664921

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241899 ; free virtual = 310460

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 188664921

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241897 ; free virtual = 310458

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 236a414d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241885 ; free virtual = 310446

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.335  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 236a414d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241881 ; free virtual = 310443
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241909 ; free virtual = 310470

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241908 ; free virtual = 310469
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241953 ; free virtual = 310514
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241876 ; free virtual = 310440
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2817.355 ; gain = 0.000 ; free physical = 241862 ; free virtual = 310426
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2905.422 ; gain = 0.000 ; free physical = 242869 ; free virtual = 311423
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:57:35 2022...
