Analysis & Synthesis report for TopLevel
Fri Mar 19 01:50:11 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Fri Mar 19 01:50:11 2021           ;
; Quartus Prime Version             ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                     ; TopLevel                                    ;
; Top-level Entity Name             ; TopLevel                                    ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A until Partition Merge                   ;
;     Combinational ALUTs           ; N/A until Partition Merge                   ;
;     Memory ALUTs                  ; N/A until Partition Merge                   ;
;     Dedicated logic registers     ; N/A until Partition Merge                   ;
; Total registers                   ; N/A until Partition Merge                   ;
; Total pins                        ; N/A until Partition Merge                   ;
; Total virtual pins                ; N/A until Partition Merge                   ;
; Total block memory bits           ; N/A until Partition Merge                   ;
; DSP block 18-bit elements         ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                   ;
; Total PLLs                        ; N/A until Partition Merge                   ;
; Total DLLs                        ; N/A until Partition Merge                   ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; TopLevel           ; TopLevel           ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 19 01:49:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_tb.sv
    Info (12023): Found entity 1: TopLevel_tb File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: TopLevel File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file lut_imm.sv
    Info (12023): Found entity 1: LUT_Imm File: C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lut_add.sv
    Info (12023): Found entity 1: LUT_Add File: C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instrom.sv
    Info (12023): Found entity 1: InstROM File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file instfetch.sv
    Info (12023): Found entity 1: InstFetch File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file definitions.sv
    Info (12022): Found design unit 1: definitions (SystemVerilog) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: DataMem File: C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ctrl.sv
    Info (12023): Found entity 1: Ctrl File: C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv Line: 8
Warning (10236): Verilog HDL Implicit Net warning at TopLevel.sv(42): created implicit net for "LoadInst" File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 42
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "InstFetch" for hierarchy "InstFetch:InstFetch1" File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 57
Warning (10230): Verilog HDL assignment warning at InstFetch.sv(30): truncated value with size 32 to match size of target (10) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv Line: 30
Info (12128): Elaborating entity "Ctrl" for hierarchy "Ctrl:Ctrl1" File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 68
Warning (10230): Verilog HDL assignment warning at Ctrl.sv(30): truncated value with size 32 to match size of target (1) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv Line: 30
Info (12128): Elaborating entity "InstROM" for hierarchy "InstROM:InstROM1" File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 74
Warning (10850): Verilog HDL warning at InstROM.sv(44): number of words (6) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv Line: 44
Warning (10030): Net "inst_rom.data_a" at InstROM.sv(39) has no driver or initial value, using a default initial value '0' File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv Line: 39
Warning (10030): Net "inst_rom.waddr_a" at InstROM.sv(39) has no driver or initial value, using a default initial value '0' File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv Line: 39
Warning (10030): Net "inst_rom.we_a" at InstROM.sv(39) has no driver or initial value, using a default initial value '0' File: C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv Line: 39
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:RF1" File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 92
Warning (10027): Verilog HDL or VHDL warning at the RegFile.sv(39): index expression is not wide enough to address all of the elements in the array File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 39
Warning (10027): Verilog HDL or VHDL warning at the RegFile.sv(58): index expression is not wide enough to address all of the elements in the array File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 58
Warning (10034): Output port "MemWriteValue" at RegFile.sv(24) has no driver File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 24
Error (10031): Net "Registers[0][7]" at RegFile.sv(44) is already driven by input port "ALUzero[7]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[7]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][6]" at RegFile.sv(44) is already driven by input port "ALUzero[6]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[6]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][5]" at RegFile.sv(44) is already driven by input port "ALUzero[5]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[5]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][4]" at RegFile.sv(44) is already driven by input port "ALUzero[4]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[4]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][3]" at RegFile.sv(44) is already driven by input port "ALUzero[3]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[3]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][2]" at RegFile.sv(44) is already driven by input port "ALUzero[2]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[2]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][1]" at RegFile.sv(44) is already driven by input port "ALUzero[1]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[1]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (10031): Net "Registers[0][0]" at RegFile.sv(44) is already driven by input port "ALUzero[0]", and cannot be driven by another signal File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 44
Error (10032): "ALUzero[0]" was declared at RegFile.sv(19) File: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv Line: 19
Error (12152): Can't elaborate user hierarchy "RegFile:RF1" File: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv Line: 92
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 11 warnings
    Error: Peak virtual memory: 4777 megabytes
    Error: Processing ended: Fri Mar 19 01:50:12 2021
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:34


