#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug 19 02:45:34 2024
# Process ID: 235252
# Current directory: /home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_cpu_monitor_0_0_synth_1
# Command line: vivado -log design_1_cpu_monitor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cpu_monitor_0_0.tcl
# Log file: /home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_cpu_monitor_0_0_synth_1/design_1_cpu_monitor_0_0.vds
# Journal file: /home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_cpu_monitor_0_0_synth_1/vivado.jou
# Running On: plab-imac, OS: Linux, CPU Frequency: 3990.815 MHz, CPU Physical cores: 4, Host memory: 33584 MB
#-----------------------------------------------------------
source design_1_cpu_monitor_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1318.648 ; gain = 0.023 ; free physical = 12149 ; free virtual = 27305
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakagami/Develop/project/DreamCode/cpu/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nakagami/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cpu_monitor_0_0
Command: synth_design -top design_1_cpu_monitor_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 235401
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/nakagami/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1979.848 ; gain = 373.738 ; free physical = 8177 ; free virtual = 23333
Synthesis current peak Physical Memory [PSS] (MB): peak = 1217.631; parent = 1079.222; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.094; parent = 1982.820; children = 977.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cpu_monitor_0_0' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ip/design_1_cpu_monitor_0_0/synth/design_1_cpu_monitor_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpu_monitor_controller' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_monitor_controller_AXI' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_AXI.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_monitor_controller_auto_generated' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_auto_generated.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_monitor_controller_auto_generated' (0#1) [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_auto_generated.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_monitor_controller_AXI' (0#1) [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_AXI.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_monitor_controller' (0#1) [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cpu_monitor_0_0' (0#1) [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ip/design_1_cpu_monitor_0_0/synth/design_1_cpu_monitor_0_0.v:53]
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity cpu_monitor_controller_auto_generated does not have driver. [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_auto_generated.v:17]
WARNING: [Synth 8-3848] Net S_AXI_WREADY in module/entity cpu_monitor_controller_auto_generated does not have driver. [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_auto_generated.v:20]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_AXI.v:86]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/96b9/src/cpu_monitor_controller_AXI.v:133]
WARNING: [Synth 8-7129] Port S_AXI_AWREADY in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WREADY in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSTN in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WVALID in module cpu_monitor_controller_auto_generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module cpu_monitor_controller_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module cpu_monitor_controller_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2049.785 ; gain = 443.676 ; free physical = 8152 ; free virtual = 23309
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3027.062; parent = 2049.789; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2067.598 ; gain = 461.488 ; free physical = 8123 ; free virtual = 23281
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3044.875; parent = 2067.602; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2067.598 ; gain = 461.488 ; free physical = 8114 ; free virtual = 23272
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3044.875; parent = 2067.602; children = 977.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2067.598 ; gain = 0.000 ; free physical = 8095 ; free virtual = 23252
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.348 ; gain = 0.000 ; free physical = 8254 ; free virtual = 23413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2213.348 ; gain = 0.000 ; free physical = 8257 ; free virtual = 23416
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/nakagami/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8468 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8465 ; free virtual = 23625
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8461 ; free virtual = 23621
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8377 ; free virtual = 23538
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CLK in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module design_1_cpu_monitor_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8370 ; free virtual = 23540
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.228; parent = 1108.818; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8114 ; free virtual = 23305
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.025; parent = 1158.629; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8091 ; free virtual = 23283
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.139; parent = 1158.742; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 8085 ; free virtual = 23276
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7796 ; free virtual = 22987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7795 ; free virtual = 22987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7794 ; free virtual = 22985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7794 ; free virtual = 22985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7793 ; free virtual = 22984
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7792 ; free virtual = 22983
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    11|
|5     |LUT5 |    28|
|6     |LUT6 |     6|
|7     |FDRE |   109|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:20 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7791 ; free virtual = 22982
Synthesis current peak Physical Memory [PSS] (MB): peak = 1297.543; parent = 1159.146; children = 205.876
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3158.609; parent = 2181.336; children = 977.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.348 ; gain = 461.488 ; free physical = 7866 ; free virtual = 23057
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:20 . Memory (MB): peak = 2213.348 ; gain = 607.238 ; free physical = 7889 ; free virtual = 23080
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2213.348 ; gain = 0.000 ; free physical = 7896 ; free virtual = 23087
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.348 ; gain = 0.000 ; free physical = 8010 ; free virtual = 23201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ce383a11
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:33 . Memory (MB): peak = 2213.348 ; gain = 894.699 ; free physical = 8309 ; free virtual = 23500
INFO: [Common 17-1381] The checkpoint '/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_cpu_monitor_0_0_synth_1/design_1_cpu_monitor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cpu_monitor_0_0, cache-ID = 025e37701b84286e
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_cpu_monitor_0_0_synth_1/design_1_cpu_monitor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cpu_monitor_0_0_utilization_synth.rpt -pb design_1_cpu_monitor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 02:47:40 2024...
