
*** Running vivado
    with args -log design_1_v_vid_in_axi4s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_vid_in_axi4s_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_v_vid_in_axi4s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 311.684 ; gain = 102.191
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_4' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_4_formatter' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_4_formatter' (1#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_4_coupler' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_4_coupler' (30#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_4' (31#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (32#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 523.094 ; gain = 313.602
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 523.094 ; gain = 313.602
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 603.000 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 603.000 ; gain = 393.508
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 603.000 ; gain = 393.508
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 603.000 ; gain = 393.508
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 603.000 ; gain = 393.508
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 603.000 ; gain = 393.508
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 613.363 ; gain = 403.871
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 624.004 ; gain = 414.512
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 634.629 ; gain = 425.137
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |     9|
|3     |LUT3     |     6|
|4     |LUT4     |    31|
|5     |LUT5     |     7|
|6     |LUT6     |     7|
|7     |MUXCY    |    20|
|8     |RAMB36E1 |     1|
|9     |FDRE     |   133|
|10    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 634.629 ; gain = 425.137
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 645.488 ; gain = 414.723
