#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x12fe2d1d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12fe239f0 .scope module, "and2_cell" "and2_cell" 3 53;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x120040010 .functor BUFZ 1, c4<z>; HiZ drive
o0x120040040 .functor BUFZ 1, c4<z>; HiZ drive
L_0x12fe3bf20 .functor AND 1, o0x120040010, o0x120040040, C4<1>, C4<1>;
v0x12fe29910_0 .net "a", 0 0, o0x120040010;  0 drivers
v0x12fe394a0_0 .net "b", 0 0, o0x120040040;  0 drivers
v0x12fe39540_0 .net "y", 0 0, L_0x12fe3bf20;  1 drivers
S_0x12fe23690 .scope module, "asic_top_test" "asic_top_test" 4 4;
 .timescale -9 -12;
v0x12fe3aaa0_0 .var "clk_pad", 0 0;
v0x12fe3ab30_0 .var "io_pad_i", 81 0;
v0x12fe3abc0_0 .net "io_pad_o", 81 0, v0x12fe39b30_0;  1 drivers
v0x12fe3ac50_0 .net "io_pad_oe", 81 0, v0x12fe39be0_0;  1 drivers
v0x12fe3ad00_0 .var "rst_n_pad", 0 0;
L_0x120078178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12fe3add0_0 .net "test_mode_o", 0 0, L_0x120078178;  1 drivers
E_0x12fe39620 .event posedge, v0x12fe399f0_0;
S_0x12fe39680 .scope module, "dut" "asic_top" 4 15, 5 6 0, S_0x12fe23690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_pad";
    .port_info 1 /INPUT 1 "rst_n_pad";
    .port_info 2 /INPUT 82 "io_pad_i";
    .port_info 3 /OUTPUT 82 "io_pad_o";
    .port_info 4 /OUTPUT 82 "io_pad_oe";
    .port_info 5 /OUTPUT 1 "test_mode_o";
L_0x12fe3bff0 .functor BUFZ 1, v0x12fe3aaa0_0, C4<0>, C4<0>, C4<0>;
L_0x12fe3c0c0 .functor BUFZ 1, v0x12fe3ad00_0, C4<0>, C4<0>, C4<0>;
L_0x1200780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12fe3c590 .functor BUFZ 1, L_0x1200780a0, C4<0>, C4<0>, C4<0>;
L_0x1200780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12fe3c640 .functor BUFZ 1, L_0x1200780e8, C4<0>, C4<0>, C4<0>;
L_0x120078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x12fe3c710 .functor BUFZ 2, L_0x120078010, C4<00>, C4<00>, C4<00>;
L_0x120078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12fe3c7f0 .functor BUFZ 1, L_0x120078058, C4<0>, C4<0>, C4<0>;
L_0x12fe3c8a0 .functor BUFZ 1, L_0x12fe3bff0, C4<0>, C4<0>, C4<0>;
L_0x12fe3c990 .functor NOT 1, L_0x12fe3bff0, C4<0>, C4<0>, C4<0>;
L_0x12fe3ca40 .functor BUFZ 1, L_0x12fe3c0c0, C4<0>, C4<0>, C4<0>;
v0x12fe39940_0 .net "clk_int", 0 0, L_0x12fe3bff0;  1 drivers
v0x12fe399f0_0 .net "clk_pad", 0 0, v0x12fe3aaa0_0;  1 drivers
v0x12fe39a90_0 .net "io_pad_i", 81 0, v0x12fe3ab30_0;  1 drivers
v0x12fe39b30_0 .var "io_pad_o", 81 0;
v0x12fe39be0_0 .var "io_pad_oe", 81 0;
v0x12fe39cd0_0 .net "rst_n_int", 0 0, L_0x12fe3c0c0;  1 drivers
v0x12fe39d70_0 .net "rst_n_pad", 0 0, v0x12fe3ad00_0;  1 drivers
v0x12fe39e10_0 .net "s_ysyx_core_irq", 0 0, L_0x12fe3c7f0;  1 drivers
v0x12fe39eb0_0 .net "s_ysyx_core_irq_default", 0 0, L_0x120078058;  1 drivers
v0x12fe39fc0_0 .net "s_ysyx_core_irq_pad", 0 0, L_0x12fe3c4f0;  1 drivers
v0x12fe3a050_0 .net "s_ysyx_core_sel", 1 0, L_0x12fe3c710;  1 drivers
v0x12fe3a100_0 .net "s_ysyx_core_sel_default", 1 0, L_0x120078010;  1 drivers
v0x12fe3a1b0_0 .net "s_ysyx_core_sel_pad", 1 0, L_0x12fe3c390;  1 drivers
v0x12fe3a260_0 .net "s_ysyx_spi_miso", 0 0, L_0x12fe3c640;  1 drivers
v0x12fe3a300_0 .net "s_ysyx_spi_miso_default", 0 0, L_0x1200780e8;  1 drivers
v0x12fe3a3a0_0 .net "s_ysyx_spi_miso_pad", 0 0, L_0x12fe3c2f0;  1 drivers
v0x12fe3a440_0 .net "s_ysyx_spi_mosi", 0 0, L_0x12fe3ca40;  1 drivers
v0x12fe3a5d0_0 .net "s_ysyx_spi_sck", 0 0, L_0x12fe3c990;  1 drivers
L_0x120078130 .functor BUFT 1, C4<10101010>, C4<0>, C4<0>, C4<0>;
v0x12fe3a660_0 .net "s_ysyx_spi_ss", 7 0, L_0x120078130;  1 drivers
v0x12fe3a6f0_0 .net "s_ysyx_uart0_rx", 0 0, L_0x12fe3c590;  1 drivers
v0x12fe3a790_0 .net "s_ysyx_uart0_rx_default", 0 0, L_0x1200780a0;  1 drivers
v0x12fe3a830_0 .net "s_ysyx_uart0_rx_pad", 0 0, L_0x12fe3c1f0;  1 drivers
v0x12fe3a8d0_0 .net "s_ysyx_uart0_tx", 0 0, L_0x12fe3c8a0;  1 drivers
v0x12fe3a970_0 .net "test_mode_o", 0 0, L_0x120078178;  alias, 1 drivers
L_0x12fe3c1f0 .part v0x12fe3ab30_0, 0, 1;
L_0x12fe3c2f0 .part v0x12fe3ab30_0, 12, 1;
L_0x12fe3c390 .part v0x12fe3ab30_0, 13, 2;
L_0x12fe3c4f0 .part v0x12fe3ab30_0, 15, 1;
S_0x12fe23330 .scope module, "buf_cell" "buf_cell" 3 39;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x1200406d0 .functor BUFZ 1, c4<z>; HiZ drive
L_0x12fe3cb40 .functor BUFZ 1, o0x1200406d0, C4<0>, C4<0>, C4<0>;
v0x12fe3ae80_0 .net "a", 0 0, o0x1200406d0;  0 drivers
v0x12fe3af10_0 .net "y", 0 0, L_0x12fe3cb40;  1 drivers
S_0x12fe26e50 .scope module, "dffr" "dffr" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x12fe18600 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000000001>;
o0x120040790 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3aff0_0 .net "clk", 0 0, o0x120040790;  0 drivers
o0x1200407c0 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b0a0_0 .net "d", 0 0, o0x1200407c0;  0 drivers
v0x12fe3b150_0 .var "q", 0 0;
o0x120040820 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b210_0 .net "rst_n", 0 0, o0x120040820;  0 drivers
E_0x12fe3afa0/0 .event negedge, v0x12fe3b210_0;
E_0x12fe3afa0/1 .event posedge, v0x12fe3aff0_0;
E_0x12fe3afa0 .event/or E_0x12fe3afa0/0, E_0x12fe3afa0/1;
S_0x12fe267a0 .scope module, "inv_cell" "inv_cell" 3 46;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x120040910 .functor BUFZ 1, c4<z>; HiZ drive
L_0x12fe3cbb0 .functor NOT 1, o0x120040910, C4<0>, C4<0>, C4<0>;
v0x12fe3b310_0 .net "a", 0 0, o0x120040910;  0 drivers
v0x12fe3b3c0_0 .net "y", 0 0, L_0x12fe3cbb0;  1 drivers
S_0x12fe26400 .scope module, "mux2_cell" "mux2_cell" 3 77;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
o0x1200409d0 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b470_0 .net "a", 0 0, o0x1200409d0;  0 drivers
o0x120040a00 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b510_0 .net "b", 0 0, o0x120040a00;  0 drivers
o0x120040a30 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b5b0_0 .net "sel", 0 0, o0x120040a30;  0 drivers
v0x12fe3b660_0 .net "y", 0 0, L_0x12fe3cc20;  1 drivers
L_0x12fe3cc20 .functor MUXZ 1, o0x1200409d0, o0x120040a00, o0x120040a30, C4<>;
S_0x12fe23d50 .scope module, "ndffr" "ndffr" 3 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x12fe18e20 .param/l "WIDTH" 0 3 23, +C4<00000000000000000000000000000001>;
o0x120040b50 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b7c0_0 .net "clk", 0 0, o0x120040b50;  0 drivers
o0x120040b80 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b870_0 .net "d", 0 0, o0x120040b80;  0 drivers
v0x12fe3b910_0 .var "q", 0 0;
o0x120040be0 .functor BUFZ 1, c4<z>; HiZ drive
v0x12fe3b9c0_0 .net "rst_n", 0 0, o0x120040be0;  0 drivers
E_0x12fe3b760 .event negedge, v0x12fe3b9c0_0, v0x12fe3b7c0_0;
S_0x12fe26be0 .scope module, "or2_cell" "or2_cell" 3 61;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x120040cd0 .functor BUFZ 1, c4<z>; HiZ drive
o0x120040d00 .functor BUFZ 1, c4<z>; HiZ drive
L_0x12fe3cd40 .functor OR 1, o0x120040cd0, o0x120040d00, C4<0>, C4<0>;
v0x12fe3bac0_0 .net "a", 0 0, o0x120040cd0;  0 drivers
v0x12fe3bb70_0 .net "b", 0 0, o0x120040d00;  0 drivers
v0x12fe3bc10_0 .net "y", 0 0, L_0x12fe3cd40;  1 drivers
S_0x12fe26170 .scope module, "xor2_cell" "xor2_cell" 3 69;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x120040df0 .functor BUFZ 1, c4<z>; HiZ drive
o0x120040e20 .functor BUFZ 1, c4<z>; HiZ drive
L_0x12fe3ce30 .functor XOR 1, o0x120040df0, o0x120040e20, C4<0>, C4<0>;
v0x12fe3bcf0_0 .net "a", 0 0, o0x120040df0;  0 drivers
v0x12fe3bda0_0 .net "b", 0 0, o0x120040e20;  0 drivers
v0x12fe3be40_0 .net "y", 0 0, L_0x12fe3ce30;  1 drivers
    .scope S_0x12fe39680;
T_0 ;
    %wait E_0x0;
    %pushi/vec4 0, 0, 82;
    %store/vec4 v0x12fe39b30_0, 0, 82;
    %pushi/vec4 0, 0, 82;
    %store/vec4 v0x12fe39be0_0, 0, 82;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12fe23690;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe3aaa0_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0x12fe3aaa0_0;
    %inv;
    %store/vec4 v0x12fe3aaa0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x12fe23690;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe3ad00_0, 0, 1;
    %pushi/vec4 0, 0, 82;
    %store/vec4 v0x12fe3ab30_0, 0, 82;
    %vpi_call/w 4 36 "$display", "=== ASIC Top Level Test Started ===" {0 0 0};
    %vpi_call/w 4 37 "$display", "Testing fixed asic_top module" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %subi 1, 0, 32;
    %wait E_0x12fe39620;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe3ad00_0, 0, 1;
    %vpi_call/w 4 44 "$display", "Reset released at time %0t", $time {0 0 0};
    %pushi/vec4 10, 0, 32;
T_2.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %subi 1, 0, 32;
    %wait E_0x12fe39620;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 48 "$display", "Default mode test completed" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe3ab30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe3ab30_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe3ab30_0, 4, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe3ab30_0, 4, 1;
    %pushi/vec4 10, 0, 32;
T_2.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %subi 1, 0, 32;
    %wait E_0x12fe39620;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 57 "$display", "IP3 input test completed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe3ab30_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fe3ab30_0, 4, 2;
    %pushi/vec4 10, 0, 32;
T_2.6 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.7, 5;
    %jmp/1 T_2.7, 4;
    %subi 1, 0, 32;
    %wait E_0x12fe39620;
    %jmp T_2.6;
T_2.7 ;
    %pop/vec4 1;
    %vpi_call/w 4 65 "$display", "Test completed at time %0t", $time {0 0 0};
    %vpi_call/w 4 66 "$display", "Final io_pad_o = 0x%h", v0x12fe3abc0_0 {0 0 0};
    %vpi_call/w 4 67 "$display", "Final io_pad_oe = 0x%h", v0x12fe3ac50_0 {0 0 0};
    %vpi_call/w 4 68 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x12fe23690;
T_3 ;
    %wait E_0x12fe39620;
    %load/vec4 v0x12fe3ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call/w 4 74 "$display", "Time=%0t: io_pad_o[11:0]=0x%h, io_pad_oe[15:0]=0x%h", $time, &PV<v0x12fe3abc0_0, 0, 12>, &PV<v0x12fe3ac50_0, 0, 16> {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12fe23690;
T_4 ;
    %vpi_call/w 4 81 "$dumpfile", "asic_top_test.vcd" {0 0 0};
    %vpi_call/w 4 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12fe23690 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12fe26e50;
T_5 ;
    %wait E_0x12fe3afa0;
    %load/vec4 v0x12fe3b210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe3b150_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12fe3b0a0_0;
    %assign/vec4 v0x12fe3b150_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12fe23d50;
T_6 ;
    %wait E_0x12fe3b760;
    %load/vec4 v0x12fe3b9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe3b910_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12fe3b870_0;
    %assign/vec4 v0x12fe3b910_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "simple_stdcells.sv";
    "asic_top_test.sv";
    "asic_top_fixed.sv";
