

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Jan 14 20:42:41 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	12F675
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     6                           	psect	clrtext,global,class=CODE,space=0,delta=2
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    11                           	dabs	1,0x5E,2
    12     0000                     
    13                           ; Generated 17/08/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC12F675 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47     0004                     fsr             equ	4
    48     0004                     fsr0            equ	4
    49     0000                     indf            equ	0
    50     0000                     indf0           equ	0
    51     0002                     pc              equ	2
    52     0002                     pcl             equ	2
    53     000A                     pclath          equ	10
    54     0003                     status          equ	3
    55     0000                     INDF            equ	0	;# 
    56     0001                     TMR0            equ	1	;# 
    57     0002                     PCL             equ	2	;# 
    58     0003                     STATUS          equ	3	;# 
    59     0004                     FSR             equ	4	;# 
    60     0005                     GPIO            equ	5	;# 
    61     000A                     PCLATH          equ	10	;# 
    62     000B                     INTCON          equ	11	;# 
    63     000C                     PIR1            equ	12	;# 
    64     000E                     TMR1            equ	14	;# 
    65     000E                     TMR1L           equ	14	;# 
    66     000F                     TMR1H           equ	15	;# 
    67     0010                     T1CON           equ	16	;# 
    68     0019                     CMCON           equ	25	;# 
    69     001E                     ADRESH          equ	30	;# 
    70     001F                     ADCON0          equ	31	;# 
    71     0081                     OPTION_REG      equ	129	;# 
    72     0085                     TRISIO          equ	133	;# 
    73     008C                     PIE1            equ	140	;# 
    74     008E                     PCON            equ	142	;# 
    75     0090                     OSCCAL          equ	144	;# 
    76     0095                     WPU             equ	149	;# 
    77     0096                     IOC             equ	150	;# 
    78     0096                     IOCB            equ	150	;# 
    79     0099                     VRCON           equ	153	;# 
    80     009A                     EEDATA          equ	154	;# 
    81     009A                     EEDAT           equ	154	;# 
    82     009B                     EEADR           equ	155	;# 
    83     009C                     EECON1          equ	156	;# 
    84     009D                     EECON2          equ	157	;# 
    85     009E                     ADRESL          equ	158	;# 
    86     009F                     ANSEL           equ	159	;# 
    87     0000                     INDF            equ	0	;# 
    88     0001                     TMR0            equ	1	;# 
    89     0002                     PCL             equ	2	;# 
    90     0003                     STATUS          equ	3	;# 
    91     0004                     FSR             equ	4	;# 
    92     0005                     GPIO            equ	5	;# 
    93     000A                     PCLATH          equ	10	;# 
    94     000B                     INTCON          equ	11	;# 
    95     000C                     PIR1            equ	12	;# 
    96     000E                     TMR1            equ	14	;# 
    97     000E                     TMR1L           equ	14	;# 
    98     000F                     TMR1H           equ	15	;# 
    99     0010                     T1CON           equ	16	;# 
   100     0019                     CMCON           equ	25	;# 
   101     001E                     ADRESH          equ	30	;# 
   102     001F                     ADCON0          equ	31	;# 
   103     0081                     OPTION_REG      equ	129	;# 
   104     0085                     TRISIO          equ	133	;# 
   105     008C                     PIE1            equ	140	;# 
   106     008E                     PCON            equ	142	;# 
   107     0090                     OSCCAL          equ	144	;# 
   108     0095                     WPU             equ	149	;# 
   109     0096                     IOC             equ	150	;# 
   110     0096                     IOCB            equ	150	;# 
   111     0099                     VRCON           equ	153	;# 
   112     009A                     EEDATA          equ	154	;# 
   113     009A                     EEDAT           equ	154	;# 
   114     009B                     EEADR           equ	155	;# 
   115     009C                     EECON1          equ	156	;# 
   116     009D                     EECON2          equ	157	;# 
   117     009E                     ADRESL          equ	158	;# 
   118     009F                     ANSEL           equ	159	;# 
   119     000B                     _INTCON         set	11
   120     0001                     _TMR0           set	1
   121     002A                     _GP2            set	42
   122     002D                     _GP5            set	45
   123     005A                     _T0IF           set	90
   124     0085                     _TRISIO         set	133
   125     0081                     _OPTION_REG     set	129
   126     0090                     _OSCCAL         set	144
   127     0095                     _WPU            set	149
   128     009F                     _ANSEL          set	159
   129                           
   130                           	psect	cinit
   131     03F8                     start_initialization:	
   132                           ; #config settings
   133                           
   134     03F8                     __initialization:
   135                           
   136                           ; Clear objects allocated to BANK0
   137     03F8  1383               	bcf	3,7	;select IRP bank0
   138     03F9  3020               	movlw	low __pbssBANK0
   139     03FA  0084               	movwf	4
   140     03FB  302C               	movlw	low (__pbssBANK0+12)
   141     03FC  23DD               	fcall	clear_ram0
   142     03FD                     end_of_initialization:	
   143                           ;End of C runtime variable initialization code
   144                           
   145     03FD                     __end_of__initialization:
   146     03FD  0183               	clrf	3
   147     03FE  2BE5               	ljmp	_main	;jump to C main() function
   148                           
   149                           	psect	bssBANK0
   150     0020                     __pbssBANK0:
   151     0020                     _tempo_pisca:
   152     0020                     	ds	4
   153     0024                     _quantida_de_passos:
   154     0024                     	ds	4
   155     0028                     _largura_pulso:
   156     0028                     	ds	4
   157                           
   158                           	psect	clrtext
   159     03DD                     clear_ram0:	
   160                           ;	Called with FSR containing the base address, and
   161                           ;	W with the last address+1
   162                           
   163     03DD  0064               	clrwdt	;clear the watchdog before getting into this loop
   164     03DE                     clrloop0:
   165     03DE  0180               	clrf	0	;clear RAM location pointed to by FSR
   166     03DF  0A84               	incf	4,f	;increment pointer
   167     03E0  0604               	xorwf	4,w	;XOR with final address
   168     03E1  1903               	btfsc	3,2	;have we reached the end yet?
   169     03E2  3400               	retlw	0	;all done for this memory range, return
   170     03E3  0604               	xorwf	4,w	;XOR again to restore value
   171     03E4  2BDE               	goto	clrloop0	;do the next byte
   172                           
   173                           	psect	cstackCOMMON
   174     0000                     __pcstackCOMMON:
   175     0000                     ??_main:
   176                           
   177                           	psect	cstackBANK0
   178     0000                     __pcstackBANK0:	
   179                           ; 1 bytes @ 0x0
   180                           
   181     0000                     ?_main:
   182                           
   183                           	psect	maintext
   184     03E5                     __pmaintext:	
   185                           ; 1 bytes @ 0x0
   186 ;;
   187 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   188 ;;
   189 ;; *************** function _main *****************
   190 ;; Defined at:
   191 ;;		line 47 in file "main.c"
   192 ;; Parameters:    Size  Location     Type
   193 ;;		None
   194 ;; Auto vars:     Size  Location     Type
   195 ;;		None
   196 ;; Return value:  Size  Location     Type
   197 ;;                  1    wreg      void 
   198 ;; Registers used:
   199 ;;		status,2
   200 ;; Tracked objects:
   201 ;;		On entry : B00/0
   202 ;;		On exit  : 0/0
   203 ;;		Unchanged: 0/0
   204 ;; Data sizes:     COMMON   BANK0
   205 ;;      Params:         0       0
   206 ;;      Locals:         0       0
   207 ;;      Temps:          0       0
   208 ;;      Totals:         0       0
   209 ;;Total ram usage:        0 bytes
   210 ;; This function calls:
   211 ;;		Nothing
   212 ;; This function is called by:
   213 ;;		Startup code after reset
   214 ;; This function uses a non-reentrant model
   215 ;;
   216                           
   217     03E5                     _main:	
   218                           ;psect for function _main
   219                           
   220     03E5                     l608:	
   221                           ;incstack = 0
   222                           ; Regs used in _main: [status,2]
   223                           
   224     03E5  3021               	movlw	33
   225     03E6  1683               	bsf	3,5	;RP0=1, select bank1
   226     03E7  009F               	movwf	31	;volatile
   227     03E8                     l610:
   228     03E8  0195               	clrf	21	;volatile
   229     03E9  1283               	bcf	3,5	;RP0=0, select bank0
   230     03EA  0181               	clrf	1	;volatile
   231     03EB                     l612:
   232     03EB  30FF               	movlw	255
   233     03EC  1683               	bsf	3,5	;RP0=1, select bank1
   234     03ED  0090               	movwf	16	;volatile
   235     03EE                     l614:
   236     03EE  3001               	movlw	1
   237     03EF  0081               	movwf	1	;volatile
   238     03F0                     l616:
   239     03F0  30E4               	movlw	228
   240     03F1  008B               	movwf	11	;volatile
   241     03F2                     l618:
   242     03F2  301B               	movlw	27
   243     03F3  0085               	movwf	5	;volatile
   244     03F4                     l620:
   245     03F4  1283               	bcf	3,5	;RP0=0, select bank0
   246     03F5  1105               	bcf	5,2	;volatile
   247     03F6  2BF4               	goto	l620
   248     03F7  2800               	ljmp	start
   249     03F8                     __end_of_main:
   250     0000                     ___latbits      equ	0
   251     005E                     btemp           set	94	;btemp
   252     005E                     wtemp0          set	94
   253                           
   254                           	psect	config
   255                           
   256                           ;Config register CONFIG @ 0x2007
   257                           ;	Oscillator Selection bits
   258                           ;	FOSC = INTRCIO, INTOSC oscillator: I/O function on GP4/OSC2/CLKOUT pin, I/O function o
      +                          n GP5/OSC1/CLKIN
   259                           ;	Watchdog Timer Enable bit
   260                           ;	WDTE = OFF, WDT disabled
   261                           ;	Power-Up Timer Enable bit
   262                           ;	PWRTE = OFF, PWRT disabled
   263                           ;	GP3/MCLR pin function select
   264                           ;	MCLRE = OFF, GP3/MCLR pin function is digital I/O, MCLR internally tied to VDD
   265                           ;	Brown-out Detect Enable bit
   266                           ;	BOREN = OFF, BOD disabled
   267                           ;	Code Protection bit
   268                           ;	CP = OFF, Program Memory code protection is disabled
   269                           ;	Data Code Protection bit
   270                           ;	CPD = OFF, Data memory code protection is disabled
   271     2007                     	org	8199
   272     2007  3194               	dw	12692

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         12
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON            0      0       0
    BANK0            62      0      12

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON            0      0       0      0.0%
BITBANK0            62      0       0      0.0%
COMMON               0      0       0      0.0%
BANK0               62      0      12     19.4%
STACK                0      0       0      0.0%
DATA                 0      0      12      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Jan 14 20:42:41 2025

                     fsr 0004                      l610 03E8                      l620 03F4  
                    l612 03EB                      l614 03EE                      l616 03F0  
                    l608 03E5                      l618 03F2                      _GP2 002A  
                    _GP5 002D                      _WPU 0095                      indf 0000  
                   _T0IF 005A                     _TMR0 0001                     _main 03E5  
                   btemp 005E                     start 0000                    ?_main 0000  
                  _ANSEL 009F       _quantida_de_passos 0024                    status 0003  
                  wtemp0 005E          __initialization 03F8             __end_of_main 03F8  
                 ??_main 0000                   _INTCON 000B                   _OSCCAL 0090  
                 _TRISIO 0085            _largura_pulso 0028  __end_of__initialization 03FD  
         __pcstackCOMMON 0000               __pbssBANK0 0020               __pmaintext 03E5  
                clrloop0 03DE     end_of_initialization 03FD      start_initialization 03F8  
              ___latbits 0000            __pcstackBANK0 0000                clear_ram0 03DD  
             _OPTION_REG 0081              _tempo_pisca 0020  
