Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 16 14:00:23 2020
| Host         : DESKTOP-OJFSORI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rtsh_rs422_test_top_control_sets_placed.rpt
| Design       : rtsh_rs422_test_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |               | FMPulseTrainGen/gen_next7_out        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |               | IRIGPulseTrainGen/gen_reg_i_1__0_n_0 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |               | ZTCPulseTrainGen/gen_reg_i_1__1_n_0  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |               | main_counter_reg[31]_i_1_n_0         |                9 |             32 |         3.56 |
+----------------+---------------+--------------------------------------+------------------+----------------+--------------+


