# Programmable_8-bit_Computer
Simulated programmable 8-bit computer from scratch using only simple logic gates and basic ICs

## Modules
[Clock](#clock)  
[Bus](#bus)  
[A-Register](#a-register)  
[B-Register](#b-register)  
[ALU](#alu)  
[Flags Register](#flags-register)  

## Clock
Clock can operate in **two modes**:
- Astable Mode
- Monostable Mode

In __Astable Mode__ clock speed can be changed by adjusting the _potentiometer_

In __Monostable Mode__ single clock pulse can be generated by pressing the _Generate Clock Pulse Button_

### Main Components
- 2 X 555 Timers

### Clock Selector Truth Table
| **Mode Selector Switch** | **Halt Signal** |   **Clock Output**  |
|:------------------------:|:---------------:|:-------------------:|
|            Low           |       Low       |     Astable Mode    |
|           High           |       Low       |   Monostable Mode   |
|             X            |       High      |         Low         |

### Schematic
![Clock Module](img/Clock_Module.png)


## Bus
All modules are connected to the **Bus** using a **tristate** to connect multiple outputs together

The **Bus** is connected to _pull down resistors_ to pull the **Bus** to _ground_ by default if there is no input

### Schematic
![Bus Module](img/Bus_Module.png)


## A-Register
**A-Register** is an 8-bit register combined from _two 4-bit_ registers

The **register** is connected to the [Bus](#bus) through a _Tristate_

The **register** also has a direct connection to [ALU](#alu)'s inputs

### Main Components
- 2 X 74LS173 ( Quad D-Type Filp-Flops With Tristate Outputs )
- 74LS245 ( Octal Bus Transceivers With Tristate Outputs )

### A-Register Signals
|       **Signal**      |                 **Functionality**                |
|:---------------------:|:------------------------------------------------:|
|  A Register In Signal | Read the [Bus](#bus) content into **A Register** |
| A Register Out Signal | Output **A Register** content to the [Bus](#bus) |
|   Active High Reset   |           Reset **A Register** content           |

### Schematic
![A-Register Module](img/A-Register_Module.png)


## B-Register
**B-Register** is an 8-bit register combined from _two 4-bit_ registers

The **register** is connected to the [Bus](#bus) through a _Tristate_

The **register** also has a connection to [ALU](#alu)'s inputs through _XOR Gates_ that decide whether the **register**'s content should be negated or not based on the **Subtraction Signal** for _subtraction_ operations

### Main Components
- 2 X 74LS173 ( Quad D-Type Filp-Flops With Tristate Outputs )
- 74LS245 ( Octal Bus Transceivers With Tristate Outputs )
- 8 X 74LS86 ( 2-Input Exclusive-OR Gate )

### B-Register Signals
|       **Signal**      |                    **Functionality**                   |
|:---------------------:|:------------------------------------------------------:|
|  B Register In Signal |    Read the [Bus](#bus) content into **B Register**    |
| B Register Out Signal |    Output **B Register** content to the [Bus](#bus)    |
|    Subtract Signal    | Negate **B Register** content ( Get one's complement ) |
|   Active High Reset   |              Reset **B Register** content              |

**Note:** The **Control Unit** currently has no **Microinstruction** that controls the **B Register Out Signal**, and the signal is manually fixed to be _inactive (aka HIGH)_ 

### Schematic
![B-Register Module](img/B-Register_Module.png)


## ALU
**ALU** is an 8-bit **Full Adder** combined from _two 4-bit_ **Full Adders**

Both [A-Register](#a-register) and [B-Register](#b-register) are connected to the **ALU**'s input, and the **ALU** is _constantly_ operating on them

**ALU** supports two **Arithmetic Operations**:
- Addition
- Subtraction

**Subtraction** is achieved when the **Subtraction Signal** is enabled _(Active **HIGH**)_, resulting in the [B-Register](#b-register)'s content to be negated, hence, getting **One's Complement**. And the **Subtraction Signal** is also fed to the **carry In** of the first **Full Adder** of the **ALU** **_(C0)_** _(Note the **Subtraction Signal** is active **HIGH**)_, hence, getting **Two's Complement**


**ALU** generates two **Flags**:
- Carry Flag
- Zero Flag

### Main Components
- 2 X 74LS283 ( 4-Bit Binary Full Adders With Fast Carry )
- 74LS245 ( Octal Bus Transceivers With Tristate Outputs )
- 74HC4078 ( 8-Input NOR Gate )

### ALU Signals
|    **Signal**   |                              **Functionality**                             |
|:---------------:|:--------------------------------------------------------------------------:|
|  ALU Out Signal |                  Output **ALU** content to the [Bus](#bus)                 |
| Subtract Signal | Fed to the **Carry In** for subtraction operation ( Get two's complement ) |

### Schematic
![ALU Module](img/ALU_Module.png)


## Flags-Register
**Flags Register** is a 4-bit register, which stores the [ALU](#alu)'s two generated flags:
- Carry Flag
- Zero Flag

when the **Flags Register In Signal** is enabled

The **register**'s output flags are connected to the **Control Unit** 

### Main Components
- 74LS173 ( Quad D-Type Filp-Flops With Tristate Outputs )

### Flags-Register Signals
|        **Signal**        |                   **Functionality**                  |
|:------------------------:|:----------------------------------------------------:|
| Flags Register In Signal | Read [ALU](#alu)'s **Flags** into **Flags Register** |
|     Active High Reset    |           Reset **Flags Register** content           |

### Schematic
![Flags Register Module](img/Flags-Register_Module.png)