# This is a makefile written in the MAKEFILE programming language
# It contains rules, commands, and dependencies
# This makefile is used to build an application named "my_app"

# Variable declaration for compiler
CC = gcc

# Variable declaration for compiler flags
CFLAGS = -Wall -g

# Target: all
# Description: Builds the executable for my_app
all: my_app

# Target: my_app
# Description: Compiles the source code files and links them to create the executable for my_app
my_app: main.o helper1.o helper2.o
	$(CC) $(CFLAGS) -o my_app main.o helper1.o helper2.o

# Target: main.o
# Description: Compiles the main source code file
main.o: main.c helper1.h helper2.h
	$(CC) $(CFLAGS) -c main.c

# Target: helper1.o
# Description: Compiles the first helper source code file
helper1.o: helper1.c helper1.h
	$(CC) $(CFLAGS) -c helper1.c

# Target: helper2.o
# Description: Compiles the second helper source code file
helper2.o: helper2.c helper2.h
	$(CC) $(CFLAGS) -c helper2.c

# Target: clean
# Description: Removes all object files and the executable for my_app
clean:
	rm -f my_app *.o