# ğŸ“Š éš¾åº¦åˆ†çº§

æœ¬é¡¹ç›®æ¯ä¸ªç« èŠ‚æ ‡è®°äº†éš¾åº¦ç­‰çº§ï¼Œå¸®åŠ©ä½ è§„åˆ’å­¦ä¹ è·¯å¾„ã€‚

---

## éš¾åº¦æ ‡è®°

| æ ‡è®° | ç­‰çº§ | è¯´æ˜ |
|------|------|------|
| ğŸŸ¢ **åŸºç¡€** | å¿…é¡»æŒæ¡ | æ‰€æœ‰å·¥ç¨‹å¸ˆå¿…é¡»æŒæ¡çš„å†…å®¹ |
| ğŸŸ¡ **è¿›é˜¶** | å·¥ä½œå¸¸ç”¨ | å®é™…å·¥ä½œä¸­ç»å¸¸ä½¿ç”¨ |
| ğŸ”´ **é«˜çº§** | ç‰¹å®šåœºæ™¯ | é«˜çº§éªŒè¯æˆ–ç‰¹å®šé¢†åŸŸ |

---

## ç« èŠ‚éš¾åº¦æ€»è§ˆ

### 01-sv-fundamentals
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-data-types | ğŸŸ¢ åŸºç¡€ | âœ… |
| 02-procedural-blocks | ğŸŸ¢ åŸºç¡€ | âœ… |
| 03-interfaces | ğŸŸ¢ åŸºç¡€ | âœ… |
| 04-classes-oop | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 05-randomization | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 06-threads-communication | ğŸ”´ é«˜çº§ | âœ… |

### 02-uvm-phases
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-build-phase | ğŸŸ¢ åŸºç¡€ | âœ… |
| 02-connect-phase | ğŸŸ¢ åŸºç¡€ | âœ… |
| 03-end_of_elaboration | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 04-run-phase | ğŸŸ¢ åŸºç¡€ | âœ… |
| 05-report-phase | ğŸŸ¢ åŸºç¡€ | âœ… |
| 06-final-phase | ğŸŸ¢ åŸºç¡€ | âœ… |

### 03-uvm-components
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-uvm_component | ğŸŸ¢ åŸºç¡€ | âœ… |
| 02-uvm_env | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-uvm_agent | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 04-uvm_driver | ğŸŸ¢ åŸºç¡€ | âœ… |
| 05-uvm_monitor | ğŸŸ¢ åŸºç¡€ | âœ… |
| 06-uvm_sequencer | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 07-uvm_scoreboard | ğŸ”´ é«˜çº§ | âœ… |

### 04-uvm-transactions
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-uvm_sequence_item | ğŸŸ¢ åŸºç¡€ | âœ… |
| 02-uvm_sequence | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-sequence-lib | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 04-virtual-sequences | ğŸ”´ é«˜çº§ | âœ… |
| 05-sequence-arbitration | ğŸ”´ é«˜çº§ | âœ… |

### 05-tlm-communication
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-put-get-ports | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 02-analysis-ports | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-exports-imp | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 04-sockets | ğŸ”´ é«˜çº§ | âœ… |

### 06-configuration
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-uvm_config_db | ğŸŸ¢ åŸºç¡€ | âœ… |
| 02-uvm_resource_db | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-factory-override | ğŸ”´ é«˜çº§ | âœ… |
| 04-config-object | ğŸŸ¡ è¿›é˜¶ | âœ… |

### 07-sequences-advanced
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-sequence-hooks | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 02-response-handling | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-pipelined-sequences | ğŸ”´ é«˜çº§ | âœ… |
| 04-error-injection | ğŸ”´ é«˜çº§ | âœ… |

### 08-reporting-messaging
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-uvm_report_handler | ğŸŸ¢ åŸºç¡€ | âœ… |
| 02-log-files | ğŸŸ¢ åŸºç¡€ | âœ… |
| 03-coverage-collection | ğŸŸ¡ è¿›é˜¶ | âœ… |

### 09-register-model-ral
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-reg-block-basic | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 02-reg-access-methods | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-reg-sequences | ğŸ”´ é«˜çº§ | âœ… |
| 04-reg-coverage | ğŸ”´ é«˜çº§ | âœ… |
| 05-reg-irq-integration | ğŸ”´ é«˜çº§ | âœ… |
| 06-reg-reset | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 07-reg-backdoor-access | ğŸ”´ é«˜çº§ | âœ… |
| 08-reg-adapter-advanced | ğŸ”´ é«˜çº§ | âœ… |

### 10-interrupt-verification
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-interrupt-basics | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 02-interrupt-agent | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 03-interrupt-sequences | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 04-interrupt-scoreboard | ğŸ”´ é«˜çº§ | âœ… |
| 05-interrupt-priority | ğŸ”´ é«˜çº§ | âœ… |
| 06-interrupt-regression | ğŸ”´ é«˜çº§ | âœ… |
| 07-interrupt-to-ral | ğŸ”´ é«˜çº§ | âœ… |

### 11-low-power-verification
| å­ç« èŠ‚ | éš¾åº¦ | çŠ¶æ€ |
|--------|------|------|
| 01-power-domains-basics | ğŸŸ¡ è¿›é˜¶ | âœ… |
| 02-upf-simulation | ğŸ”´ é«˜çº§ | âœ… |
| 03-power-controller-vip | ğŸ”´ é«˜çº§ | âœ… |
| 04-power-state-transitions | ğŸ”´ é«˜çº§ | âœ… |
| 05-isolation-check | ğŸ”´ é«˜çº§ | âœ… |
| 06-retention-registers | ğŸ”´ é«˜çº§ | âœ… |
| 07-power-aware-sequences | ğŸ”´ é«˜çº§ | âœ… |

---

## å­¦ä¹ è·¯å¾„å»ºè®®

### åˆå­¦è€…ï¼ˆ0-6 ä¸ªæœˆï¼‰
1. ğŸŸ¢ 01-sv-fundamentals (å…¨éƒ¨)
2. ğŸŸ¢ 02-uvm-phases (01-02, 04-06)
3. ğŸŸ¢ 03-uvm-components (01, 04-05)
4. ğŸŸ¢ 06-configuration (01)

### ä¸­çº§ï¼ˆ6-18 ä¸ªæœˆï¼‰
5. ğŸŸ¡ 03-uvm-components (02-03, 06-07)
6. ğŸŸ¡ 04-uvm-transactions (å…¨éƒ¨)
7. ğŸŸ¡ 05-tlm-communication (01-02)
8. ğŸŸ¡ 08-reporting-messaging (å…¨éƒ¨)
9. ğŸŸ¡ 09-register-model-ral (01-02, 06)

### é«˜çº§ï¼ˆ18 ä¸ªæœˆ+ï¼‰
10. ğŸ”´ 06-configuration (02-04)
11. ğŸ”´ 07-sequences-advanced (å…¨éƒ¨)
12. ğŸ”´ 09-register-model-ral (03-05, 07-08)
13. ğŸ”´ 10-interrupt-verification (å…¨éƒ¨)
14. ğŸ”´ 11-low-power-verification (å…¨éƒ¨)

