<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\impl\gwsynthesis\tm1638-verilog.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\tm1638-verilog-master\test1\bekap\tm1638-rab-perevod\src\tm1638-verilog.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 24 16:09:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>189</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>187</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>225.011(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.556</td>
<td>keys_3_s0/Q</td>
<td>tm_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.409</td>
</tr>
<tr>
<td>2</td>
<td>5.990</td>
<td>instruction_step_2_s0/Q</td>
<td>tm_out_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.975</td>
</tr>
<tr>
<td>3</td>
<td>5.992</td>
<td>instruction_step_2_s0/Q</td>
<td>tm_out_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.973</td>
</tr>
<tr>
<td>4</td>
<td>6.213</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.752</td>
</tr>
<tr>
<td>5</td>
<td>6.271</td>
<td>instruction_step_2_s0/Q</td>
<td>tm_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.694</td>
</tr>
<tr>
<td>6</td>
<td>6.348</td>
<td>keys_1_s0/Q</td>
<td>tm_out_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.617</td>
</tr>
<tr>
<td>7</td>
<td>6.352</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.613</td>
</tr>
<tr>
<td>8</td>
<td>6.352</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.613</td>
</tr>
<tr>
<td>9</td>
<td>6.356</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.609</td>
</tr>
<tr>
<td>10</td>
<td>6.378</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.587</td>
</tr>
<tr>
<td>11</td>
<td>6.378</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.587</td>
</tr>
<tr>
<td>12</td>
<td>6.378</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.587</td>
</tr>
<tr>
<td>13</td>
<td>6.378</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_out_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.587</td>
</tr>
<tr>
<td>14</td>
<td>6.600</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_cs_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.365</td>
</tr>
<tr>
<td>15</td>
<td>6.667</td>
<td>counter_18_s0/Q</td>
<td>larson_dir_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.298</td>
</tr>
<tr>
<td>16</td>
<td>6.844</td>
<td>instruction_step_2_s0/Q</td>
<td>keys_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.121</td>
</tr>
<tr>
<td>17</td>
<td>6.844</td>
<td>instruction_step_2_s0/Q</td>
<td>keys_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.121</td>
</tr>
<tr>
<td>18</td>
<td>6.849</td>
<td>instruction_step_2_s0/Q</td>
<td>keys_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.116</td>
</tr>
<tr>
<td>19</td>
<td>6.868</td>
<td>instruction_step_1_s0/Q</td>
<td>tm_latch_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.097</td>
</tr>
<tr>
<td>20</td>
<td>6.876</td>
<td>u_tm1638/ctr_q_2_s0/Q</td>
<td>u_tm1638/dio_out_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.089</td>
</tr>
<tr>
<td>21</td>
<td>6.909</td>
<td>u_tm1638/sclk_q_1_s3/Q</td>
<td>u_tm1638/data_out_q_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.056</td>
</tr>
<tr>
<td>22</td>
<td>6.909</td>
<td>u_tm1638/sclk_q_1_s3/Q</td>
<td>u_tm1638/data_out_q_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.056</td>
</tr>
<tr>
<td>23</td>
<td>6.994</td>
<td>instruction_step_2_s0/Q</td>
<td>tm_out_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.971</td>
</tr>
<tr>
<td>24</td>
<td>7.032</td>
<td>instruction_step_2_s0/Q</td>
<td>keys_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.933</td>
</tr>
<tr>
<td>25</td>
<td>7.037</td>
<td>instruction_step_2_s0/Q</td>
<td>tm_out_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.928</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_tm1638/ctr_q_2_s0/Q</td>
<td>u_tm1638/ctr_q_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>tm_latch_s0/Q</td>
<td>tm_latch_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>counter_6_s0/Q</td>
<td>counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>counter_8_s0/Q</td>
<td>counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>counter_12_s0/Q</td>
<td>counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>counter_14_s0/Q</td>
<td>counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>counter_18_s0/Q</td>
<td>counter_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>u_tm1638/sclk_q_0_s3/Q</td>
<td>u_tm1638/sclk_q_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>u_tm1638/ctr_q_0_s0/Q</td>
<td>u_tm1638/ctr_q_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>instruction_step_2_s0/Q</td>
<td>instruction_step_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.430</td>
<td>u_tm1638/sclk_q_2_s4/Q</td>
<td>u_tm1638/sclk_q_2_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>13</td>
<td>0.432</td>
<td>u_tm1638/cur_state_0_s5/Q</td>
<td>u_tm1638/cur_state_0_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>14</td>
<td>0.434</td>
<td>instruction_step_0_s1/Q</td>
<td>instruction_step_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>15</td>
<td>0.453</td>
<td>rst_s1/Q</td>
<td>larson_dir_s3/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>16</td>
<td>0.453</td>
<td>rst_s1/Q</td>
<td>larson_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>17</td>
<td>0.453</td>
<td>rst_s1/Q</td>
<td>larson_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>18</td>
<td>0.453</td>
<td>rst_s1/Q</td>
<td>larson_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>19</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>larson_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>20</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>larson_4_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>21</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>larson_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>22</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>larson_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>23</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>larson_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>24</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>counter_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>25</td>
<td>0.456</td>
<td>rst_s1/Q</td>
<td>counter_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>instruction_step_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>instruction_step_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keys_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_tm1638/data_q_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_tm1638/data_q_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keys_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_tm1638/data_q_7_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>keys_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][B]</td>
<td>keys_3_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C11[1][B]</td>
<td style=" font-weight:bold;">keys_3_s0/Q</td>
</tr>
<tr>
<td>7.295</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[0][A]</td>
<td>n116_s99/I1</td>
</tr>
<tr>
<td>7.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C9[0][A]</td>
<td style=" background: #97FFFF;">n116_s99/F</td>
</tr>
<tr>
<td>7.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[0][A]</td>
<td>n116_s89/I0</td>
</tr>
<tr>
<td>7.953</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C9[0][A]</td>
<td style=" background: #97FFFF;">n116_s89/O</td>
</tr>
<tr>
<td>9.003</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[1][B]</td>
<td>n116_s98/I0</td>
</tr>
<tr>
<td>9.520</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C9[1][B]</td>
<td style=" background: #97FFFF;">n116_s98/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[0][B]</td>
<td>n116_s93/I2</td>
</tr>
<tr>
<td>10.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C9[0][B]</td>
<td style=" background: #97FFFF;">n116_s93/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>n116_s92/I3</td>
</tr>
<tr>
<td>11.053</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td style=" background: #97FFFF;">n116_s92/F</td>
</tr>
<tr>
<td>11.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td style=" font-weight:bold;">tm_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>tm_out_0_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>tm_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.294, 52.027%; route: 1.883, 42.711%; tC2Q: 0.232, 5.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.340</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C10[3][A]</td>
<td>n114_s83/I1</td>
</tr>
<tr>
<td>7.910</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C10[3][A]</td>
<td style=" background: #97FFFF;">n114_s83/F</td>
</tr>
<tr>
<td>8.084</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td>n114_s86/I3</td>
</tr>
<tr>
<td>8.639</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">n114_s86/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>n110_s92/I1</td>
</tr>
<tr>
<td>9.897</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td style=" background: #97FFFF;">n110_s92/F</td>
</tr>
<tr>
<td>10.070</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][A]</td>
<td>n110_s91/I0</td>
</tr>
<tr>
<td>10.619</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][A]</td>
<td style=" background: #97FFFF;">n110_s91/F</td>
</tr>
<tr>
<td>10.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][A]</td>
<td style=" font-weight:bold;">tm_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][A]</td>
<td>tm_out_6_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[0][A]</td>
<td>tm_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.244, 56.459%; route: 1.499, 37.704%; tC2Q: 0.232, 5.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.340</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C10[3][A]</td>
<td>n114_s83/I1</td>
</tr>
<tr>
<td>7.910</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C10[3][A]</td>
<td style=" background: #97FFFF;">n114_s83/F</td>
</tr>
<tr>
<td>8.084</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td>n114_s86/I3</td>
</tr>
<tr>
<td>8.639</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">n114_s86/F</td>
</tr>
<tr>
<td>9.305</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>n114_s82/I2</td>
</tr>
<tr>
<td>9.875</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">n114_s82/F</td>
</tr>
<tr>
<td>10.047</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>n114_s80/I2</td>
</tr>
<tr>
<td>10.617</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td style=" background: #97FFFF;">n114_s80/F</td>
</tr>
<tr>
<td>10.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td style=" font-weight:bold;">tm_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>tm_out_2_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>tm_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.265, 57.008%; route: 1.476, 37.153%; tC2Q: 0.232, 5.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.396</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">tm_out_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>tm_out_7_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>tm_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 38.860%; route: 2.062, 54.956%; tC2Q: 0.232, 6.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.340</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C10[3][A]</td>
<td>n114_s83/I1</td>
</tr>
<tr>
<td>7.910</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C10[3][A]</td>
<td style=" background: #97FFFF;">n114_s83/F</td>
</tr>
<tr>
<td>8.084</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td>n114_s86/I3</td>
</tr>
<tr>
<td>8.639</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">n114_s86/F</td>
</tr>
<tr>
<td>9.305</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[3][A]</td>
<td>n115_s78/I1</td>
</tr>
<tr>
<td>9.875</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C11[3][A]</td>
<td style=" background: #97FFFF;">n115_s78/F</td>
</tr>
<tr>
<td>9.876</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][B]</td>
<td>n115_s77/I2</td>
</tr>
<tr>
<td>10.338</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][B]</td>
<td style=" background: #97FFFF;">n115_s77/F</td>
</tr>
<tr>
<td>10.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][B]</td>
<td style=" font-weight:bold;">tm_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][B]</td>
<td>tm_out_1_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11[0][B]</td>
<td>tm_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.157, 58.392%; route: 1.305, 35.327%; tC2Q: 0.232, 6.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>keys_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][B]</td>
<td>keys_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C11[2][B]</td>
<td style=" font-weight:bold;">keys_1_s0/Q</td>
</tr>
<tr>
<td>7.374</td>
<td>0.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td>n109_s97/I0</td>
</tr>
<tr>
<td>7.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C9[3][B]</td>
<td style=" background: #97FFFF;">n109_s97/F</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C9[3][A]</td>
<td>n109_s87/I1</td>
</tr>
<tr>
<td>8.032</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C9[3][A]</td>
<td style=" background: #97FFFF;">n109_s87/O</td>
</tr>
<tr>
<td>8.677</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[2][B]</td>
<td>n109_s93/I1</td>
</tr>
<tr>
<td>9.247</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C12[2][B]</td>
<td style=" background: #97FFFF;">n109_s93/F</td>
</tr>
<tr>
<td>9.249</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[3][A]</td>
<td>n109_s89/I1</td>
</tr>
<tr>
<td>9.798</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C12[3][A]</td>
<td style=" background: #97FFFF;">n109_s89/F</td>
</tr>
<tr>
<td>9.799</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>n109_s95/I0</td>
</tr>
<tr>
<td>10.261</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" background: #97FFFF;">n109_s95/F</td>
</tr>
<tr>
<td>10.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">tm_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>tm_out_7_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>tm_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.239, 61.904%; route: 1.146, 31.682%; tC2Q: 0.232, 6.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.257</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][B]</td>
<td style=" font-weight:bold;">tm_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][B]</td>
<td>tm_out_1_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11[0][B]</td>
<td>tm_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.358%; route: 1.923, 53.221%; tC2Q: 0.232, 6.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.257</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">tm_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>tm_out_4_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>tm_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.358%; route: 1.923, 53.221%; tC2Q: 0.232, 6.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.253</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td style=" font-weight:bold;">tm_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>tm_out_0_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>tm_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.399%; route: 1.919, 53.173%; tC2Q: 0.232, 6.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td style=" font-weight:bold;">tm_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>tm_out_2_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>tm_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.651%; route: 1.897, 52.880%; tC2Q: 0.232, 6.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][B]</td>
<td style=" font-weight:bold;">tm_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][B]</td>
<td>tm_out_3_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[0][B]</td>
<td>tm_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.651%; route: 1.897, 52.880%; tC2Q: 0.232, 6.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td style=" font-weight:bold;">tm_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td>tm_out_5_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[1][B]</td>
<td>tm_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.651%; route: 1.897, 52.880%; tC2Q: 0.232, 6.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][A]</td>
<td>tm_out_7_s5/I0</td>
</tr>
<tr>
<td>8.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C11[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s5/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>tm_out_7_s4/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">tm_out_7_s4/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>tm_out_7_s3/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">tm_out_7_s3/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][A]</td>
<td style=" font-weight:bold;">tm_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][A]</td>
<td>tm_out_6_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[0][A]</td>
<td>tm_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 40.651%; route: 1.897, 52.880%; tC2Q: 0.232, 6.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_cs_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>7.402</td>
<td>0.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td>tm_cs_s11/I0</td>
</tr>
<tr>
<td>7.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C9[3][A]</td>
<td style=" background: #97FFFF;">tm_cs_s11/F</td>
</tr>
<tr>
<td>8.144</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[0][B]</td>
<td>tm_cs_s10/I0</td>
</tr>
<tr>
<td>8.714</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C10[0][B]</td>
<td style=" background: #97FFFF;">tm_cs_s10/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td>tm_cs_s9/I0</td>
</tr>
<tr>
<td>9.285</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td style=" background: #97FFFF;">tm_cs_s9/F</td>
</tr>
<tr>
<td>10.009</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[0][A]</td>
<td style=" font-weight:bold;">tm_cs_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[0][A]</td>
<td>tm_cs_s2/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C10[0][A]</td>
<td>tm_cs_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.710, 50.818%; route: 1.423, 42.287%; tC2Q: 0.232, 6.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_dir_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>6.875</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>7.049</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][A]</td>
<td>n35_s5/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][A]</td>
<td style=" background: #97FFFF;">n35_s5/F</td>
</tr>
<tr>
<td>7.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[3][B]</td>
<td>n35_s2/I2</td>
</tr>
<tr>
<td>8.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C10[3][B]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>8.759</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[3][B]</td>
<td>n35_s0/I3</td>
</tr>
<tr>
<td>9.130</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C9[3][B]</td>
<td style=" background: #97FFFF;">n35_s0/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>n36_s4/I3</td>
</tr>
<tr>
<td>9.942</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>9.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td style=" font-weight:bold;">larson_dir_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>larson_dir_s3/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>larson_dir_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 62.002%; route: 1.022, 30.995%; tC2Q: 0.231, 7.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keys_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][B]</td>
<td>n152_s3/I3</td>
</tr>
<tr>
<td>8.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][B]</td>
<td style=" background: #97FFFF;">n152_s3/F</td>
</tr>
<tr>
<td>8.417</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[3][A]</td>
<td>n152_s4/I3</td>
</tr>
<tr>
<td>8.966</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C11[3][A]</td>
<td style=" background: #97FFFF;">n152_s4/F</td>
</tr>
<tr>
<td>8.969</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>n152_s1/I2</td>
</tr>
<tr>
<td>9.431</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">n152_s1/F</td>
</tr>
<tr>
<td>9.765</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][B]</td>
<td style=" font-weight:bold;">keys_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][B]</td>
<td>keys_3_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C11[1][B]</td>
<td>keys_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 44.284%; route: 1.507, 48.281%; tC2Q: 0.232, 7.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keys_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][B]</td>
<td>n152_s3/I3</td>
</tr>
<tr>
<td>8.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][B]</td>
<td style=" background: #97FFFF;">n152_s3/F</td>
</tr>
<tr>
<td>8.417</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[3][A]</td>
<td>n152_s4/I3</td>
</tr>
<tr>
<td>8.966</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C11[3][A]</td>
<td style=" background: #97FFFF;">n152_s4/F</td>
</tr>
<tr>
<td>8.969</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>n152_s1/I2</td>
</tr>
<tr>
<td>9.431</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">n152_s1/F</td>
</tr>
<tr>
<td>9.765</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][A]</td>
<td style=" font-weight:bold;">keys_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][A]</td>
<td>keys_7_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C11[0][A]</td>
<td>keys_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 44.284%; route: 1.507, 48.281%; tC2Q: 0.232, 7.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keys_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][B]</td>
<td>n152_s3/I3</td>
</tr>
<tr>
<td>8.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][B]</td>
<td style=" background: #97FFFF;">n152_s3/F</td>
</tr>
<tr>
<td>8.417</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[3][A]</td>
<td>n152_s4/I3</td>
</tr>
<tr>
<td>8.966</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C11[3][A]</td>
<td style=" background: #97FFFF;">n152_s4/F</td>
</tr>
<tr>
<td>8.969</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[3][B]</td>
<td>n153_s1/I2</td>
</tr>
<tr>
<td>9.431</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C11[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>9.760</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[1][B]</td>
<td style=" font-weight:bold;">keys_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[1][B]</td>
<td>keys_2_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C10[1][B]</td>
<td>keys_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 44.349%; route: 1.502, 48.206%; tC2Q: 0.232, 7.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_latch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[0][B]</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R39C10[0][B]</td>
<td style=" font-weight:bold;">instruction_step_1_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>1.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>tm_latch_s10/I2</td>
</tr>
<tr>
<td>8.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td style=" background: #97FFFF;">tm_latch_s10/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][A]</td>
<td>tm_latch_s9/I1</td>
</tr>
<tr>
<td>9.133</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][A]</td>
<td style=" background: #97FFFF;">tm_latch_s9/F</td>
</tr>
<tr>
<td>9.135</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td>tm_latch_s8/I1</td>
</tr>
<tr>
<td>9.597</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td style=" background: #97FFFF;">tm_latch_s8/F</td>
</tr>
<tr>
<td>9.741</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td style=" font-weight:bold;">tm_latch_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>tm_latch_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>tm_latch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.053%; route: 1.284, 41.456%; tC2Q: 0.232, 7.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/dio_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>u_tm1638/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C12[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_2_s0/Q</td>
</tr>
<tr>
<td>7.040</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_tm1638/data_out_d_7_s6/I2</td>
</tr>
<tr>
<td>7.610</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_tm1638/data_out_d_7_s6/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[1][B]</td>
<td>u_tm1638/dio_out_s3/I0</td>
</tr>
<tr>
<td>8.248</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C11[1][B]</td>
<td style=" background: #97FFFF;">u_tm1638/dio_out_s3/F</td>
</tr>
<tr>
<td>8.420</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_tm1638/dio_out_s2/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td style=" background: #97FFFF;">u_tm1638/dio_out_s2/F</td>
</tr>
<tr>
<td>9.733</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_tm1638/dio_out_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_tm1638/dio_out_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_tm1638/dio_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.602, 51.853%; route: 1.255, 40.637%; tC2Q: 0.232, 7.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/sclk_q_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/data_out_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][B]</td>
<td>u_tm1638/sclk_q_1_s3/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R44C11[0][B]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_1_s3/Q</td>
</tr>
<tr>
<td>7.070</td>
<td>0.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[0][B]</td>
<td>u_tm1638/sclk_d_2_s6/I1</td>
</tr>
<tr>
<td>7.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R45C11[0][B]</td>
<td style=" background: #97FFFF;">u_tm1638/sclk_d_2_s6/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][B]</td>
<td>u_tm1638/ctr_d_2_s5/I3</td>
</tr>
<tr>
<td>8.178</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C11[2][B]</td>
<td style=" background: #97FFFF;">u_tm1638/ctr_d_2_s5/F</td>
</tr>
<tr>
<td>8.591</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>u_tm1638/data_out_d_7_s7/I0</td>
</tr>
<tr>
<td>9.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">u_tm1638/data_out_d_7_s7/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">u_tm1638/data_out_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>u_tm1638/data_out_q_0_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>u_tm1638/data_out_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 54.769%; route: 1.150, 37.641%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/sclk_q_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/data_out_q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][B]</td>
<td>u_tm1638/sclk_q_1_s3/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R44C11[0][B]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_1_s3/Q</td>
</tr>
<tr>
<td>7.070</td>
<td>0.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[0][B]</td>
<td>u_tm1638/sclk_d_2_s6/I1</td>
</tr>
<tr>
<td>7.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R45C11[0][B]</td>
<td style=" background: #97FFFF;">u_tm1638/sclk_d_2_s6/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][B]</td>
<td>u_tm1638/ctr_d_2_s5/I3</td>
</tr>
<tr>
<td>8.178</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C11[2][B]</td>
<td style=" background: #97FFFF;">u_tm1638/ctr_d_2_s5/F</td>
</tr>
<tr>
<td>8.591</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>u_tm1638/data_out_d_7_s7/I0</td>
</tr>
<tr>
<td>9.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">u_tm1638/data_out_d_7_s7/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">u_tm1638/data_out_q_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>u_tm1638/data_out_q_4_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>u_tm1638/data_out_q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 54.769%; route: 1.150, 37.641%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.738</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[2][B]</td>
<td>n113_s80/I3</td>
</tr>
<tr>
<td>8.308</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C11[2][B]</td>
<td style=" background: #97FFFF;">n113_s80/F</td>
</tr>
<tr>
<td>8.309</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[3][A]</td>
<td>n113_s78/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C11[3][A]</td>
<td style=" background: #97FFFF;">n113_s78/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[0][B]</td>
<td>n113_s77/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C10[0][B]</td>
<td style=" background: #97FFFF;">n113_s77/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[0][B]</td>
<td style=" font-weight:bold;">tm_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[0][B]</td>
<td>tm_out_3_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[0][B]</td>
<td>tm_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 49.074%; route: 1.281, 43.117%; tC2Q: 0.232, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keys_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][B]</td>
<td>n152_s3/I3</td>
</tr>
<tr>
<td>8.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][B]</td>
<td style=" background: #97FFFF;">n152_s3/F</td>
</tr>
<tr>
<td>8.417</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[3][A]</td>
<td>n152_s4/I3</td>
</tr>
<tr>
<td>8.966</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C11[3][A]</td>
<td style=" background: #97FFFF;">n152_s4/F</td>
</tr>
<tr>
<td>8.969</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[3][B]</td>
<td>n153_s1/I2</td>
</tr>
<tr>
<td>9.431</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C11[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" font-weight:bold;">keys_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>keys_6_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C11[1][A]</td>
<td>keys_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 47.127%; route: 1.319, 44.962%; tC2Q: 0.232, 7.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>8.000</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[0][A]</td>
<td>n113_s81/I1</td>
</tr>
<tr>
<td>8.549</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[0][A]</td>
<td style=" background: #97FFFF;">n113_s81/F</td>
</tr>
<tr>
<td>8.722</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[3][A]</td>
<td>n113_s79/I0</td>
</tr>
<tr>
<td>9.093</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C10[3][A]</td>
<td style=" background: #97FFFF;">n113_s79/F</td>
</tr>
<tr>
<td>9.110</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td>n111_s78/I2</td>
</tr>
<tr>
<td>9.572</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td style=" background: #97FFFF;">n111_s78/F</td>
</tr>
<tr>
<td>9.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td style=" font-weight:bold;">tm_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][B]</td>
<td>tm_out_5_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[1][B]</td>
<td>tm_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 47.196%; route: 1.314, 44.881%; tC2Q: 0.232, 7.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>u_tm1638/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C12[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_2_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>u_tm1638/n74_s0/I2</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" background: #97FFFF;">u_tm1638/n74_s0/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>u_tm1638/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>u_tm1638/ctr_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>tm_latch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tm_latch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>tm_latch_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C11[0][A]</td>
<td style=" font-weight:bold;">tm_latch_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>n150_s10/I0</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td style=" background: #97FFFF;">n150_s10/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td style=" font-weight:bold;">tm_latch_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>tm_latch_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11[0][A]</td>
<td>tm_latch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td>n178_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">n178_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C9[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C10[0][A]</td>
<td>n174_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">n174_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C10[1][A]</td>
<td>n172_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" background: #97FFFF;">n172_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C10[1][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C11[0][A]</td>
<td>n168_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">n168_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C11[1][A]</td>
<td>n166_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">n166_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C12[0][A]</td>
<td>n162_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" background: #97FFFF;">n162_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/sclk_q_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/sclk_q_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C11[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_0_s3/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>u_tm1638/sclk_d_0_s9/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td style=" background: #97FFFF;">u_tm1638/sclk_d_0_s9/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[0][A]</td>
<td>u_tm1638/sclk_q_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/ctr_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/ctr_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>u_tm1638/ctr_q_0_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_0_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>u_tm1638/n76_s2/I0</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" background: #97FFFF;">u_tm1638/n76_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">u_tm1638/ctr_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>u_tm1638/ctr_q_0_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>u_tm1638/ctr_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C10[1][A]</td>
<td>n131_s/I1</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td style=" background: #97FFFF;">n131_s/SUM</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td style=" font-weight:bold;">instruction_step_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C10[1][A]</td>
<td>instruction_step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/sclk_q_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/sclk_q_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[1][A]</td>
<td>u_tm1638/sclk_q_2_s4/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R45C11[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_2_s4/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[1][A]</td>
<td>u_tm1638/sclk_d_2_s8/I2</td>
</tr>
<tr>
<td>5.205</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C11[1][A]</td>
<td style=" background: #97FFFF;">u_tm1638/sclk_d_2_s8/F</td>
</tr>
<tr>
<td>5.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/sclk_q_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[1][A]</td>
<td>u_tm1638/sclk_q_2_s4/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C11[1][A]</td>
<td>u_tm1638/sclk_q_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tm1638/cur_state_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tm1638/cur_state_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_tm1638/cur_state_0_s5/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/cur_state_0_s5/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_tm1638/next_state_0_s14/I0</td>
</tr>
<tr>
<td>5.206</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" background: #97FFFF;">u_tm1638/next_state_0_s14/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">u_tm1638/cur_state_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_tm1638/cur_state_0_s5/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_tm1638/cur_state_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>instruction_step_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>instruction_step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>instruction_step_0_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">instruction_step_0_s1/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>n133_s3/I0</td>
</tr>
<tr>
<td>5.209</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">n133_s3/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">instruction_step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>instruction_step_0_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>instruction_step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.135%; route: 0.011, 2.472%; tC2Q: 0.202, 45.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_dir_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.227</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td style=" font-weight:bold;">larson_dir_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>larson_dir_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[2][A]</td>
<td>larson_dir_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.426%; tC2Q: 0.202, 43.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.227</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" font-weight:bold;">larson_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>larson_0_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>larson_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.426%; tC2Q: 0.202, 43.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.227</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td style=" font-weight:bold;">larson_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>larson_1_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[0][B]</td>
<td>larson_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.426%; tC2Q: 0.202, 43.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.227</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[1][A]</td>
<td style=" font-weight:bold;">larson_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[1][A]</td>
<td>larson_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[1][A]</td>
<td>larson_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.426%; tC2Q: 0.202, 43.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[0][A]</td>
<td style=" font-weight:bold;">larson_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[0][A]</td>
<td>larson_3_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C9[0][A]</td>
<td>larson_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" font-weight:bold;">larson_4_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>larson_4_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>larson_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[1][A]</td>
<td style=" font-weight:bold;">larson_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[1][A]</td>
<td>larson_5_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C9[1][A]</td>
<td>larson_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td style=" font-weight:bold;">larson_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>larson_6_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>larson_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>larson_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[1][B]</td>
<td style=" font-weight:bold;">larson_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[1][B]</td>
<td>larson_7_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C9[1][B]</td>
<td>larson_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[0][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R36C11[0][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" font-weight:bold;">counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.706%; tC2Q: 0.202, 43.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>instruction_step_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>instruction_step_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>instruction_step_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>instruction_step_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>instruction_step_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>instruction_step_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>instruction_step_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>instruction_step_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keys_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>keys_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>keys_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tm1638/data_q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_tm1638/data_q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_tm1638/data_q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tm1638/data_q_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_tm1638/data_q_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_tm1638/data_q_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keys_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>keys_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>keys_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tm1638/data_q_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_tm1638/data_q_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_tm1638/data_q_7_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>74</td>
<td>clk_d</td>
<td>5.556</td>
<td>2.423</td>
</tr>
<tr>
<td>66</td>
<td>rst</td>
<td>8.073</td>
<td>0.938</td>
</tr>
<tr>
<td>32</td>
<td>instruction_step[1]</td>
<td>5.698</td>
<td>1.137</td>
</tr>
<tr>
<td>29</td>
<td>instruction_step[0]</td>
<td>5.688</td>
<td>0.698</td>
</tr>
<tr>
<td>23</td>
<td>cur_state[1]</td>
<td>6.878</td>
<td>0.878</td>
</tr>
<tr>
<td>23</td>
<td>instruction_step[2]</td>
<td>5.990</td>
<td>1.124</td>
</tr>
<tr>
<td>22</td>
<td>instruction_step[3]</td>
<td>6.688</td>
<td>0.831</td>
</tr>
<tr>
<td>18</td>
<td>instruction_step[5]</td>
<td>6.696</td>
<td>0.690</td>
</tr>
<tr>
<td>14</td>
<td>cur_state[0]</td>
<td>7.108</td>
<td>0.897</td>
</tr>
<tr>
<td>12</td>
<td>tm_rw</td>
<td>7.560</td>
<td>0.948</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R39C10</td>
<td>77.78%</td>
</tr>
<tr>
<td>R35C10</td>
<td>77.78%</td>
</tr>
<tr>
<td>R44C9</td>
<td>73.61%</td>
</tr>
<tr>
<td>R36C9</td>
<td>68.06%</td>
</tr>
<tr>
<td>R44C11</td>
<td>68.06%</td>
</tr>
<tr>
<td>R38C11</td>
<td>66.67%</td>
</tr>
<tr>
<td>R35C9</td>
<td>65.28%</td>
</tr>
<tr>
<td>R36C10</td>
<td>61.11%</td>
</tr>
<tr>
<td>R38C10</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
