{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631887940080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631887940080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 17 11:12:19 2021 " "Processing started: Fri Sep 17 11:12:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631887940080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631887940080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computador -c computador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off computador -c computador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631887940080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631887940593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950219 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950221 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950223 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950224 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlag-comportamento " "Found design unit 1: registradorFlag-comportamento" {  } { { "registradorFlag.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/registradorFlag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950226 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlag " "Found entity 1: registradorFlag" {  } { { "registradorFlag.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/registradorFlag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_jump-comportamento " "Found design unit 1: mux_jump-comportamento" {  } { { "mux_jump.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/mux_jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950228 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_jump " "Found entity 1: mux_jump" {  } { { "mux_jump.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/mux_jump.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenericojump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenericojump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoJUMP-comportamento " "Found design unit 1: muxGenericoJUMP-comportamento" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/muxGenericoJUMP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950229 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoJUMP " "Found entity 1: muxGenericoJUMP" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/muxGenericoJUMP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950231 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhdl" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/memoriaRAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950233 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhdl" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/memoriaRAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950234 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_de_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_de_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logica_de_desvio-arch_name " "Found design unit 1: Logica_de_desvio-arch_name" {  } { { "logica_de_desvio.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/logica_de_desvio.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logica_de_desvio " "Found entity 1: Logica_de_desvio" {  } { { "logica_de_desvio.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/logica_de_desvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_retorno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file end_retorno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 end_retorno-comportamento " "Found design unit 1: end_retorno-comportamento" {  } { { "end_retorno.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/end_retorno.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950238 ""} { "Info" "ISGN_ENTITY_NAME" "1 end_retorno " "Found entity 1: end_retorno" {  } { { "end_retorno.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/end_retorno.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950240 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950240 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador3x8-arch_name " "Found design unit 1: decodificador3x8-arch_name" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/decodificador3x8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950241 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador3x8 " "Found entity 1: decodificador3x8" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/decodificador3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950243 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-arquitetura " "Found design unit 1: cpu-arquitetura" {  } { { "cpu.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950245 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computador-arch_name " "Found design unit 1: computador-arch_name" {  } { { "computador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950247 ""} { "Info" "ISGN_ENTITY_NAME" "1 computador " "Found entity 1: computador" {  } { { "computador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631887950247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631887950247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computador " "Elaborating entity \"computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631887950336 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR computador.vhd(14) " "VHDL Signal Declaration warning at computador.vhd(14): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631887950337 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habLeituraMEM computador.vhd(21) " "VHDL Signal Declaration warning at computador.vhd(21): used implicit default value for signal \"habLeituraMEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631887950337 "|computador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK computador.vhd(26) " "VHDL Signal Declaration warning at computador.vhd(26): used implicit default value for signal \"CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631887950337 "|computador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU1\"" {  } { { "computador.vhd" "CPU1" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU1\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU1\|muxGenerico2x1:MUX1\"" {  } { { "cpu.vhd" "MUX1" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenericoJUMP cpu:CPU1\|muxGenericoJUMP:MUXJUMP " "Elaborating entity \"muxGenericoJUMP\" for hierarchy \"cpu:CPU1\|muxGenericoJUMP:MUXJUMP\"" {  } { { "cpu.vhd" "MUXJUMP" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU1\|registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU1\|registradorGenerico:REG1\"" {  } { { "cpu.vhd" "REG1" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlag cpu:CPU1\|registradorFlag:FLAG " "Elaborating entity \"registradorFlag\" for hierarchy \"cpu:CPU1\|registradorFlag:FLAG\"" {  } { { "cpu.vhd" "FLAG" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_retorno cpu:CPU1\|end_retorno:END_RETORNO " "Elaborating entity \"end_retorno\" for hierarchy \"cpu:CPU1\|end_retorno:END_RETORNO\"" {  } { { "cpu.vhd" "END_RETORNO" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU1\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU1\|registradorGenerico:PC\"" {  } { { "cpu.vhd" "PC" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub cpu:CPU1\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"cpu:CPU1\|ULASomaSub:ULA1\"" {  } { { "cpu.vhd" "ULA1" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante cpu:CPU1\|somaConstante:SOMACONSTANTE " "Elaborating entity \"somaConstante\" for hierarchy \"cpu:CPU1\|somaConstante:SOMACONSTANTE\"" {  } { { "cpu.vhd" "SOMACONSTANTE" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador cpu:CPU1\|decodificador:DECODER " "Elaborating entity \"decodificador\" for hierarchy \"cpu:CPU1\|decodificador:DECODER\"" {  } { { "cpu.vhd" "DECODER" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica_de_desvio cpu:CPU1\|Logica_de_desvio:logica_de_desvio " "Elaborating entity \"Logica_de_desvio\" for hierarchy \"cpu:CPU1\|Logica_de_desvio:logica_de_desvio\"" {  } { { "cpu.vhd" "logica_de_desvio" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/cpu.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "computador.vhd" "ROM1" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "computador.vhd" "RAM1" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador3x8 decodificador3x8:DECODIFICADO_BLOCO " "Elaborating entity \"decodificador3x8\" for hierarchy \"decodificador3x8:DECODIFICADO_BLOCO\"" {  } { { "computador.vhd" "DECODIFICADO_BLOCO" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/a7/computador.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631887950583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631887950894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 17 11:12:30 2021 " "Processing ended: Fri Sep 17 11:12:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631887950894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631887950894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631887950894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631887950894 ""}
