============================================================
LOAD COMPLEMENT
============================================================
Testing:  lcdfr %f0,%f1
Frontend: lcdfr     %f0,%f1
Assembly: lcdbr     %f6,%f7
============================================================
LOAD FPR FROM GR
============================================================
Testing:  ldgr %f0,%r1
Frontend: ldgr      %f0,%r1
Assembly: ldgr      %f7,%r5
============================================================
LOAD GR FROM FPR
============================================================
Testing:  lgdr %r0,%f1
Frontend: lgdr      %r0,%f1
Assembly: lgdr      %r5,%f7
============================================================
LOAD NEGATIVE
============================================================
Testing:  lndfr %f0,%f1
Frontend: lndfr     %f0,%f1
Assembly: lndbr     %f6,%f7
============================================================
LOAD POSITIVE
============================================================
Testing:  lpdfr %f0,%f1
Frontend: lpdfr     %f0,%f1
Assembly: lpdbr     %f6,%f7
============================================================
LOAD ZERO
============================================================
Testing:  lzer %f0
Frontend: lzer      %f0
Assembly: lzer      %f7
Testing:  lzdr %f0
Frontend: lzdr      %f0
Assembly: lzdr      %f7
============================================================
ADD
============================================================
Testing:  aebr %f0,%f1
Frontend: aebr      %f0,%f1
Assembly: aebr      %f7,%f6
Testing:  adbr %f0,%f1
Frontend: adbr      %f0,%f1
Assembly: adbr      %f7,%f6
Testing:  axbr %f0,%f1
Frontend: axbr      %f0,%f1
Assembly: axbr      %f12,%f13
============================================================
COMPARE
============================================================
Testing:  cebr %f0,%f1
Frontend: cebr      %f0,%f1
Assembly: cebr      %f7,%f6
Testing:  cdbr %f0,%f1
Frontend: cdbr      %f0,%f1
Assembly: cdbr      %f7,%f6
Testing:  cxbr %f0,%f1
Frontend: cxbr      %f0,%f1
Assembly: cxbr      %f12,%f13
============================================================
COMPARE AND SIGNAL
============================================================
Testing:  kebr %f0,%f1
Frontend: kebr      %f0,%f1
Assembly: cebr      %f7,%f6
Testing:  kdbr %f0,%f1
Frontend: kdbr      %f0,%f1
Assembly: cdbr      %f7,%f6
Testing:  kxbr %f0,%f1
Frontend: kxbr      %f0,%f1
Assembly: cxbr      %f12,%f13
============================================================
CONVERT FROM FIXED
============================================================
Testing:  cefbr %f0,%r1
Frontend: cefbr     %f0,%r1
Assembly: cefbr     %f7,%r4
Testing:  cdfbr %f0,%r1
Frontend: cdfbr     %f0,%r1
Assembly: cdfbr     %f7,%r5
Testing:  cxfbr %f0,%r1
Frontend: cxfbr     %f0,%r1
Assembly: cxfbr     %f12,%r5
Testing:  cegbr %f0,%r1
Frontend: cegbr     %f0,%r1
Assembly: cegbr     %f7,%r4
Testing:  cdgbr %f0,%r1
Frontend: cdgbr     %f0,%r1
Assembly: cdgbr     %f7,%r4
Testing:  cxgbr %f0,%r1
Frontend: cxgbr     %f0,%r1
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,0,%r1,0
Frontend: cefbr     %f0,%r1
Assembly: cefbr     %f7,%r4
Testing:  cdfbra %f0,0,%r1,0
Frontend: cdfbr     %f0,%r1
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,0,%r1,0
Frontend: cxfbr     %f0,%r1
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,0,%r1,0
Frontend: cegbr     %f0,%r1
Assembly: cegbr     %f7,%r4
Testing:  cdgbra %f0,0,%r1,0
Frontend: cdgbr     %f0,%r1
Assembly: cdgbr     %f7,%r4
Testing:  cxgbra %f0,0,%r1,0
Frontend: cxgbr     %f0,%r1
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,1,%r1,0
Frontend: cefbra    %f0,1,%r1,0
Assembly: cefbra    %f7,1,%r5,0
Testing:  cdfbra %f0,1,%r1,0
Frontend: cdfbra    %f0,1,%r1,0
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,1,%r1,0
Frontend: cxfbra    %f0,1,%r1,0
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,1,%r1,0
Frontend: cegbra    %f0,1,%r1,0
Assembly: cegbra    %f7,1,%r5,0
Testing:  cdgbra %f0,1,%r1,0
Frontend: cdgbra    %f0,1,%r1,0
Assembly: cdgbra    %f7,1,%r5,0
Testing:  cxgbra %f0,1,%r1,0
Frontend: cxgbra    %f0,1,%r1,0
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,3,%r1,0
Frontend: cefbra    %f0,3,%r1,0
Assembly: cefbra    %f7,3,%r5,0
Testing:  cdfbra %f0,3,%r1,0
Frontend: cdfbra    %f0,3,%r1,0
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,3,%r1,0
Frontend: cxfbra    %f0,3,%r1,0
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,3,%r1,0
Frontend: cegbra    %f0,3,%r1,0
Assembly: cegbra    %f7,3,%r5,0
Testing:  cdgbra %f0,3,%r1,0
Frontend: cdgbra    %f0,3,%r1,0
Assembly: cdgbra    %f7,3,%r5,0
Testing:  cxgbra %f0,3,%r1,0
Frontend: cxgbra    %f0,3,%r1,0
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,4,%r1,0
Frontend: cefbra    %f0,4,%r1,0
Assembly: cefbra    %f7,4,%r5,0
Testing:  cdfbra %f0,4,%r1,0
Frontend: cdfbra    %f0,4,%r1,0
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,4,%r1,0
Frontend: cxfbra    %f0,4,%r1,0
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,4,%r1,0
Frontend: cegbra    %f0,4,%r1,0
Assembly: cegbra    %f7,4,%r5,0
Testing:  cdgbra %f0,4,%r1,0
Frontend: cdgbra    %f0,4,%r1,0
Assembly: cdgbra    %f7,4,%r5,0
Testing:  cxgbra %f0,4,%r1,0
Frontend: cxgbra    %f0,4,%r1,0
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,5,%r1,0
Frontend: cefbra    %f0,5,%r1,0
Assembly: cefbra    %f7,5,%r5,0
Testing:  cdfbra %f0,5,%r1,0
Frontend: cdfbra    %f0,5,%r1,0
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,5,%r1,0
Frontend: cxfbra    %f0,5,%r1,0
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,5,%r1,0
Frontend: cegbra    %f0,5,%r1,0
Assembly: cegbra    %f7,5,%r5,0
Testing:  cdgbra %f0,5,%r1,0
Frontend: cdgbra    %f0,5,%r1,0
Assembly: cdgbra    %f7,5,%r5,0
Testing:  cxgbra %f0,5,%r1,0
Frontend: cxgbra    %f0,5,%r1,0
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,6,%r1,0
Frontend: cefbra    %f0,6,%r1,0
Assembly: cefbra    %f7,6,%r5,0
Testing:  cdfbra %f0,6,%r1,0
Frontend: cdfbra    %f0,6,%r1,0
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,6,%r1,0
Frontend: cxfbra    %f0,6,%r1,0
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,6,%r1,0
Frontend: cegbra    %f0,6,%r1,0
Assembly: cegbra    %f7,6,%r5,0
Testing:  cdgbra %f0,6,%r1,0
Frontend: cdgbra    %f0,6,%r1,0
Assembly: cdgbra    %f7,6,%r5,0
Testing:  cxgbra %f0,6,%r1,0
Frontend: cxgbra    %f0,6,%r1,0
Assembly: cxgbr     %f12,%r5
Testing:  cefbra %f0,7,%r1,0
Frontend: cefbra    %f0,7,%r1,0
Assembly: cefbra    %f7,7,%r5,0
Testing:  cdfbra %f0,7,%r1,0
Frontend: cdfbra    %f0,7,%r1,0
Assembly: cdfbr     %f7,%r5
Testing:  cxfbra %f0,7,%r1,0
Frontend: cxfbra    %f0,7,%r1,0
Assembly: cxfbr     %f12,%r5
Testing:  cegbra %f0,7,%r1,0
Frontend: cegbra    %f0,7,%r1,0
Assembly: cegbra    %f7,7,%r5,0
Testing:  cdgbra %f0,7,%r1,0
Frontend: cdgbra    %f0,7,%r1,0
Assembly: cdgbra    %f7,7,%r5,0
Testing:  cxgbra %f0,7,%r1,0
Frontend: cxgbra    %f0,7,%r1,0
Assembly: cxgbr     %f12,%r5
============================================================
CONVERT FROM LOGICAL
============================================================
Testing:  celfbr %f0,0,%r1,0
Frontend: celfbr    %f0,0,%r1,0
Assembly: celfbr    %f7,0,%r4,0
Testing:  cdlfbr %f0,0,%r1,0
Frontend: cdlfbr    %f0,0,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,0,%r1,0
Frontend: cxlfbr    %f0,0,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,0,%r1,0
Frontend: celgbr    %f0,0,%r1,0
Assembly: celgbr    %f7,0,%r4,0
Testing:  cdlgbr %f0,0,%r1,0
Frontend: cdlgbr    %f0,0,%r1,0
Assembly: cdlgbr    %f7,0,%r4,0
Testing:  cxlgbr %f0,0,%r1,0
Frontend: cxlgbr    %f0,0,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
Testing:  celfbr %f0,1,%r1,0
Frontend: celfbr    %f0,1,%r1,0
Assembly: celfbr    %f7,1,%r5,0
Testing:  cdlfbr %f0,1,%r1,0
Frontend: cdlfbr    %f0,1,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,1,%r1,0
Frontend: cxlfbr    %f0,1,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,1,%r1,0
Frontend: celgbr    %f0,1,%r1,0
Assembly: celgbr    %f7,1,%r5,0
Testing:  cdlgbr %f0,1,%r1,0
Frontend: cdlgbr    %f0,1,%r1,0
Assembly: cdlgbr    %f7,1,%r5,0
Testing:  cxlgbr %f0,1,%r1,0
Frontend: cxlgbr    %f0,1,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
Testing:  celfbr %f0,3,%r1,0
Frontend: celfbr    %f0,3,%r1,0
Assembly: celfbr    %f7,3,%r5,0
Testing:  cdlfbr %f0,3,%r1,0
Frontend: cdlfbr    %f0,3,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,3,%r1,0
Frontend: cxlfbr    %f0,3,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,3,%r1,0
Frontend: celgbr    %f0,3,%r1,0
Assembly: celgbr    %f7,3,%r5,0
Testing:  cdlgbr %f0,3,%r1,0
Frontend: cdlgbr    %f0,3,%r1,0
Assembly: cdlgbr    %f7,3,%r5,0
Testing:  cxlgbr %f0,3,%r1,0
Frontend: cxlgbr    %f0,3,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
Testing:  celfbr %f0,4,%r1,0
Frontend: celfbr    %f0,4,%r1,0
Assembly: celfbr    %f7,4,%r5,0
Testing:  cdlfbr %f0,4,%r1,0
Frontend: cdlfbr    %f0,4,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,4,%r1,0
Frontend: cxlfbr    %f0,4,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,4,%r1,0
Frontend: celgbr    %f0,4,%r1,0
Assembly: celgbr    %f7,4,%r5,0
Testing:  cdlgbr %f0,4,%r1,0
Frontend: cdlgbr    %f0,4,%r1,0
Assembly: cdlgbr    %f7,4,%r5,0
Testing:  cxlgbr %f0,4,%r1,0
Frontend: cxlgbr    %f0,4,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
Testing:  celfbr %f0,5,%r1,0
Frontend: celfbr    %f0,5,%r1,0
Assembly: celfbr    %f7,5,%r5,0
Testing:  cdlfbr %f0,5,%r1,0
Frontend: cdlfbr    %f0,5,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,5,%r1,0
Frontend: cxlfbr    %f0,5,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,5,%r1,0
Frontend: celgbr    %f0,5,%r1,0
Assembly: celgbr    %f7,5,%r5,0
Testing:  cdlgbr %f0,5,%r1,0
Frontend: cdlgbr    %f0,5,%r1,0
Assembly: cdlgbr    %f7,5,%r5,0
Testing:  cxlgbr %f0,5,%r1,0
Frontend: cxlgbr    %f0,5,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
Testing:  celfbr %f0,6,%r1,0
Frontend: celfbr    %f0,6,%r1,0
Assembly: celfbr    %f7,6,%r5,0
Testing:  cdlfbr %f0,6,%r1,0
Frontend: cdlfbr    %f0,6,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,6,%r1,0
Frontend: cxlfbr    %f0,6,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,6,%r1,0
Frontend: celgbr    %f0,6,%r1,0
Assembly: celgbr    %f7,6,%r5,0
Testing:  cdlgbr %f0,6,%r1,0
Frontend: cdlgbr    %f0,6,%r1,0
Assembly: cdlgbr    %f7,6,%r5,0
Testing:  cxlgbr %f0,6,%r1,0
Frontend: cxlgbr    %f0,6,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
Testing:  celfbr %f0,7,%r1,0
Frontend: celfbr    %f0,7,%r1,0
Assembly: celfbr    %f7,7,%r5,0
Testing:  cdlfbr %f0,7,%r1,0
Frontend: cdlfbr    %f0,7,%r1,0
Assembly: cdlfbr    %f7,4,%r5,0
Testing:  cxlfbr %f0,7,%r1,0
Frontend: cxlfbr    %f0,7,%r1,0
Assembly: cxlfbr    %f12,4,%r5,0
Testing:  celgbr %f0,7,%r1,0
Frontend: celgbr    %f0,7,%r1,0
Assembly: celgbr    %f7,7,%r5,0
Testing:  cdlgbr %f0,7,%r1,0
Frontend: cdlgbr    %f0,7,%r1,0
Assembly: cdlgbr    %f7,7,%r5,0
Testing:  cxlgbr %f0,7,%r1,0
Frontend: cxlgbr    %f0,7,%r1,0
Assembly: cxlgbr    %f12,4,%r5,0
============================================================
CONVERT TO FIXED
============================================================
Testing:  cfebr %r0,0,%f1
Frontend: cfebr     %r0,0,%f1
Assembly: cfebr     %r5,0,%f7
Testing:  cfdbr %r0,0,%f1
Frontend: cfdbr     %r0,0,%f1
Assembly: cfdbr     %r5,0,%f7
Testing:  cfxbr %r0,0,%f1
Frontend: cfxbr     %r0,0,%f1
Assembly: cfxbr     %r5,0,%f13
Testing:  cgebr %r0,0,%f1
Frontend: cgebr     %r0,0,%f1
Assembly: cgebr     %r5,0,%f7
Testing:  cgdbr %r0,0,%f1
Frontend: cgdbr     %r0,0,%f1
Assembly: cgdbr     %r5,0,%f7
Testing:  cgxbr %r0,0,%f1
Frontend: cgxbr     %r0,0,%f1
Assembly: cgxbr     %r5,0,%f13
Testing:  cfebr %r0,1,%f1
Frontend: cfebr     %r0,1,%f1
Assembly: cfebr     %r5,1,%f7
Testing:  cfdbr %r0,1,%f1
Frontend: cfdbr     %r0,1,%f1
Assembly: cfdbr     %r5,1,%f7
Testing:  cfxbr %r0,1,%f1
Frontend: cfxbr     %r0,1,%f1
Assembly: cfxbr     %r5,1,%f13
Testing:  cgebr %r0,1,%f1
Frontend: cgebr     %r0,1,%f1
Assembly: cgebr     %r5,1,%f7
Testing:  cgdbr %r0,1,%f1
Frontend: cgdbr     %r0,1,%f1
Assembly: cgdbr     %r5,1,%f7
Testing:  cgxbr %r0,1,%f1
Frontend: cgxbr     %r0,1,%f1
Assembly: cgxbr     %r5,1,%f13
Testing:  cfebr %r0,3,%f1
Frontend: cfebr     %r0,3,%f1
Assembly: cfebr     %r5,3,%f7
Testing:  cfdbr %r0,3,%f1
Frontend: cfdbr     %r0,3,%f1
Assembly: cfdbr     %r5,3,%f7
Testing:  cfxbr %r0,3,%f1
Frontend: cfxbr     %r0,3,%f1
Assembly: cfxbr     %r5,3,%f13
Testing:  cgebr %r0,3,%f1
Frontend: cgebr     %r0,3,%f1
Assembly: cgebr     %r5,3,%f7
Testing:  cgdbr %r0,3,%f1
Frontend: cgdbr     %r0,3,%f1
Assembly: cgdbr     %r5,3,%f7
Testing:  cgxbr %r0,3,%f1
Frontend: cgxbr     %r0,3,%f1
Assembly: cgxbr     %r5,3,%f13
Testing:  cfebr %r0,4,%f1
Frontend: cfebr     %r0,4,%f1
Assembly: cfebr     %r5,4,%f7
Testing:  cfdbr %r0,4,%f1
Frontend: cfdbr     %r0,4,%f1
Assembly: cfdbr     %r5,4,%f7
Testing:  cfxbr %r0,4,%f1
Frontend: cfxbr     %r0,4,%f1
Assembly: cfxbr     %r5,4,%f13
Testing:  cgebr %r0,4,%f1
Frontend: cgebr     %r0,4,%f1
Assembly: cgebr     %r5,4,%f7
Testing:  cgdbr %r0,4,%f1
Frontend: cgdbr     %r0,4,%f1
Assembly: cgdbr     %r5,4,%f7
Testing:  cgxbr %r0,4,%f1
Frontend: cgxbr     %r0,4,%f1
Assembly: cgxbr     %r5,4,%f13
Testing:  cfebr %r0,5,%f1
Frontend: cfebr     %r0,5,%f1
Assembly: cfebr     %r5,5,%f7
Testing:  cfdbr %r0,5,%f1
Frontend: cfdbr     %r0,5,%f1
Assembly: cfdbr     %r5,5,%f7
Testing:  cfxbr %r0,5,%f1
Frontend: cfxbr     %r0,5,%f1
Assembly: cfxbr     %r5,5,%f13
Testing:  cgebr %r0,5,%f1
Frontend: cgebr     %r0,5,%f1
Assembly: cgebr     %r5,5,%f7
Testing:  cgdbr %r0,5,%f1
Frontend: cgdbr     %r0,5,%f1
Assembly: cgdbr     %r5,5,%f7
Testing:  cgxbr %r0,5,%f1
Frontend: cgxbr     %r0,5,%f1
Assembly: cgxbr     %r5,5,%f13
Testing:  cfebr %r0,6,%f1
Frontend: cfebr     %r0,6,%f1
Assembly: cfebr     %r5,6,%f7
Testing:  cfdbr %r0,6,%f1
Frontend: cfdbr     %r0,6,%f1
Assembly: cfdbr     %r5,6,%f7
Testing:  cfxbr %r0,6,%f1
Frontend: cfxbr     %r0,6,%f1
Assembly: cfxbr     %r5,6,%f13
Testing:  cgebr %r0,6,%f1
Frontend: cgebr     %r0,6,%f1
Assembly: cgebr     %r5,6,%f7
Testing:  cgdbr %r0,6,%f1
Frontend: cgdbr     %r0,6,%f1
Assembly: cgdbr     %r5,6,%f7
Testing:  cgxbr %r0,6,%f1
Frontend: cgxbr     %r0,6,%f1
Assembly: cgxbr     %r5,6,%f13
Testing:  cfebr %r0,7,%f1
Frontend: cfebr     %r0,7,%f1
Assembly: cfebr     %r5,7,%f7
Testing:  cfdbr %r0,7,%f1
Frontend: cfdbr     %r0,7,%f1
Assembly: cfdbr     %r5,7,%f7
Testing:  cfxbr %r0,7,%f1
Frontend: cfxbr     %r0,7,%f1
Assembly: cfxbr     %r5,7,%f13
Testing:  cgebr %r0,7,%f1
Frontend: cgebr     %r0,7,%f1
Assembly: cgebr     %r5,7,%f7
Testing:  cgdbr %r0,7,%f1
Frontend: cgdbr     %r0,7,%f1
Assembly: cgdbr     %r5,7,%f7
Testing:  cgxbr %r0,7,%f1
Frontend: cgxbr     %r0,7,%f1
Assembly: cgxbr     %r5,7,%f13
Testing:  cfebra %r0,0,%f1,0
Frontend: cfebr     %r0,0,%f1
Assembly: cfebr     %r5,0,%f7
Testing:  cfdbra %r0,0,%f1,0
Frontend: cfdbr     %r0,0,%f1
Assembly: cfdbr     %r5,0,%f7
Testing:  cfxbra %r0,0,%f1,0
Frontend: cfxbr     %r0,0,%f1
Assembly: cfxbr     %r5,0,%f13
Testing:  cgebra %r0,0,%f1,0
Frontend: cgebr     %r0,0,%f1
Assembly: cgebr     %r5,0,%f7
Testing:  cgdbra %r0,0,%f1,0
Frontend: cgdbr     %r0,0,%f1
Assembly: cgdbr     %r5,0,%f7
Testing:  cgxbra %r0,0,%f1,0
Frontend: cgxbr     %r0,0,%f1
Assembly: cgxbr     %r5,0,%f13
Testing:  cfebra %r0,1,%f1,0
Frontend: cfebr     %r0,1,%f1
Assembly: cfebr     %r5,1,%f7
Testing:  cfdbra %r0,1,%f1,0
Frontend: cfdbr     %r0,1,%f1
Assembly: cfdbr     %r5,1,%f7
Testing:  cfxbra %r0,1,%f1,0
Frontend: cfxbr     %r0,1,%f1
Assembly: cfxbr     %r5,1,%f13
Testing:  cgebra %r0,1,%f1,0
Frontend: cgebr     %r0,1,%f1
Assembly: cgebr     %r5,1,%f7
Testing:  cgdbra %r0,1,%f1,0
Frontend: cgdbr     %r0,1,%f1
Assembly: cgdbr     %r5,1,%f7
Testing:  cgxbra %r0,1,%f1,0
Frontend: cgxbr     %r0,1,%f1
Assembly: cgxbr     %r5,1,%f13
Testing:  cfebra %r0,3,%f1,0
Frontend: cfebr     %r0,3,%f1
Assembly: cfebr     %r5,3,%f7
Testing:  cfdbra %r0,3,%f1,0
Frontend: cfdbr     %r0,3,%f1
Assembly: cfdbr     %r5,3,%f7
Testing:  cfxbra %r0,3,%f1,0
Frontend: cfxbr     %r0,3,%f1
Assembly: cfxbr     %r5,3,%f13
Testing:  cgebra %r0,3,%f1,0
Frontend: cgebr     %r0,3,%f1
Assembly: cgebr     %r5,3,%f7
Testing:  cgdbra %r0,3,%f1,0
Frontend: cgdbr     %r0,3,%f1
Assembly: cgdbr     %r5,3,%f7
Testing:  cgxbra %r0,3,%f1,0
Frontend: cgxbr     %r0,3,%f1
Assembly: cgxbr     %r5,3,%f13
Testing:  cfebra %r0,4,%f1,0
Frontend: cfebr     %r0,4,%f1
Assembly: cfebr     %r5,4,%f7
Testing:  cfdbra %r0,4,%f1,0
Frontend: cfdbr     %r0,4,%f1
Assembly: cfdbr     %r5,4,%f7
Testing:  cfxbra %r0,4,%f1,0
Frontend: cfxbr     %r0,4,%f1
Assembly: cfxbr     %r5,4,%f13
Testing:  cgebra %r0,4,%f1,0
Frontend: cgebr     %r0,4,%f1
Assembly: cgebr     %r5,4,%f7
Testing:  cgdbra %r0,4,%f1,0
Frontend: cgdbr     %r0,4,%f1
Assembly: cgdbr     %r5,4,%f7
Testing:  cgxbra %r0,4,%f1,0
Frontend: cgxbr     %r0,4,%f1
Assembly: cgxbr     %r5,4,%f13
Testing:  cfebra %r0,5,%f1,0
Frontend: cfebr     %r0,5,%f1
Assembly: cfebr     %r5,5,%f7
Testing:  cfdbra %r0,5,%f1,0
Frontend: cfdbr     %r0,5,%f1
Assembly: cfdbr     %r5,5,%f7
Testing:  cfxbra %r0,5,%f1,0
Frontend: cfxbr     %r0,5,%f1
Assembly: cfxbr     %r5,5,%f13
Testing:  cgebra %r0,5,%f1,0
Frontend: cgebr     %r0,5,%f1
Assembly: cgebr     %r5,5,%f7
Testing:  cgdbra %r0,5,%f1,0
Frontend: cgdbr     %r0,5,%f1
Assembly: cgdbr     %r5,5,%f7
Testing:  cgxbra %r0,5,%f1,0
Frontend: cgxbr     %r0,5,%f1
Assembly: cgxbr     %r5,5,%f13
Testing:  cfebra %r0,6,%f1,0
Frontend: cfebr     %r0,6,%f1
Assembly: cfebr     %r5,6,%f7
Testing:  cfdbra %r0,6,%f1,0
Frontend: cfdbr     %r0,6,%f1
Assembly: cfdbr     %r5,6,%f7
Testing:  cfxbra %r0,6,%f1,0
Frontend: cfxbr     %r0,6,%f1
Assembly: cfxbr     %r5,6,%f13
Testing:  cgebra %r0,6,%f1,0
Frontend: cgebr     %r0,6,%f1
Assembly: cgebr     %r5,6,%f7
Testing:  cgdbra %r0,6,%f1,0
Frontend: cgdbr     %r0,6,%f1
Assembly: cgdbr     %r5,6,%f7
Testing:  cgxbra %r0,6,%f1,0
Frontend: cgxbr     %r0,6,%f1
Assembly: cgxbr     %r5,6,%f13
Testing:  cfebra %r0,7,%f1,0
Frontend: cfebr     %r0,7,%f1
Assembly: cfebr     %r5,7,%f7
Testing:  cfdbra %r0,7,%f1,0
Frontend: cfdbr     %r0,7,%f1
Assembly: cfdbr     %r5,7,%f7
Testing:  cfxbra %r0,7,%f1,0
Frontend: cfxbr     %r0,7,%f1
Assembly: cfxbr     %r5,7,%f13
Testing:  cgebra %r0,7,%f1,0
Frontend: cgebr     %r0,7,%f1
Assembly: cgebr     %r5,7,%f7
Testing:  cgdbra %r0,7,%f1,0
Frontend: cgdbr     %r0,7,%f1
Assembly: cgdbr     %r5,7,%f7
Testing:  cgxbra %r0,7,%f1,0
Frontend: cgxbr     %r0,7,%f1
Assembly: cgxbr     %r5,7,%f13
============================================================
CONVERT TO LOGICAL
============================================================
Testing:  clfebr %r0,0,%f1,0
Frontend: clfebr    %r0,0,%f1,0
Assembly: clfebr    %r5,0,%f7,0
Testing:  clfdbr %r0,0,%f1,0
Frontend: clfdbr    %r0,0,%f1,0
Assembly: clfdbr    %r5,0,%f7,0
Testing:  clfxbr %r0,0,%f1,0
Frontend: clfxbr    %r0,0,%f1,0
Assembly: clfxbr    %r5,0,%f13,0
Testing:  clgebr %r0,0,%f1,0
Frontend: clgebr    %r0,0,%f1,0
Assembly: clgebr    %r5,0,%f7,0
Testing:  clgdbr %r0,0,%f1,0
Frontend: clgdbr    %r0,0,%f1,0
Assembly: clgdbr    %r5,0,%f7,0
Testing:  clgxbr %r0,0,%f1,0
Frontend: clgxbr    %r0,0,%f1,0
Assembly: clgxbr    %r5,0,%f13,0
Testing:  clfebr %r0,1,%f1,0
Frontend: clfebr    %r0,1,%f1,0
Assembly: clfebr    %r5,1,%f7,0
Testing:  clfdbr %r0,1,%f1,0
Frontend: clfdbr    %r0,1,%f1,0
Assembly: clfdbr    %r5,1,%f7,0
Testing:  clfxbr %r0,1,%f1,0
Frontend: clfxbr    %r0,1,%f1,0
Assembly: clfxbr    %r5,1,%f13,0
Testing:  clgebr %r0,1,%f1,0
Frontend: clgebr    %r0,1,%f1,0
Assembly: clgebr    %r5,1,%f7,0
Testing:  clgdbr %r0,1,%f1,0
Frontend: clgdbr    %r0,1,%f1,0
Assembly: clgdbr    %r5,1,%f7,0
Testing:  clgxbr %r0,1,%f1,0
Frontend: clgxbr    %r0,1,%f1,0
Assembly: clgxbr    %r5,1,%f13,0
Testing:  clfebr %r0,3,%f1,0
Frontend: clfebr    %r0,3,%f1,0
Assembly: clfebr    %r5,3,%f7,0
Testing:  clfdbr %r0,3,%f1,0
Frontend: clfdbr    %r0,3,%f1,0
Assembly: clfdbr    %r5,3,%f7,0
Testing:  clfxbr %r0,3,%f1,0
Frontend: clfxbr    %r0,3,%f1,0
Assembly: clfxbr    %r5,3,%f13,0
Testing:  clgebr %r0,3,%f1,0
Frontend: clgebr    %r0,3,%f1,0
Assembly: clgebr    %r5,3,%f7,0
Testing:  clgdbr %r0,3,%f1,0
Frontend: clgdbr    %r0,3,%f1,0
Assembly: clgdbr    %r5,3,%f7,0
Testing:  clgxbr %r0,3,%f1,0
Frontend: clgxbr    %r0,3,%f1,0
Assembly: clgxbr    %r5,3,%f13,0
Testing:  clfebr %r0,4,%f1,0
Frontend: clfebr    %r0,4,%f1,0
Assembly: clfebr    %r5,4,%f7,0
Testing:  clfdbr %r0,4,%f1,0
Frontend: clfdbr    %r0,4,%f1,0
Assembly: clfdbr    %r5,4,%f7,0
Testing:  clfxbr %r0,4,%f1,0
Frontend: clfxbr    %r0,4,%f1,0
Assembly: clfxbr    %r5,4,%f13,0
Testing:  clgebr %r0,4,%f1,0
Frontend: clgebr    %r0,4,%f1,0
Assembly: clgebr    %r5,4,%f7,0
Testing:  clgdbr %r0,4,%f1,0
Frontend: clgdbr    %r0,4,%f1,0
Assembly: clgdbr    %r5,4,%f7,0
Testing:  clgxbr %r0,4,%f1,0
Frontend: clgxbr    %r0,4,%f1,0
Assembly: clgxbr    %r5,4,%f13,0
Testing:  clfebr %r0,5,%f1,0
Frontend: clfebr    %r0,5,%f1,0
Assembly: clfebr    %r5,5,%f7,0
Testing:  clfdbr %r0,5,%f1,0
Frontend: clfdbr    %r0,5,%f1,0
Assembly: clfdbr    %r5,5,%f7,0
Testing:  clfxbr %r0,5,%f1,0
Frontend: clfxbr    %r0,5,%f1,0
Assembly: clfxbr    %r5,5,%f13,0
Testing:  clgebr %r0,5,%f1,0
Frontend: clgebr    %r0,5,%f1,0
Assembly: clgebr    %r5,5,%f7,0
Testing:  clgdbr %r0,5,%f1,0
Frontend: clgdbr    %r0,5,%f1,0
Assembly: clgdbr    %r5,5,%f7,0
Testing:  clgxbr %r0,5,%f1,0
Frontend: clgxbr    %r0,5,%f1,0
Assembly: clgxbr    %r5,5,%f13,0
Testing:  clfebr %r0,6,%f1,0
Frontend: clfebr    %r0,6,%f1,0
Assembly: clfebr    %r5,6,%f7,0
Testing:  clfdbr %r0,6,%f1,0
Frontend: clfdbr    %r0,6,%f1,0
Assembly: clfdbr    %r5,6,%f7,0
Testing:  clfxbr %r0,6,%f1,0
Frontend: clfxbr    %r0,6,%f1,0
Assembly: clfxbr    %r5,6,%f13,0
Testing:  clgebr %r0,6,%f1,0
Frontend: clgebr    %r0,6,%f1,0
Assembly: clgebr    %r5,6,%f7,0
Testing:  clgdbr %r0,6,%f1,0
Frontend: clgdbr    %r0,6,%f1,0
Assembly: clgdbr    %r5,6,%f7,0
Testing:  clgxbr %r0,6,%f1,0
Frontend: clgxbr    %r0,6,%f1,0
Assembly: clgxbr    %r5,6,%f13,0
Testing:  clfebr %r0,7,%f1,0
Frontend: clfebr    %r0,7,%f1,0
Assembly: clfebr    %r5,7,%f7,0
Testing:  clfdbr %r0,7,%f1,0
Frontend: clfdbr    %r0,7,%f1,0
Assembly: clfdbr    %r5,7,%f7,0
Testing:  clfxbr %r0,7,%f1,0
Frontend: clfxbr    %r0,7,%f1,0
Assembly: clfxbr    %r5,7,%f13,0
Testing:  clgebr %r0,7,%f1,0
Frontend: clgebr    %r0,7,%f1,0
Assembly: clgebr    %r5,7,%f7,0
Testing:  clgdbr %r0,7,%f1,0
Frontend: clgdbr    %r0,7,%f1,0
Assembly: clgdbr    %r5,7,%f7,0
Testing:  clgxbr %r0,7,%f1,0
Frontend: clgxbr    %r0,7,%f1,0
Assembly: clgxbr    %r5,7,%f13,0
============================================================
DIVIDE
============================================================
Testing:  debr %f0,%f1
Frontend: debr      %f0,%f1
Assembly: debr      %f7,%f6
Testing:  ddbr %f0,%f1
Frontend: ddbr      %f0,%f1
Assembly: ddbr      %f7,%f6
Testing:  dxbr %f0,%f1
Frontend: dxbr      %f0,%f1
Assembly: dxbr      %f12,%f13
============================================================
LOAD COMPLEMENT
============================================================
Testing:  lcebr %f0,%f1
Frontend: lcebr     %f0,%f1
Assembly: lcebr     %f6,%f7
Testing:  lcdbr %f0,%f1
Frontend: lcdbr     %f0,%f1
Assembly: lcdbr     %f6,%f7
Testing:  lcxbr %f0,%f1
Frontend: lcxbr     %f0,%f1
Assembly: lcxbr     %f12,%f13
============================================================
LOAD FP INTEGER
============================================================
Testing:  fiebr %f0,0,%f1
Frontend: fiebr     %f0,0,%f1
Assembly: fiebr     %f6,0,%f7
Testing:  fidbr %f0,0,%f1
Frontend: fidbr     %f0,0,%f1
Assembly: fidbr     %f6,0,%f7
Testing:  fixbr %f0,0,%f1
Frontend: fixbr     %f0,0,%f1
Assembly: fixbr     %f0,0,%f4
Testing:  fiebr %f0,1,%f1
Frontend: fiebr     %f0,1,%f1
Assembly: fiebr     %f6,1,%f7
Testing:  fidbr %f0,1,%f1
Frontend: fidbr     %f0,1,%f1
Assembly: fidbr     %f6,1,%f7
Testing:  fixbr %f0,1,%f1
Frontend: fixbr     %f0,1,%f1
Assembly: fixbr     %f0,1,%f4
Testing:  fiebr %f0,3,%f1
Frontend: fiebr     %f0,3,%f1
Assembly: fiebr     %f6,3,%f7
Testing:  fidbr %f0,3,%f1
Frontend: fidbr     %f0,3,%f1
Assembly: fidbr     %f6,3,%f7
Testing:  fixbr %f0,3,%f1
Frontend: fixbr     %f0,3,%f1
Assembly: fixbr     %f0,3,%f4
Testing:  fiebr %f0,4,%f1
Frontend: fiebr     %f0,4,%f1
Assembly: fiebr     %f6,4,%f7
Testing:  fidbr %f0,4,%f1
Frontend: fidbr     %f0,4,%f1
Assembly: fidbr     %f6,4,%f7
Testing:  fixbr %f0,4,%f1
Frontend: fixbr     %f0,4,%f1
Assembly: fixbr     %f0,4,%f4
Testing:  fiebr %f0,5,%f1
Frontend: fiebr     %f0,5,%f1
Assembly: fiebr     %f6,5,%f7
Testing:  fidbr %f0,5,%f1
Frontend: fidbr     %f0,5,%f1
Assembly: fidbr     %f6,5,%f7
Testing:  fixbr %f0,5,%f1
Frontend: fixbr     %f0,5,%f1
Assembly: fixbr     %f0,5,%f4
Testing:  fiebr %f0,6,%f1
Frontend: fiebr     %f0,6,%f1
Assembly: fiebr     %f6,6,%f7
Testing:  fidbr %f0,6,%f1
Frontend: fidbr     %f0,6,%f1
Assembly: fidbr     %f6,6,%f7
Testing:  fixbr %f0,6,%f1
Frontend: fixbr     %f0,6,%f1
Assembly: fixbr     %f0,6,%f4
Testing:  fiebr %f0,7,%f1
Frontend: fiebr     %f0,7,%f1
Assembly: fiebr     %f6,7,%f7
Testing:  fidbr %f0,7,%f1
Frontend: fidbr     %f0,7,%f1
Assembly: fidbr     %f6,7,%f7
Testing:  fixbr %f0,7,%f1
Frontend: fixbr     %f0,7,%f1
Assembly: fixbr     %f0,7,%f4
Testing:  fiebra %f0,0,%f1,0
Frontend: fiebr     %f0,0,%f1
Assembly: fiebr     %f6,0,%f7
Testing:  fidbra %f0,0,%f1,0
Frontend: fidbr     %f0,0,%f1
Assembly: fidbr     %f6,0,%f7
Testing:  fixbra %f0,0,%f1,0
Frontend: fixbr     %f0,0,%f1
Assembly: fixbr     %f0,0,%f4
Testing:  fiebra %f0,1,%f1,0
Frontend: fiebr     %f0,1,%f1
Assembly: fiebr     %f6,1,%f7
Testing:  fidbra %f0,1,%f1,0
Frontend: fidbr     %f0,1,%f1
Assembly: fidbr     %f6,1,%f7
Testing:  fixbra %f0,1,%f1,0
Frontend: fixbr     %f0,1,%f1
Assembly: fixbr     %f0,1,%f4
Testing:  fiebra %f0,3,%f1,0
Frontend: fiebr     %f0,3,%f1
Assembly: fiebr     %f6,3,%f7
Testing:  fidbra %f0,3,%f1,0
Frontend: fidbr     %f0,3,%f1
Assembly: fidbr     %f6,3,%f7
Testing:  fixbra %f0,3,%f1,0
Frontend: fixbr     %f0,3,%f1
Assembly: fixbr     %f0,3,%f4
Testing:  fiebra %f0,4,%f1,0
Frontend: fiebr     %f0,4,%f1
Assembly: fiebr     %f6,4,%f7
Testing:  fidbra %f0,4,%f1,0
Frontend: fidbr     %f0,4,%f1
Assembly: fidbr     %f6,4,%f7
Testing:  fixbra %f0,4,%f1,0
Frontend: fixbr     %f0,4,%f1
Assembly: fixbr     %f0,4,%f4
Testing:  fiebra %f0,5,%f1,0
Frontend: fiebr     %f0,5,%f1
Assembly: fiebr     %f6,5,%f7
Testing:  fidbra %f0,5,%f1,0
Frontend: fidbr     %f0,5,%f1
Assembly: fidbr     %f6,5,%f7
Testing:  fixbra %f0,5,%f1,0
Frontend: fixbr     %f0,5,%f1
Assembly: fixbr     %f0,5,%f4
Testing:  fiebra %f0,6,%f1,0
Frontend: fiebr     %f0,6,%f1
Assembly: fiebr     %f6,6,%f7
Testing:  fidbra %f0,6,%f1,0
Frontend: fidbr     %f0,6,%f1
Assembly: fidbr     %f6,6,%f7
Testing:  fixbra %f0,6,%f1,0
Frontend: fixbr     %f0,6,%f1
Assembly: fixbr     %f0,6,%f4
Testing:  fiebra %f0,7,%f1,0
Frontend: fiebr     %f0,7,%f1
Assembly: fiebr     %f6,7,%f7
Testing:  fidbra %f0,7,%f1,0
Frontend: fidbr     %f0,7,%f1
Assembly: fidbr     %f6,7,%f7
Testing:  fixbra %f0,7,%f1,0
Frontend: fixbr     %f0,7,%f1
Assembly: fixbr     %f0,7,%f4
============================================================
LOAD LENGTHENED
============================================================
Testing:  ldebr %f0,%f1
Frontend: ldebr     %f0,%f1
Assembly: ldebr     %f6,%f7
Testing:  lxdbr %f0,%f1
Frontend: lxdbr     %f0,%f1
Assembly: lxdbr     %f12,%f7
Testing:  lxebr %f0,%f1
Frontend: lxebr     %f0,%f1
Assembly: lxebr     %f12,%f7
============================================================
LOAD NEGATIVE
============================================================
Testing:  lnebr %f0,%f1
Frontend: lnebr     %f0,%f1
Assembly: lnebr     %f6,%f7
Testing:  lndbr %f0,%f1
Frontend: lndbr     %f0,%f1
Assembly: lndbr     %f6,%f7
============================================================
LOAD POSITIVE
============================================================
Testing:  lpebr %f0,%f1
Frontend: lpebr     %f0,%f1
Assembly: lpebr     %f6,%f7
Testing:  lpdbr %f0,%f1
Frontend: lpdbr     %f0,%f1
Assembly: lpdbr     %f6,%f7
Testing:  lpxbr %f0,%f1
Frontend: lpxbr     %f0,%f1
Assembly: lpxbr     %f12,%f13
============================================================
LOAD ROUNDED
============================================================
Testing:  ledbr %f0,%f1
Frontend: ledbr     %f0,%f1
Assembly: ledbr     %f6,%f7
Testing:  ldxbr %f0,%f1
Frontend: ldxbr     %f0,%f1
Assembly: ldxbr     %f12,%f13
Testing:  lexbr %f0,%f1
Frontend: lexbr     %f0,%f1
Assembly: lexbr     %f12,%f13
Testing:  ledbra %f0,0,%f1,0
Frontend: ledbr     %f0,%f1
Assembly: ledbr     %f6,%f7
Testing:  ldxbra %f0,0,%f1,0
Frontend: ldxbr     %f0,%f1
Assembly: ldxbr     %f12,%f13
Testing:  lexbra %f0,0,%f1,0
Frontend: lexbr     %f0,%f1
Assembly: lexbr     %f12,%f13
Testing:  ledbra %f0,1,%f1,0
Frontend: ledbra    %f0,1,%f1,0
Assembly: ledbra    %f6,1,%f7,0
Testing:  ldxbra %f0,1,%f1,0
Frontend: ldxbra    %f0,1,%f1,0
Assembly: ldxbra    %f12,1,%f13,0
Testing:  lexbra %f0,1,%f1,0
Frontend: lexbra    %f0,1,%f1,0
Assembly: lexbra    %f12,1,%f13,0
Testing:  ledbra %f0,3,%f1,0
Frontend: ledbra    %f0,3,%f1,0
Assembly: ledbra    %f6,3,%f7,0
Testing:  ldxbra %f0,3,%f1,0
Frontend: ldxbra    %f0,3,%f1,0
Assembly: ldxbra    %f12,3,%f13,0
Testing:  lexbra %f0,3,%f1,0
Frontend: lexbra    %f0,3,%f1,0
Assembly: lexbra    %f12,3,%f13,0
Testing:  ledbra %f0,4,%f1,0
Frontend: ledbra    %f0,4,%f1,0
Assembly: ledbra    %f6,4,%f7,0
Testing:  ldxbra %f0,4,%f1,0
Frontend: ldxbra    %f0,4,%f1,0
Assembly: ldxbra    %f12,4,%f13,0
Testing:  lexbra %f0,4,%f1,0
Frontend: lexbra    %f0,4,%f1,0
Assembly: lexbra    %f12,4,%f13,0
Testing:  ledbra %f0,5,%f1,0
Frontend: ledbra    %f0,5,%f1,0
Assembly: ledbra    %f6,5,%f7,0
Testing:  ldxbra %f0,5,%f1,0
Frontend: ldxbra    %f0,5,%f1,0
Assembly: ldxbra    %f12,5,%f13,0
Testing:  lexbra %f0,5,%f1,0
Frontend: lexbra    %f0,5,%f1,0
Assembly: lexbra    %f12,5,%f13,0
Testing:  ledbra %f0,6,%f1,0
Frontend: ledbra    %f0,6,%f1,0
Assembly: ledbra    %f6,6,%f7,0
Testing:  ldxbra %f0,6,%f1,0
Frontend: ldxbra    %f0,6,%f1,0
Assembly: ldxbra    %f12,6,%f13,0
Testing:  lexbra %f0,6,%f1,0
Frontend: lexbra    %f0,6,%f1,0
Assembly: lexbra    %f12,6,%f13,0
Testing:  ledbra %f0,7,%f1,0
Frontend: ledbra    %f0,7,%f1,0
Assembly: ledbra    %f6,7,%f7,0
Testing:  ldxbra %f0,7,%f1,0
Frontend: ldxbra    %f0,7,%f1,0
Assembly: ldxbra    %f12,7,%f13,0
Testing:  lexbra %f0,7,%f1,0
Frontend: lexbra    %f0,7,%f1,0
Assembly: lexbra    %f12,7,%f13,0
============================================================
MULTIPLY
============================================================
Testing:  meebr %f0,%f1
Frontend: meebr     %f0,%f1
Assembly: meebr     %f7,%f6
Testing:  mdbr  %f0,%f1
Frontend: mdbr      %f0,%f1
Assembly: mdbr      %f7,%f6
Testing:  mxbr  %f0,%f1
Frontend: mxbr      %f0,%f1
Assembly: mxbr      %f12,%f13
============================================================
MULTIPLY AND ADD
============================================================
Testing:  maebr %f0,%f1,%f2
Frontend: maebr     %f0,%f1,%f2
Assembly: maebr     %f5,%f7,%f6
Testing:  madbr %f0,%f1,%f2
Frontend: madbr     %f0,%f1,%f2
Assembly: madbr     %f5,%f7,%f6
============================================================
MULTIPLY AND SUBTRACT
============================================================
Testing:  msebr %f0,%f1,%f2
Frontend: msebr     %f0,%f1,%f2
Assembly: msebr     %f5,%f7,%f6
Testing:  msdbr %f0,%f1,%f2
Frontend: msdbr     %f0,%f1,%f2
Assembly: msdbr     %f5,%f7,%f6
============================================================
SQUARE ROOT
============================================================
Testing:  sqebr %f0,%f1
Frontend: sqebr     %f0,%f1
Assembly: sqebr     %f6,%f7
Testing:  sqdbr %f0,%f1
Frontend: sqdbr     %f0,%f1
Assembly: sqdbr     %f6,%f7
Testing:  sqxbr %f0,%f1
Frontend: sqxbr     %f0,%f1
Assembly: sqxbr     %f12,%f13
============================================================
SUBTRACT
============================================================
Testing:  sebr %f0,%f1
Frontend: sebr      %f0,%f1
Assembly: sebr      %f7,%f6
Testing:  sdbr %f0,%f1
Frontend: sdbr      %f0,%f1
Assembly: sdbr      %f7,%f6
Testing:  sxbr %f0,%f1
Frontend: sxbr      %f0,%f1
Assembly: sxbr      %f12,%f13
