/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : bn1_wf_mib_top.h
//[Revision time]   : Mon Oct 30 22:54:23 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __BN1_WF_MIB_TOP_REGS_H__
#define __BN1_WF_MIB_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define BN1_WF_MIB_TOP_BASE                                    0x820fd000u

#define BN1_WF_MIB_TOP_M0SCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x000u) 
#define BN1_WF_MIB_TOP_M0SCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x004u) 
#define BN1_WF_MIB_TOP_M0SCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x008u) 
#define BN1_WF_MIB_TOP_CTCR_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x010u) 
#define BN1_WF_MIB_TOP_MCR_ADDR                                (BN1_WF_MIB_TOP_BASE + 0x01Cu) 
#define BN1_WF_MIB_TOP_M0SDR6_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x020u) 
#define BN1_WF_MIB_TOP_M0SDR9_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x024u) 
#define BN1_WF_MIB_TOP_MNCR_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x028u) 
#define BN1_WF_MIB_TOP_M0SDR18_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x030u) 
#define BN1_WF_MIB_TOP_M0SDR59_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x034u) 
#define BN1_WF_MIB_TOP_M2PTTCR_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x040u) 
#define BN1_WF_MIB_TOP_M2PITCR_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x044u) 
#define BN1_WF_MIB_TOP_M0SDR45_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x048u) 
#define BN1_WF_MIB_TOP_M0SDR44_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x04Cu) 
#define BN1_WF_MIB_TOP_MAR0_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x050u) 
#define BN1_WF_MIB_TOP_MAR1_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x054u) 
#define BN1_WF_MIB_TOP_MAR2_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x058u) 
#define BN1_WF_MIB_TOP_MAR3_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x05Cu) 
#define BN1_WF_MIB_TOP_M0SDR46_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x060u) 
#define BN1_WF_MIB_TOP_M0SDR47_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x064u) 
#define BN1_WF_MIB_TOP_M0SDR48_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x068u) 
#define BN1_WF_MIB_TOP_TXOPC0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x070u) 
#define BN1_WF_MIB_TOP_TXOPC1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x074u) 
#define BN1_WF_MIB_TOP_TXOPC2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x078u) 
#define BN1_WF_MIB_TOP_M0SDR27_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x080u) 
#define BN1_WF_MIB_TOP_M0SDR28_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x084u) 
#define BN1_WF_MIB_TOP_M0SDR66_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x08Cu) 
#define BN1_WF_MIB_TOP_M0CABT0_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x090u) 
#define BN1_WF_MIB_TOP_M0CABT1_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x094u) 
#define BN1_WF_MIB_TOP_M0TABT0_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x0A0u) 
#define BN1_WF_MIB_TOP_M0TABT1_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x0A4u) 
#define BN1_WF_MIB_TOP_M0TABT2_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x0A8u) 
#define BN1_WF_MIB_TOP_M0TABT3_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x0ACu) 
#define BN1_WF_MIB_TOP_TRARC0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0B0u) 
#define BN1_WF_MIB_TOP_TRARC1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0B4u) 
#define BN1_WF_MIB_TOP_TRARC2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0B8u) 
#define BN1_WF_MIB_TOP_TRARC3_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0BCu) 
#define BN1_WF_MIB_TOP_TRARC4_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0C0u) 
#define BN1_WF_MIB_TOP_TRARC5_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0C4u) 
#define BN1_WF_MIB_TOP_TRARC6_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0C8u) 
#define BN1_WF_MIB_TOP_TRARC7_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x0CCu) 
#define BN1_WF_MIB_TOP_MMCR_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x0F0u) 
#define BN1_WF_MIB_TOP_MVCR_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x3FCu) 
#define BN1_WF_MIB_TOP_BTOCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x400u) 
#define BN1_WF_MIB_TOP_BTBCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x450u) 
#define BN1_WF_MIB_TOP_BTMRCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x4A0u) 
#define BN1_WF_MIB_TOP_BTDRCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x4F0u) 
#define BN1_WF_MIB_TOP_BTCCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x540u) 
#define BN1_WF_MIB_TOP_BTDCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x590u) 
#define BN1_WF_MIB_TOP_BTCR_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x5A0u) 
#define BN1_WF_MIB_TOP_BTFCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x5B0u) 
#define BN1_WF_MIB_TOP_BFTCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x5C0u) 
#define BN1_WF_MIB_TOP_BFTFCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x5D0u) 
#define BN1_WF_MIB_TOP_BTSCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x5E0u) 
#define BN1_WF_MIB_TOP_BTSCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x5F0u) 
#define BN1_WF_MIB_TOP_BTSCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x600u) 
#define BN1_WF_MIB_TOP_BTSCR3_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x610u) 
#define BN1_WF_MIB_TOP_BTSCR4_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x620u) 
#define BN1_WF_MIB_TOP_BATMCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x630u) 
#define BN1_WF_MIB_TOP_BTBMTCR_ADDR                            (BN1_WF_MIB_TOP_BASE + 0x670u) 
#define BN1_WF_MIB_TOP_BATCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x680u) 
#define BN1_WF_MIB_TOP_BATRCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x6C0u) 
#define BN1_WF_MIB_TOP_BATFCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x700u) 
#define BN1_WF_MIB_TOP_ATDCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x740u) 
#define BN1_WF_MIB_TOP_TSCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x750u) 
#define BN1_WF_MIB_TOP_TSCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x754u) 
#define BN1_WF_MIB_TOP_TSCR2_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x758u) 
#define BN1_WF_MIB_TOP_TSCR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x75Cu) 
#define BN1_WF_MIB_TOP_TSCR4_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x760u) 
#define BN1_WF_MIB_TOP_TSCR8_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x76Cu) 
#define BN1_WF_MIB_TOP_TSCR7_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x770u) 
#define BN1_WF_MIB_TOP_SRC0_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x774u) 
#define BN1_WF_MIB_TOP_SRC1_ADDR                               (BN1_WF_MIB_TOP_BASE + 0x778u) 
#define BN1_WF_MIB_TOP_TSCR12_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x788u) 
#define BN1_WF_MIB_TOP_TBCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x78Cu) 
#define BN1_WF_MIB_TOP_TBCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x790u) 
#define BN1_WF_MIB_TOP_TBCR2_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x794u) 
#define BN1_WF_MIB_TOP_TBCR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x798u) 
#define BN1_WF_MIB_TOP_TSCR13_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7A0u) 
#define BN1_WF_MIB_TOP_TSCR14_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7A4u) 
#define BN1_WF_MIB_TOP_TSCR15_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7A8u) 
#define BN1_WF_MIB_TOP_TSCR16_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7ACu) 
#define BN1_WF_MIB_TOP_TSCR17_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7B0u) 
#define BN1_WF_MIB_TOP_TBSCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7B4u) 
#define BN1_WF_MIB_TOP_TBSCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7B8u) 
#define BN1_WF_MIB_TOP_TBSCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7BCu) 
#define BN1_WF_MIB_TOP_TSCR19_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x7C0u) 
#define BN1_WF_MIB_TOP_RVSR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x800u) 
#define BN1_WF_MIB_TOP_RVSR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x804u) 
#define BN1_WF_MIB_TOP_TDRCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x808u) 
#define BN1_WF_MIB_TOP_TDRCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x80Cu) 
#define BN1_WF_MIB_TOP_TDRCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x810u) 
#define BN1_WF_MIB_TOP_TDRCR3_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x814u) 
#define BN1_WF_MIB_TOP_TDRCR4_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x818u) 
#define BN1_WF_MIB_TOP_RUTCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x81Cu) 
#define BN1_WF_MIB_TOP_BTSCR5_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x868u) 
#define BN1_WF_MIB_TOP_BTSCR6_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x878u) 
#define BN1_WF_MIB_TOP_TSCR20_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x888u) 
#define BN1_WF_MIB_TOP_RSCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x88Cu) 
#define BN1_WF_MIB_TOP_RSCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x890u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS0_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x894u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS0_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x898u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS1_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x89Cu) 
#define BN1_WF_MIB_TOP_M0NSS1MCS1_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8A0u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS2_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8A4u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS2_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8A8u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS3_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8ACu) 
#define BN1_WF_MIB_TOP_M0NSS1MCS3_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8B0u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS4_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8B4u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS4_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8B8u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS5_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8BCu) 
#define BN1_WF_MIB_TOP_M0NSS1MCS5_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8C0u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS6_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8C4u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS6_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8C8u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS7_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8CCu) 
#define BN1_WF_MIB_TOP_M0NSS1MCS7_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8D0u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS8_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8D4u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS8_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8D8u) 
#define BN1_WF_MIB_TOP_M0NSS1MCS9_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8DCu) 
#define BN1_WF_MIB_TOP_M0NSS1MCS9_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8E0u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS0_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8E4u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS0_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8E8u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS1_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8ECu) 
#define BN1_WF_MIB_TOP_M0NSS2MCS1_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8F0u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS2_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8F4u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS2_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8F8u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS3_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x8FCu) 
#define BN1_WF_MIB_TOP_M0NSS2MCS3_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x900u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS4_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x904u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS4_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x908u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS5_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x90Cu) 
#define BN1_WF_MIB_TOP_M0NSS2MCS5_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x910u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS6_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x914u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS6_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x918u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS7_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x91Cu) 
#define BN1_WF_MIB_TOP_M0NSS2MCS7_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x920u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS8_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x924u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS8_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x928u) 
#define BN1_WF_MIB_TOP_M0NSS2MCS9_0_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x92Cu) 
#define BN1_WF_MIB_TOP_M0NSS2MCS9_1_ADDR                       (BN1_WF_MIB_TOP_BASE + 0x930u) 
#define BN1_WF_MIB_TOP_RSCR2_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9D4u) 
#define BN1_WF_MIB_TOP_RSCR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9D8u) 
#define BN1_WF_MIB_TOP_RSCR4_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9DCu) 
#define BN1_WF_MIB_TOP_RSCR5_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9E0u) 
#define BN1_WF_MIB_TOP_RSCR6_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9E4u) 
#define BN1_WF_MIB_TOP_RSCR7_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9E8u) 
#define BN1_WF_MIB_TOP_RSCR8_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9ECu) 
#define BN1_WF_MIB_TOP_RSCR9_ADDR                              (BN1_WF_MIB_TOP_BASE + 0x9F0u) 
#define BN1_WF_MIB_TOP_RSCR10_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x9F4u) 
#define BN1_WF_MIB_TOP_RSCR11_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x9F8u) 
#define BN1_WF_MIB_TOP_RSCR12_ADDR                             (BN1_WF_MIB_TOP_BASE + 0x9FCu) 
#define BN1_WF_MIB_TOP_RSCR13_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA00u) 
#define BN1_WF_MIB_TOP_RSCR14_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA04u) 
#define BN1_WF_MIB_TOP_RSCR15_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA08u) 
#define BN1_WF_MIB_TOP_RSCR16_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA0Cu) 
#define BN1_WF_MIB_TOP_RSCR17_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA10u) 
#define BN1_WF_MIB_TOP_RSCR18_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA14u) 
#define BN1_WF_MIB_TOP_RSCR19_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA18u) 
#define BN1_WF_MIB_TOP_RSCR20_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA1Cu) 
#define BN1_WF_MIB_TOP_RSCR21_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA20u) 
#define BN1_WF_MIB_TOP_RSCR22_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA24u) 
#define BN1_WF_MIB_TOP_RSCR23_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA28u) 
#define BN1_WF_MIB_TOP_RSCR24_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA2Cu) 
#define BN1_WF_MIB_TOP_RSCR25_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA30u) 
#define BN1_WF_MIB_TOP_RSCR26_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA34u) 
#define BN1_WF_MIB_TOP_RSCR27_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA38u) 
#define BN1_WF_MIB_TOP_RSCR28_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA3Cu) 
#define BN1_WF_MIB_TOP_RSCR29_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA40u) 
#define BN1_WF_MIB_TOP_RSCR30_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA44u) 
#define BN1_WF_MIB_TOP_RSCR31_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA48u) 
#define BN1_WF_MIB_TOP_RSCR32_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA4Cu) 
#define BN1_WF_MIB_TOP_RSCR33_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA50u) 
#define BN1_WF_MIB_TOP_RSCR34_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA54u) 
#define BN1_WF_MIB_TOP_RSCR35_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA58u) 
#define BN1_WF_MIB_TOP_RSCR36_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA5Cu) 
#define BN1_WF_MIB_TOP_RSCR37_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA60u) 
#define BN1_WF_MIB_TOP_RSCR39_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA64u) 
#define BN1_WF_MIB_TOP_RSCR40_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA68u) 
#define BN1_WF_MIB_TOP_RSCR41_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA6Cu) 
#define BN1_WF_MIB_TOP_SRVCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA70u) 
#define BN1_WF_MIB_TOP_SRVCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA74u) 
#define BN1_WF_MIB_TOP_SRCPVCR0_ADDR                           (BN1_WF_MIB_TOP_BASE + 0xA78u) 
#define BN1_WF_MIB_TOP_SRCPVCR1_ADDR                           (BN1_WF_MIB_TOP_BASE + 0xA7Cu) 
#define BN1_WF_MIB_TOP_SRTRCR_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xA80u) 
#define BN1_WF_MIB_TOP_OPCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xA84u) 
#define BN1_WF_MIB_TOP_OPCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xA88u) 
#define BN1_WF_MIB_TOP_RBCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xA8Cu) 
#define BN1_WF_MIB_TOP_RBCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xA90u) 
#define BN1_WF_MIB_TOP_RBCR2_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xA94u) 
#define BN1_WF_MIB_TOP_RBCR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xA98u) 
#define BN1_WF_MIB_TOP_RBSCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAA0u) 
#define BN1_WF_MIB_TOP_RBSCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAA4u) 
#define BN1_WF_MIB_TOP_RSCR42_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAA8u) 
#define BN1_WF_MIB_TOP_RSCR43_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAACu) 
#define BN1_WF_MIB_TOP_RADCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAB0u) 
#define BN1_WF_MIB_TOP_RADCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAC0u) 
#define BN1_WF_MIB_TOP_RADCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAD0u) 
#define BN1_WF_MIB_TOP_RADCR3_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xAE0u) 
#define BN1_WF_MIB_TOP_RMSMMCR_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xAF0u) 
#define BN1_WF_MIB_TOP_RS1SMMCR_ADDR                           (BN1_WF_MIB_TOP_BASE + 0xAF4u) 
#define BN1_WF_MIB_TOP_RS2SMMCR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xAF8u) 
#define BN1_WF_MIB_TOP_RS2SMMCR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xAFCu) 
#define BN1_WF_MIB_TOP_RS2SMMCR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB00u) 
#define BN1_WF_MIB_TOP_RS2SMMCR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB04u) 
#define BN1_WF_MIB_TOP_RS2SMMCR4_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB08u) 
#define BN1_WF_MIB_TOP_RS2SMMCR5_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB0Cu) 
#define BN1_WF_MIB_TOP_RS2SMMCR6_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB10u) 
#define BN1_WF_MIB_TOP_RS2SMMCR7_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB14u) 
#define BN1_WF_MIB_TOP_RS2SMMCR8_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB18u) 
#define BN1_WF_MIB_TOP_RS2SMMCR9_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xB1Cu) 
#define BN1_WF_MIB_TOP_RS2SMMCR10_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB20u) 
#define BN1_WF_MIB_TOP_RS2SMMCR11_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB24u) 
#define BN1_WF_MIB_TOP_RS2SMMCR12_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB28u) 
#define BN1_WF_MIB_TOP_RS2SMMCR13_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB2Cu) 
#define BN1_WF_MIB_TOP_RCS2SMMCR0_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB30u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR1_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB34u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR2_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB38u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR3_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB3Cu) 
#define BN1_WF_MIB_TOP_RCS2SMMCR4_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB40u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR5_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB44u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR6_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB48u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR7_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB4Cu) 
#define BN1_WF_MIB_TOP_RCS2SMMCR8_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB50u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR9_ADDR                         (BN1_WF_MIB_TOP_BASE + 0xB54u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR10_ADDR                        (BN1_WF_MIB_TOP_BASE + 0xB58u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR11_ADDR                        (BN1_WF_MIB_TOP_BASE + 0xB5Cu) 
#define BN1_WF_MIB_TOP_RCS2SMMCR12_ADDR                        (BN1_WF_MIB_TOP_BASE + 0xB60u) 
#define BN1_WF_MIB_TOP_RCS2SMMCR13_ADDR                        (BN1_WF_MIB_TOP_BASE + 0xB64u) 
#define BN1_WF_MIB_TOP_BRBCR_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB68u) 
#define BN1_WF_MIB_TOP_BSCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB78u) 
#define BN1_WF_MIB_TOP_BSCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB7Cu) 
#define BN1_WF_MIB_TOP_BSCR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB84u) 
#define BN1_WF_MIB_TOP_BSCR4_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB88u) 
#define BN1_WF_MIB_TOP_BSCR5_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB8Cu) 
#define BN1_WF_MIB_TOP_BSCR6_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB90u) 
#define BN1_WF_MIB_TOP_BSCR7_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB94u) 
#define BN1_WF_MIB_TOP_BSCR8_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB98u) 
#define BN1_WF_MIB_TOP_BSCR9_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xB9Cu) 
#define BN1_WF_MIB_TOP_BSCR10_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBA0u) 
#define BN1_WF_MIB_TOP_BSCR11_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBA4u) 
#define BN1_WF_MIB_TOP_BSCR12_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBA8u) 
#define BN1_WF_MIB_TOP_BSCR13_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBACu) 
#define BN1_WF_MIB_TOP_BSCR14_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBB0u) 
#define BN1_WF_MIB_TOP_BSCR15_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBB4u) 
#define BN1_WF_MIB_TOP_BSCR16_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBB8u) 
#define BN1_WF_MIB_TOP_BSCR17_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBBCu) 
#define BN1_WF_MIB_TOP_BSCR18_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBC0u) 
#define BN1_WF_MIB_TOP_BSCR19_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBC4u) 
#define BN1_WF_MIB_TOP_TSCR18_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBC8u) 
#define BN1_WF_MIB_TOP_RSCR38_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBCCu) 
#define BN1_WF_MIB_TOP_TRDR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBD0u) 
#define BN1_WF_MIB_TOP_TRDR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBD4u) 
#define BN1_WF_MIB_TOP_TRDR2_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBD8u) 
#define BN1_WF_MIB_TOP_TRDR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBDCu) 
#define BN1_WF_MIB_TOP_TRDR4_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBE0u) 
#define BN1_WF_MIB_TOP_TRDR5_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBE4u) 
#define BN1_WF_MIB_TOP_TRDR6_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBE8u) 
#define BN1_WF_MIB_TOP_TRDR7_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBECu) 
#define BN1_WF_MIB_TOP_TRDR8_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBF0u) 
#define BN1_WF_MIB_TOP_TRDR9_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xBF4u) 
#define BN1_WF_MIB_TOP_TRDR10_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBF8u) 
#define BN1_WF_MIB_TOP_TRDR11_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xBFCu) 
#define BN1_WF_MIB_TOP_TRDR12_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xC00u) 
#define BN1_WF_MIB_TOP_TRDR13_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xC04u) 
#define BN1_WF_MIB_TOP_TRDR14_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xC08u) 
#define BN1_WF_MIB_TOP_TRDR15_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xC0Cu) 
#define BN1_WF_MIB_TOP_MSR0_ADDR                               (BN1_WF_MIB_TOP_BASE + 0xC10u) 
#define BN1_WF_MIB_TOP_MSR1_ADDR                               (BN1_WF_MIB_TOP_BASE + 0xC14u) 
#define BN1_WF_MIB_TOP_MSR2_ADDR                               (BN1_WF_MIB_TOP_BASE + 0xC18u) 
#define BN1_WF_MIB_TOP_MCTR5_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC1Cu) 
#define BN1_WF_MIB_TOP_MCTR6_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC20u) 
#define BN1_WF_MIB_TOP_MCTR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC24u) 
#define BN1_WF_MIB_TOP_MCTR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC28u) 
#define BN1_WF_MIB_TOP_MCTR2_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC2Cu) 
#define BN1_WF_MIB_TOP_MCTR3_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC30u) 
#define BN1_WF_MIB_TOP_MCS2TR0_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC38u) 
#define BN1_WF_MIB_TOP_MCS2TR1_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC3Cu) 
#define BN1_WF_MIB_TOP_MCS2TR2_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC40u) 
#define BN1_WF_MIB_TOP_MCS2TR3_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC44u) 
#define BN1_WF_MIB_TOP_MCS2TR4_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC48u) 
#define BN1_WF_MIB_TOP_MCS2TR5_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC4Cu) 
#define BN1_WF_MIB_TOP_MCS2TR6_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC50u) 
#define BN1_WF_MIB_TOP_MCS2TR7_ADDR                            (BN1_WF_MIB_TOP_BASE + 0xC54u) 
#define BN1_WF_MIB_TOP_ASCR0_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC78u) 
#define BN1_WF_MIB_TOP_ASCR1_ADDR                              (BN1_WF_MIB_TOP_BASE + 0xC7Cu) 
#define BN1_WF_MIB_TOP_LLSWA0CR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC80u) 
#define BN1_WF_MIB_TOP_LLSWA0CR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC84u) 
#define BN1_WF_MIB_TOP_LLSWA0CR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC88u) 
#define BN1_WF_MIB_TOP_LLSWA0CR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC8Cu) 
#define BN1_WF_MIB_TOP_LLSWA1CR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC90u) 
#define BN1_WF_MIB_TOP_LLSWA1CR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC94u) 
#define BN1_WF_MIB_TOP_LLSWA1CR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC98u) 
#define BN1_WF_MIB_TOP_LLSWA1CR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xC9Cu) 
#define BN1_WF_MIB_TOP_LLSWA2CR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCA0u) 
#define BN1_WF_MIB_TOP_LLSWA2CR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCA4u) 
#define BN1_WF_MIB_TOP_LLSWA2CR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCA8u) 
#define BN1_WF_MIB_TOP_LLSWA2CR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCACu) 
#define BN1_WF_MIB_TOP_LLSWA3CR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCB0u) 
#define BN1_WF_MIB_TOP_LLSWA3CR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCB4u) 
#define BN1_WF_MIB_TOP_LLSWA3CR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCB8u) 
#define BN1_WF_MIB_TOP_LLSWA3CR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xCBCu) 
#define BN1_WF_MIB_TOP_QDCCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xCC0u) 
#define BN1_WF_MIB_TOP_QDCCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xCCCu) 
#define BN1_WF_MIB_TOP_QDCCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xCD8u) 
#define BN1_WF_MIB_TOP_QDCCR3_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xCE4u) 
#define BN1_WF_MIB_TOP_QDCCR4_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xCF0u) 
#define BN1_WF_MIB_TOP_QDCCR5_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xCF4u) 
#define BN1_WF_MIB_TOP_QDCCR6_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xD00u) 
#define BN1_WF_MIB_TOP_MBRCR0_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xD0Cu) 
#define BN1_WF_MIB_TOP_MBRCR1_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xD10u) 
#define BN1_WF_MIB_TOP_MBRCR2_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xD14u) 
#define BN1_WF_MIB_TOP_MBRCR3_ADDR                             (BN1_WF_MIB_TOP_BASE + 0xD18u) 
#define BN1_WF_MIB_TOP_MBminRCR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD1Cu) 
#define BN1_WF_MIB_TOP_MBminRCR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD20u) 
#define BN1_WF_MIB_TOP_MBminRCR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD24u) 
#define BN1_WF_MIB_TOP_MBminRCR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD28u) 
#define BN1_WF_MIB_TOP_MBMAXRCR0_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD2Cu) 
#define BN1_WF_MIB_TOP_MBMAXRCR1_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD30u) 
#define BN1_WF_MIB_TOP_MBMAXRCR2_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD34u) 
#define BN1_WF_MIB_TOP_MBMAXRCR3_ADDR                          (BN1_WF_MIB_TOP_BASE + 0xD38u) 





#define BN1_WF_MIB_TOP_M0SCR0_MIB_COUNTER_RD_CONTROL_ADDR      BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_MIB_COUNTER_RD_CONTROL_MASK      0x80000000u                
#define BN1_WF_MIB_TOP_M0SCR0_MIB_COUNTER_RD_CONTROL_SHFT      31u
#define BN1_WF_MIB_TOP_M0SCR0_PED_TIME_EN_ADDR                 BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_PED_TIME_EN_MASK                 0x70000000u                
#define BN1_WF_MIB_TOP_M0SCR0_PED_TIME_EN_SHFT                 28u
#define BN1_WF_MIB_TOP_M0SCR0_OFDM_CCK_MDRDY_TIME_EN_ADDR      BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_OFDM_CCK_MDRDY_TIME_EN_MASK      0x0E000000u                
#define BN1_WF_MIB_TOP_M0SCR0_OFDM_CCK_MDRDY_TIME_EN_SHFT      25u
#define BN1_WF_MIB_TOP_M0SCR0_ARB_TX_RWP_COUNT_EN_ADDR         BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_ARB_TX_RWP_COUNT_EN_MASK         0x00040000u                
#define BN1_WF_MIB_TOP_M0SCR0_ARB_TX_RWP_COUNT_EN_SHFT         18u
#define BN1_WF_MIB_TOP_M0SCR0_CCA_NAV_TX_TIME_EN_ADDR          BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_CCA_NAV_TX_TIME_EN_MASK          0x0001C000u                
#define BN1_WF_MIB_TOP_M0SCR0_CCA_NAV_TX_TIME_EN_SHFT          14u
#define BN1_WF_MIB_TOP_M0SCR0_PSCCA_TIME_EN_ADDR               BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_PSCCA_TIME_EN_MASK               0x00003800u                
#define BN1_WF_MIB_TOP_M0SCR0_PSCCA_TIME_EN_SHFT               11u
#define BN1_WF_MIB_TOP_M0SCR0_CHANNEL_IDLE_COUNT_EN_ADDR       BN1_WF_MIB_TOP_M0SCR0_ADDR
#define BN1_WF_MIB_TOP_M0SCR0_CHANNEL_IDLE_COUNT_EN_MASK       0x00000008u                
#define BN1_WF_MIB_TOP_M0SCR0_CHANNEL_IDLE_COUNT_EN_SHFT       3u


#define BN1_WF_MIB_TOP_M0SCR1_EIFS_CCK_COUNT_EN_ADDR           BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_CCK_COUNT_EN_MASK           0x10000000u                
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_CCK_COUNT_EN_SHFT           28u
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_OFDM_COUNT_EN_ADDR          BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_OFDM_COUNT_EN_MASK          0x08000000u                
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_OFDM_COUNT_EN_SHFT          27u
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_SX_OFF_COUNT_EN_ADDR        BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_SX_OFF_COUNT_EN_MASK        0x00800000u                
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_SX_OFF_COUNT_EN_SHFT        23u
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_TIME_COUNT_EN_ADDR BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_TIME_COUNT_EN_MASK 0x00400000u                
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_TIME_COUNT_EN_SHFT 22u
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_COUNT_EN_ADDR     BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_COUNT_EN_MASK     0x00200000u                
#define BN1_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_COUNT_EN_SHFT     21u
#define BN1_WF_MIB_TOP_M0SCR1_TX_TIME_COUNT_EN_ADDR            BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_TX_TIME_COUNT_EN_MASK            0x00100000u                
#define BN1_WF_MIB_TOP_M0SCR1_TX_TIME_COUNT_EN_SHFT            20u
#define BN1_WF_MIB_TOP_M0SCR1_MOZART_ED_TRIG_COUNT_EN_ADDR     BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_MOZART_ED_TRIG_COUNT_EN_MASK     0x00080000u                
#define BN1_WF_MIB_TOP_M0SCR1_MOZART_ED_TRIG_COUNT_EN_SHFT     19u
#define BN1_WF_MIB_TOP_M0SCR1_NON_ED_EN_ADDR                   BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_NON_ED_EN_MASK                   0x00010000u                
#define BN1_WF_MIB_TOP_M0SCR1_NON_ED_EN_SHFT                   16u
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_SLOT_COUNT_EN_ADDR          BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_SLOT_COUNT_EN_MASK          0x00008000u                
#define BN1_WF_MIB_TOP_M0SCR1_EIFS_SLOT_COUNT_EN_SHFT          15u
#define BN1_WF_MIB_TOP_M0SCR1_TXOP_STATUS_COUNT_EN_ADDR        BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_TXOP_STATUS_COUNT_EN_MASK        0x00004000u                
#define BN1_WF_MIB_TOP_M0SCR1_TXOP_STATUS_COUNT_EN_SHFT        14u
#define BN1_WF_MIB_TOP_M0SCR1_RXDUR_EN_ADDR                    BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_RXDUR_EN_MASK                    0x00000200u                
#define BN1_WF_MIB_TOP_M0SCR1_RXDUR_EN_SHFT                    9u
#define BN1_WF_MIB_TOP_M0SCR1_TXDUR_EN_ADDR                    BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_TXDUR_EN_MASK                    0x00000100u                
#define BN1_WF_MIB_TOP_M0SCR1_TXDUR_EN_SHFT                    8u
#define BN1_WF_MIB_TOP_M0SCR1_MAC2PHY_TIME_EN_ADDR             BN1_WF_MIB_TOP_M0SCR1_ADDR
#define BN1_WF_MIB_TOP_M0SCR1_MAC2PHY_TIME_EN_MASK             0x00000010u                
#define BN1_WF_MIB_TOP_M0SCR1_MAC2PHY_TIME_EN_SHFT             4u


#define BN1_WF_MIB_TOP_M0SCR2_MIB_UC2ME_DATA_NSS_ADDR          BN1_WF_MIB_TOP_M0SCR2_ADDR
#define BN1_WF_MIB_TOP_M0SCR2_MIB_UC2ME_DATA_NSS_MASK          0x000F0000u                
#define BN1_WF_MIB_TOP_M0SCR2_MIB_UC2ME_DATA_NSS_SHFT          16u
#define BN1_WF_MIB_TOP_M0SCR2_ARB_TXCMD_UL_TXOK_COUNT_EN_ADDR  BN1_WF_MIB_TOP_M0SCR2_ADDR
#define BN1_WF_MIB_TOP_M0SCR2_ARB_TXCMD_UL_TXOK_COUNT_EN_MASK  0x00001000u                
#define BN1_WF_MIB_TOP_M0SCR2_ARB_TXCMD_UL_TXOK_COUNT_EN_SHFT  12u
#define BN1_WF_MIB_TOP_M0SCR2_OFDM_NON_GREEN_MDRDY_SOURCE_ADDR BN1_WF_MIB_TOP_M0SCR2_ADDR
#define BN1_WF_MIB_TOP_M0SCR2_OFDM_NON_GREEN_MDRDY_SOURCE_MASK 0x0000003Cu                
#define BN1_WF_MIB_TOP_M0SCR2_OFDM_NON_GREEN_MDRDY_SOURCE_SHFT 2u
#define BN1_WF_MIB_TOP_M0SCR2_NAV_SOURCE_ADDR                  BN1_WF_MIB_TOP_M0SCR2_ADDR
#define BN1_WF_MIB_TOP_M0SCR2_NAV_SOURCE_MASK                  0x00000003u                
#define BN1_WF_MIB_TOP_M0SCR2_NAV_SOURCE_SHFT                  0u


#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_3_ADDR                   BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_3_MASK                   0x30000000u                
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_3_SHFT                   28u
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_2_ADDR                   BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_2_MASK                   0x0C000000u                
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_2_SHFT                   26u
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_1_ADDR                   BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_1_MASK                   0x03000000u                
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_1_SHFT                   24u
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_0_ADDR                   BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_0_MASK                   0x00C00000u                
#define BN1_WF_MIB_TOP_CTCR_CS_ED_SEL_0_SHFT                   22u
#define BN1_WF_MIB_TOP_CTCR_S80BW_CS_ED_SEL_ADDR               BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_S80BW_CS_ED_SEL_MASK               0x00030000u                
#define BN1_WF_MIB_TOP_CTCR_S80BW_CS_ED_SEL_SHFT               16u
#define BN1_WF_MIB_TOP_CTCR_SEC80_CS_ED_SEL_ADDR               BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_SEC80_CS_ED_SEL_MASK               0x00003000u                
#define BN1_WF_MIB_TOP_CTCR_SEC80_CS_ED_SEL_SHFT               12u
#define BN1_WF_MIB_TOP_CTCR_SEC40_CS_ED_SEL_ADDR               BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_SEC40_CS_ED_SEL_MASK               0x00000C00u                
#define BN1_WF_MIB_TOP_CTCR_SEC40_CS_ED_SEL_SHFT               10u
#define BN1_WF_MIB_TOP_CTCR_SEC20_CS_ED_SEL_ADDR               BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_SEC20_CS_ED_SEL_MASK               0x00000300u                
#define BN1_WF_MIB_TOP_CTCR_SEC20_CS_ED_SEL_SHFT               8u
#define BN1_WF_MIB_TOP_CTCR_PRIM_CS_ED_SEL_ADDR                BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_PRIM_CS_ED_SEL_MASK                0x000000C0u                
#define BN1_WF_MIB_TOP_CTCR_PRIM_CS_ED_SEL_SHFT                6u
#define BN1_WF_MIB_TOP_CTCR_S40BW_CS_ED_SEL_ADDR               BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_S40BW_CS_ED_SEL_MASK               0x0000000Cu                
#define BN1_WF_MIB_TOP_CTCR_S40BW_CS_ED_SEL_SHFT               2u
#define BN1_WF_MIB_TOP_CTCR_S20BW_CS_ED_SEL_ADDR               BN1_WF_MIB_TOP_CTCR_ADDR
#define BN1_WF_MIB_TOP_CTCR_S20BW_CS_ED_SEL_MASK               0x00000003u                
#define BN1_WF_MIB_TOP_CTCR_S20BW_CS_ED_SEL_SHFT               0u


#define BN1_WF_MIB_TOP_MCR_RCPI_PARAM_ADDR                     BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_RCPI_PARAM_MASK                     0x07000000u                
#define BN1_WF_MIB_TOP_MCR_RCPI_PARAM_SHFT                     24u
#define BN1_WF_MIB_TOP_MCR_RX_COEX_MCS_INCLUDE_ALL_NSS_ADDR    BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_RX_COEX_MCS_INCLUDE_ALL_NSS_MASK    0x00200000u                
#define BN1_WF_MIB_TOP_MCR_RX_COEX_MCS_INCLUDE_ALL_NSS_SHFT    21u
#define BN1_WF_MIB_TOP_MCR_RX_SMM_MCS_INCLUDE_ALL_NSS_ADDR     BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_RX_SMM_MCS_INCLUDE_ALL_NSS_MASK     0x00100000u                
#define BN1_WF_MIB_TOP_MCR_RX_SMM_MCS_INCLUDE_ALL_NSS_SHFT     20u
#define BN1_WF_MIB_TOP_MCR_RX_SMM_TARGET_NSS_ADDR              BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_RX_SMM_TARGET_NSS_MASK              0x000F0000u                
#define BN1_WF_MIB_TOP_MCR_RX_SMM_TARGET_NSS_SHFT              16u
#define BN1_WF_MIB_TOP_MCR_TIMER_FLUSH_SOURCE_ADDR             BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_TIMER_FLUSH_SOURCE_MASK             0x00000300u                
#define BN1_WF_MIB_TOP_MCR_TIMER_FLUSH_SOURCE_SHFT             8u
#define BN1_WF_MIB_TOP_MCR_TRX_ARNG_MODE_ADDR                  BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_TRX_ARNG_MODE_MASK                  0x00000060u                
#define BN1_WF_MIB_TOP_MCR_TRX_ARNG_MODE_SHFT                  5u
#define BN1_WF_MIB_TOP_MCR_MBSS_2_BSS0_ADDR                    BN1_WF_MIB_TOP_MCR_ADDR
#define BN1_WF_MIB_TOP_MCR_MBSS_2_BSS0_MASK                    0x00000001u                
#define BN1_WF_MIB_TOP_MCR_MBSS_2_BSS0_SHFT                    0u


#define BN1_WF_MIB_TOP_M0SDR6_EIFS_SLOT_COUNT_ADDR             BN1_WF_MIB_TOP_M0SDR6_ADDR
#define BN1_WF_MIB_TOP_M0SDR6_EIFS_SLOT_COUNT_MASK             0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0SDR6_EIFS_SLOT_COUNT_SHFT             16u
#define BN1_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_ADDR          BN1_WF_MIB_TOP_M0SDR6_ADDR
#define BN1_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_MASK          0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_ADDR             BN1_WF_MIB_TOP_M0SDR9_ADDR
#define BN1_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_MASK             0x00FFFFFFu                
#define BN1_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_SHFT             0u


#define BN1_WF_MIB_TOP_MNCR_NAV_TIME_ADDR                      BN1_WF_MIB_TOP_MNCR_ADDR
#define BN1_WF_MIB_TOP_MNCR_NAV_TIME_MASK                      0x00FFFFFFu                
#define BN1_WF_MIB_TOP_MNCR_NAV_TIME_SHFT                      0u


#define BN1_WF_MIB_TOP_M0SDR18_P_ED_TIME_ADDR                  BN1_WF_MIB_TOP_M0SDR18_ADDR
#define BN1_WF_MIB_TOP_M0SDR18_P_ED_TIME_MASK                  0x00FFFFFFu                
#define BN1_WF_MIB_TOP_M0SDR18_P_ED_TIME_SHFT                  0u


#define BN1_WF_MIB_TOP_M0SDR59_EIFS_CCK_COUNT_ADDR             BN1_WF_MIB_TOP_M0SDR59_ADDR
#define BN1_WF_MIB_TOP_M0SDR59_EIFS_CCK_COUNT_MASK             0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0SDR59_EIFS_CCK_COUNT_SHFT             16u
#define BN1_WF_MIB_TOP_M0SDR59_EIFS_OFDM_COUNT_ADDR            BN1_WF_MIB_TOP_M0SDR59_ADDR
#define BN1_WF_MIB_TOP_M0SDR59_EIFS_OFDM_COUNT_MASK            0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR59_EIFS_OFDM_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_M2PTTCR_MAC2PHY_TX_TIME_ADDR            BN1_WF_MIB_TOP_M2PTTCR_ADDR
#define BN1_WF_MIB_TOP_M2PTTCR_MAC2PHY_TX_TIME_MASK            0x00FFFFFFu                
#define BN1_WF_MIB_TOP_M2PTTCR_MAC2PHY_TX_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_M2PITCR_MAC2PHY_IDLE_TIME_ADDR          BN1_WF_MIB_TOP_M2PITCR_ADDR
#define BN1_WF_MIB_TOP_M2PITCR_MAC2PHY_IDLE_TIME_MASK          0x00FFFFFFu                
#define BN1_WF_MIB_TOP_M2PITCR_MAC2PHY_IDLE_TIME_SHFT          0u


#define BN1_WF_MIB_TOP_M0SDR45_TX_TIME_COUNT_ADDR              BN1_WF_MIB_TOP_M0SDR45_ADDR
#define BN1_WF_MIB_TOP_M0SDR45_TX_TIME_COUNT_MASK              0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR45_TX_TIME_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_M0SDR44_ED_LISTEN_BELOW_COUNT_ADDR      BN1_WF_MIB_TOP_M0SDR44_ADDR
#define BN1_WF_MIB_TOP_M0SDR44_ED_LISTEN_BELOW_COUNT_MASK      0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0SDR44_ED_LISTEN_BELOW_COUNT_SHFT      16u
#define BN1_WF_MIB_TOP_M0SDR44_ED_LISTEN_ABOVE_COUNT_ADDR      BN1_WF_MIB_TOP_M0SDR44_ADDR
#define BN1_WF_MIB_TOP_M0SDR44_ED_LISTEN_ABOVE_COUNT_MASK      0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR44_ED_LISTEN_ABOVE_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_MAR0_TXDUR_AIRTIME_ADDR                 BN1_WF_MIB_TOP_MAR0_ADDR
#define BN1_WF_MIB_TOP_MAR0_TXDUR_AIRTIME_MASK                 0x00FFFFFFu                
#define BN1_WF_MIB_TOP_MAR0_TXDUR_AIRTIME_SHFT                 0u


#define BN1_WF_MIB_TOP_MAR1_TXDUR_BACKOFF_TIME_ADDR            BN1_WF_MIB_TOP_MAR1_ADDR
#define BN1_WF_MIB_TOP_MAR1_TXDUR_BACKOFF_TIME_MASK            0x00FFFFFFu                
#define BN1_WF_MIB_TOP_MAR1_TXDUR_BACKOFF_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MAR2_RXDUR_AIRTIME_ADDR                 BN1_WF_MIB_TOP_MAR2_ADDR
#define BN1_WF_MIB_TOP_MAR2_RXDUR_AIRTIME_MASK                 0x00FFFFFFu                
#define BN1_WF_MIB_TOP_MAR2_RXDUR_AIRTIME_SHFT                 0u


#define BN1_WF_MIB_TOP_MAR3_RXDUR_BACKOFF_TIME_ADDR            BN1_WF_MIB_TOP_MAR3_ADDR
#define BN1_WF_MIB_TOP_MAR3_RXDUR_BACKOFF_TIME_MASK            0x00FFFFFFu                
#define BN1_WF_MIB_TOP_MAR3_RXDUR_BACKOFF_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_M0SDR46_OPPO_PS_RX_DIS_COUNT_ADDR       BN1_WF_MIB_TOP_M0SDR46_ADDR
#define BN1_WF_MIB_TOP_M0SDR46_OPPO_PS_RX_DIS_COUNT_MASK       0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR46_OPPO_PS_RX_DIS_COUNT_SHFT       0u


#define BN1_WF_MIB_TOP_M0SDR47_OPPO_PS_RX_DIS_TIME_COUNT_ADDR  BN1_WF_MIB_TOP_M0SDR47_ADDR
#define BN1_WF_MIB_TOP_M0SDR47_OPPO_PS_RX_DIS_TIME_COUNT_MASK  0x03FFFFFFu                
#define BN1_WF_MIB_TOP_M0SDR47_OPPO_PS_RX_DIS_TIME_COUNT_SHFT  0u


#define BN1_WF_MIB_TOP_M0SDR48_OPPO_SX_OFF_COUNT_ADDR          BN1_WF_MIB_TOP_M0SDR48_ADDR
#define BN1_WF_MIB_TOP_M0SDR48_OPPO_SX_OFF_COUNT_MASK          0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR48_OPPO_SX_OFF_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_TXOPC0_TXOP_BURST_COUNT_ADDR            BN1_WF_MIB_TOP_TXOPC0_ADDR
#define BN1_WF_MIB_TOP_TXOPC0_TXOP_BURST_COUNT_MASK            0xFFFF0000u                
#define BN1_WF_MIB_TOP_TXOPC0_TXOP_BURST_COUNT_SHFT            16u
#define BN1_WF_MIB_TOP_TXOPC0_TXOP_INIT_COUNT_ADDR             BN1_WF_MIB_TOP_TXOPC0_ADDR
#define BN1_WF_MIB_TOP_TXOPC0_TXOP_INIT_COUNT_MASK             0x0000FFFFu                
#define BN1_WF_MIB_TOP_TXOPC0_TXOP_INIT_COUNT_SHFT             0u


#define BN1_WF_MIB_TOP_TXOPC1_TXOP_TXV_TOUT_COUNT_ADDR         BN1_WF_MIB_TOP_TXOPC1_ADDR
#define BN1_WF_MIB_TOP_TXOPC1_TXOP_TXV_TOUT_COUNT_MASK         0xFFFF0000u                
#define BN1_WF_MIB_TOP_TXOPC1_TXOP_TXV_TOUT_COUNT_SHFT         16u
#define BN1_WF_MIB_TOP_TXOPC1_TXOP_EXCEED_COUNT_ADDR           BN1_WF_MIB_TOP_TXOPC1_ADDR
#define BN1_WF_MIB_TOP_TXOPC1_TXOP_EXCEED_COUNT_MASK           0x0000FFFFu                
#define BN1_WF_MIB_TOP_TXOPC1_TXOP_EXCEED_COUNT_SHFT           0u


#define BN1_WF_MIB_TOP_TXOPC2_TXOP_TRUNC_COUNT_ADDR            BN1_WF_MIB_TOP_TXOPC2_ADDR
#define BN1_WF_MIB_TOP_TXOPC2_TXOP_TRUNC_COUNT_MASK            0x0000FFFFu                
#define BN1_WF_MIB_TOP_TXOPC2_TXOP_TRUNC_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_M0SDR27_ARB_TX_RWP_FAIL_COUNT_ADDR      BN1_WF_MIB_TOP_M0SDR27_ADDR
#define BN1_WF_MIB_TOP_M0SDR27_ARB_TX_RWP_FAIL_COUNT_MASK      0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR27_ARB_TX_RWP_FAIL_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_M0SDR28_ARB_TX_RWP_NEED_COUNT_ADDR      BN1_WF_MIB_TOP_M0SDR28_ADDR
#define BN1_WF_MIB_TOP_M0SDR28_ARB_TX_RWP_NEED_COUNT_MASK      0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR28_ARB_TX_RWP_NEED_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_M0SDR66_ARB_TXCMD_UL_TXOK_COUNT_ADDR    BN1_WF_MIB_TOP_M0SDR66_ADDR
#define BN1_WF_MIB_TOP_M0SDR66_ARB_TXCMD_UL_TXOK_COUNT_MASK    0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0SDR66_ARB_TXCMD_UL_TXOK_COUNT_SHFT    0u


#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_3_ADDR              BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_3_MASK              0x80000000u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_3_SHFT              31u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_3_ADDR         BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_3_MASK         0x7F000000u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_3_SHFT         24u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_2_ADDR              BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_2_MASK              0x00800000u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_2_SHFT              23u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_2_ADDR         BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_2_MASK         0x007F0000u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_2_SHFT         16u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_1_ADDR              BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_1_MASK              0x00008000u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_1_SHFT              15u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_1_ADDR         BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_1_MASK         0x00007F00u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_1_SHFT         8u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_0_ADDR              BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_0_MASK              0x00000080u                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_0_SHFT              7u
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_0_ADDR         BN1_WF_MIB_TOP_M0CABT0_ADDR
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_0_MASK         0x0000007Fu                
#define BN1_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_0_SHFT         0u


#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_7_ADDR              BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_7_MASK              0x80000000u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_7_SHFT              31u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_7_ADDR         BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_7_MASK         0x7F000000u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_7_SHFT         24u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_6_ADDR              BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_6_MASK              0x00800000u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_6_SHFT              23u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_6_ADDR         BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_6_MASK         0x007F0000u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_6_SHFT         16u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_5_ADDR              BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_5_MASK              0x00008000u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_5_SHFT              15u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_5_ADDR         BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_5_MASK         0x00007F00u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_5_SHFT         8u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_4_ADDR              BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_4_MASK              0x00000080u                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_4_SHFT              7u
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_4_ADDR         BN1_WF_MIB_TOP_M0CABT1_ADDR
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_4_MASK         0x0000007Fu                
#define BN1_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_4_SHFT         0u


#define BN1_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_1_ADDR         BN1_WF_MIB_TOP_M0TABT0_ADDR
#define BN1_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_1_MASK         0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_1_SHFT         16u
#define BN1_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_0_ADDR         BN1_WF_MIB_TOP_M0TABT0_ADDR
#define BN1_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_0_MASK         0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_0_SHFT         0u


#define BN1_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_3_ADDR         BN1_WF_MIB_TOP_M0TABT1_ADDR
#define BN1_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_3_MASK         0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_3_SHFT         16u
#define BN1_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_2_ADDR         BN1_WF_MIB_TOP_M0TABT1_ADDR
#define BN1_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_2_MASK         0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_2_SHFT         0u


#define BN1_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_5_ADDR         BN1_WF_MIB_TOP_M0TABT2_ADDR
#define BN1_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_5_MASK         0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_5_SHFT         16u
#define BN1_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_4_ADDR         BN1_WF_MIB_TOP_M0TABT2_ADDR
#define BN1_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_4_MASK         0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_4_SHFT         0u


#define BN1_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_7_ADDR         BN1_WF_MIB_TOP_M0TABT3_ADDR
#define BN1_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_7_MASK         0xFFFF0000u                
#define BN1_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_7_SHFT         16u
#define BN1_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_6_ADDR         BN1_WF_MIB_TOP_M0TABT3_ADDR
#define BN1_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_6_MASK         0x0000FFFFu                
#define BN1_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_6_SHFT         0u


#define BN1_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_ADDR              BN1_WF_MIB_TOP_TRARC0_ADDR
#define BN1_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_MASK              0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_SHFT              16u
#define BN1_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_ADDR              BN1_WF_MIB_TOP_TRARC0_ADDR
#define BN1_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_MASK              0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_SHFT              0u


#define BN1_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_ADDR              BN1_WF_MIB_TOP_TRARC1_ADDR
#define BN1_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_MASK              0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_SHFT              16u
#define BN1_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_ADDR              BN1_WF_MIB_TOP_TRARC1_ADDR
#define BN1_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_MASK              0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_SHFT              0u


#define BN1_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_ADDR              BN1_WF_MIB_TOP_TRARC2_ADDR
#define BN1_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_MASK              0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_SHFT              16u
#define BN1_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_ADDR              BN1_WF_MIB_TOP_TRARC2_ADDR
#define BN1_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_MASK              0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_SHFT              0u


#define BN1_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_ADDR              BN1_WF_MIB_TOP_TRARC3_ADDR
#define BN1_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_MASK              0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_SHFT              16u
#define BN1_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_ADDR              BN1_WF_MIB_TOP_TRARC3_ADDR
#define BN1_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_MASK              0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_SHFT              0u


#define BN1_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_ADDR              BN1_WF_MIB_TOP_TRARC4_ADDR
#define BN1_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_MASK              0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_SHFT              16u
#define BN1_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_ADDR              BN1_WF_MIB_TOP_TRARC4_ADDR
#define BN1_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_MASK              0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_SHFT              0u


#define BN1_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_ADDR             BN1_WF_MIB_TOP_TRARC5_ADDR
#define BN1_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_MASK             0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_SHFT             16u
#define BN1_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_ADDR             BN1_WF_MIB_TOP_TRARC5_ADDR
#define BN1_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_MASK             0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_SHFT             0u


#define BN1_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_ADDR             BN1_WF_MIB_TOP_TRARC6_ADDR
#define BN1_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_MASK             0x03FF0000u                
#define BN1_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_SHFT             16u
#define BN1_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_ADDR             BN1_WF_MIB_TOP_TRARC6_ADDR
#define BN1_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_MASK             0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_SHFT             0u


#define BN1_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_ADDR             BN1_WF_MIB_TOP_TRARC7_ADDR
#define BN1_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_MASK             0x000003FFu                
#define BN1_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_SHFT             0u


#define BN1_WF_MIB_TOP_MMCR_MODE_ADDR                          BN1_WF_MIB_TOP_MMCR_ADDR
#define BN1_WF_MIB_TOP_MMCR_MODE_MASK                          0x80000000u                
#define BN1_WF_MIB_TOP_MMCR_MODE_SHFT                          31u
#define BN1_WF_MIB_TOP_MMCR_NUM_OF_MEM_MIB_ADDR                BN1_WF_MIB_TOP_MMCR_ADDR
#define BN1_WF_MIB_TOP_MMCR_NUM_OF_MEM_MIB_MASK                0x7FFF0000u                
#define BN1_WF_MIB_TOP_MMCR_NUM_OF_MEM_MIB_SHFT                16u
#define BN1_WF_MIB_TOP_MMCR_RESET_ADDR                         BN1_WF_MIB_TOP_MMCR_ADDR
#define BN1_WF_MIB_TOP_MMCR_RESET_MASK                         0x00000001u                
#define BN1_WF_MIB_TOP_MMCR_RESET_SHFT                         0u


#define BN1_WF_MIB_TOP_MVCR_VERSION_CODE_ADDR                  BN1_WF_MIB_TOP_MVCR_ADDR
#define BN1_WF_MIB_TOP_MVCR_VERSION_CODE_MASK                  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MVCR_VERSION_CODE_SHFT                  0u


#define BN1_WF_MIB_TOP_BTOCR_TX_OK_COUNTn_ADDR                 BN1_WF_MIB_TOP_BTOCR_ADDR
#define BN1_WF_MIB_TOP_BTOCR_TX_OK_COUNTn_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTOCR_TX_OK_COUNTn_SHFT                 0u


#define BN1_WF_MIB_TOP_BTBCR_TX_BYTE_COUNTn_ADDR               BN1_WF_MIB_TOP_BTBCR_ADDR
#define BN1_WF_MIB_TOP_BTBCR_TX_BYTE_COUNTn_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTBCR_TX_BYTE_COUNTn_SHFT               0u


#define BN1_WF_MIB_TOP_BTMRCR_TX_MGNT_RETRY_COUNTn_ADDR        BN1_WF_MIB_TOP_BTMRCR_ADDR
#define BN1_WF_MIB_TOP_BTMRCR_TX_MGNT_RETRY_COUNTn_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTMRCR_TX_MGNT_RETRY_COUNTn_SHFT        0u


#define BN1_WF_MIB_TOP_BTDRCR_TX_DATA_RETRY_COUNT2n_ADDR       BN1_WF_MIB_TOP_BTDRCR_ADDR
#define BN1_WF_MIB_TOP_BTDRCR_TX_DATA_RETRY_COUNT2n_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTDRCR_TX_DATA_RETRY_COUNT2n_SHFT       0u


#define BN1_WF_MIB_TOP_BTCCR_TX_CTRL_COUNTn_ADDR               BN1_WF_MIB_TOP_BTCCR_ADDR
#define BN1_WF_MIB_TOP_BTCCR_TX_CTRL_COUNTn_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTCCR_TX_CTRL_COUNTn_SHFT               0u


#define BN1_WF_MIB_TOP_BTDCR_TX_DATA_COUNTn_ADDR               BN1_WF_MIB_TOP_BTDCR_ADDR
#define BN1_WF_MIB_TOP_BTDCR_TX_DATA_COUNTn_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTDCR_TX_DATA_COUNTn_SHFT               0u


#define BN1_WF_MIB_TOP_BTCR_TX_COUNTn_ADDR                     BN1_WF_MIB_TOP_BTCR_ADDR
#define BN1_WF_MIB_TOP_BTCR_TX_COUNTn_MASK                     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTCR_TX_COUNTn_SHFT                     0u


#define BN1_WF_MIB_TOP_BTFCR_TX_FAIL_COUNTn_ADDR               BN1_WF_MIB_TOP_BTFCR_ADDR
#define BN1_WF_MIB_TOP_BTFCR_TX_FAIL_COUNTn_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTFCR_TX_FAIL_COUNTn_SHFT               0u


#define BN1_WF_MIB_TOP_BFTCR_TX_COUNTn_ADDR                    BN1_WF_MIB_TOP_BFTCR_ADDR
#define BN1_WF_MIB_TOP_BFTCR_TX_COUNTn_MASK                    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BFTCR_TX_COUNTn_SHFT                    0u


#define BN1_WF_MIB_TOP_BFTFCR_TX_FAIL_COUNTn_ADDR              BN1_WF_MIB_TOP_BFTFCR_ADDR
#define BN1_WF_MIB_TOP_BFTFCR_TX_FAIL_COUNTn_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BFTFCR_TX_FAIL_COUNTn_SHFT              0u


#define BN1_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_ADDR                BN1_WF_MIB_TOP_BTSCR0_ADDR
#define BN1_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_SHFT                0u


#define BN1_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_ADDR               BN1_WF_MIB_TOP_BTSCR1_ADDR
#define BN1_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_SHFT               0u


#define BN1_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_ADDR            BN1_WF_MIB_TOP_BTSCR2_ADDR
#define BN1_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_SHFT            0u


#define BN1_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_ADDR           BN1_WF_MIB_TOP_BTSCR3_ADDR
#define BN1_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_SHFT           0u


#define BN1_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_ADDR           BN1_WF_MIB_TOP_BTSCR4_ADDR
#define BN1_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_SHFT           0u


#define BN1_WF_MIB_TOP_BATMCR_BSS_AC_TX_MSDU_COUNTn_ADDR       BN1_WF_MIB_TOP_BATMCR_ADDR
#define BN1_WF_MIB_TOP_BATMCR_BSS_AC_TX_MSDU_COUNTn_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BATMCR_BSS_AC_TX_MSDU_COUNTn_SHFT       0u


#define BN1_WF_MIB_TOP_BTBMTCR_BSS_TB_MPDU_TX_COUNT_ADDR       BN1_WF_MIB_TOP_BTBMTCR_ADDR
#define BN1_WF_MIB_TOP_BTBMTCR_BSS_TB_MPDU_TX_COUNT_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTBMTCR_BSS_TB_MPDU_TX_COUNT_SHFT       0u


#define BN1_WF_MIB_TOP_BATCR_BSS_AX_TX_COUNT_ACn_ADDR          BN1_WF_MIB_TOP_BATCR_ADDR
#define BN1_WF_MIB_TOP_BATCR_BSS_AX_TX_COUNT_ACn_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BATCR_BSS_AX_TX_COUNT_ACn_SHFT          0u


#define BN1_WF_MIB_TOP_BATRCR_BSS_AX_TX_RETRY_COUNT_ACn_ADDR   BN1_WF_MIB_TOP_BATRCR_ADDR
#define BN1_WF_MIB_TOP_BATRCR_BSS_AX_TX_RETRY_COUNT_ACn_MASK   0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BATRCR_BSS_AX_TX_RETRY_COUNT_ACn_SHFT   0u


#define BN1_WF_MIB_TOP_BATFCR_BSS_AX_TX_FAIL_COUNT_ACn_ADDR    BN1_WF_MIB_TOP_BATFCR_ADDR
#define BN1_WF_MIB_TOP_BATFCR_BSS_AX_TX_FAIL_COUNT_ACn_MASK    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BATFCR_BSS_AX_TX_FAIL_COUNT_ACn_SHFT    0u


#define BN1_WF_MIB_TOP_ATDCR_TX_DROP_COUNT_ACn_ADDR            BN1_WF_MIB_TOP_ATDCR_ADDR
#define BN1_WF_MIB_TOP_ATDCR_TX_DROP_COUNT_ACn_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_ATDCR_TX_DROP_COUNT_ACn_SHFT            0u


#define BN1_WF_MIB_TOP_TSCR0_AMPDU_COUNT_ADDR                  BN1_WF_MIB_TOP_TSCR0_ADDR
#define BN1_WF_MIB_TOP_TSCR0_AMPDU_COUNT_MASK                  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR0_AMPDU_COUNT_SHFT                  0u


#define BN1_WF_MIB_TOP_TSCR1_BA_COUNT_ADDR                     BN1_WF_MIB_TOP_TSCR1_ADDR
#define BN1_WF_MIB_TOP_TSCR1_BA_COUNT_MASK                     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR1_BA_COUNT_SHFT                     0u


#define BN1_WF_MIB_TOP_TSCR2_AMPDU_EARLYSTOP_COUNT_ADDR        BN1_WF_MIB_TOP_TSCR2_ADDR
#define BN1_WF_MIB_TOP_TSCR2_AMPDU_EARLYSTOP_COUNT_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR2_AMPDU_EARLYSTOP_COUNT_SHFT        0u


#define BN1_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_ADDR             BN1_WF_MIB_TOP_TSCR3_ADDR
#define BN1_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_MASK             0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_SHFT             0u


#define BN1_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_ADDR            BN1_WF_MIB_TOP_TSCR4_ADDR
#define BN1_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_TSCR8_SU_TX_COUNT_ADDR                  BN1_WF_MIB_TOP_TSCR8_ADDR
#define BN1_WF_MIB_TOP_TSCR8_SU_TX_COUNT_MASK                  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR8_SU_TX_COUNT_SHFT                  0u


#define BN1_WF_MIB_TOP_TSCR7_SU_TX_OK_COUNT_ADDR               BN1_WF_MIB_TOP_TSCR7_ADDR
#define BN1_WF_MIB_TOP_TSCR7_SU_TX_OK_COUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR7_SU_TX_OK_COUNT_SHFT               0u


#define BN1_WF_MIB_TOP_SRC0_SR_AMPDU_MPDU_COUNT_ADDR           BN1_WF_MIB_TOP_SRC0_ADDR
#define BN1_WF_MIB_TOP_SRC0_SR_AMPDU_MPDU_COUNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRC0_SR_AMPDU_MPDU_COUNT_SHFT           0u


#define BN1_WF_MIB_TOP_SRC1_SR_AMPDU_MPDU_ACKED_COUNT_ADDR     BN1_WF_MIB_TOP_SRC1_ADDR
#define BN1_WF_MIB_TOP_SRC1_SR_AMPDU_MPDU_ACKED_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRC1_SR_AMPDU_MPDU_ACKED_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_TSCR12_DBNSS_COUNT_ADDR                 BN1_WF_MIB_TOP_TSCR12_ADDR
#define BN1_WF_MIB_TOP_TSCR12_DBNSS_COUNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR12_DBNSS_COUNT_SHFT                 0u


#define BN1_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_ADDR                 BN1_WF_MIB_TOP_TBCR0_ADDR
#define BN1_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_SHFT                 0u


#define BN1_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_ADDR                 BN1_WF_MIB_TOP_TBCR1_ADDR
#define BN1_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_SHFT                 0u


#define BN1_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_ADDR                 BN1_WF_MIB_TOP_TBCR2_ADDR
#define BN1_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_SHFT                 0u


#define BN1_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_ADDR                BN1_WF_MIB_TOP_TBCR3_ADDR
#define BN1_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_SHFT                0u


#define BN1_WF_MIB_TOP_TSCR13_COANT_BF_SEQ_DROP_COUNT_ADDR     BN1_WF_MIB_TOP_TSCR13_ADDR
#define BN1_WF_MIB_TOP_TSCR13_COANT_BF_SEQ_DROP_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR13_COANT_BF_SEQ_DROP_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_TSCR14_COANT_HW_FB_TX_DIM_COUNT_ADDR    BN1_WF_MIB_TOP_TSCR14_ADDR
#define BN1_WF_MIB_TOP_TSCR14_COANT_HW_FB_TX_DIM_COUNT_MASK    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR14_COANT_HW_FB_TX_DIM_COUNT_SHFT    0u


#define BN1_WF_MIB_TOP_TSCR15_MPDU_RETRY_DROP_COUNT_ADDR       BN1_WF_MIB_TOP_TSCR15_ADDR
#define BN1_WF_MIB_TOP_TSCR15_MPDU_RETRY_DROP_COUNT_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR15_MPDU_RETRY_DROP_COUNT_SHFT       0u


#define BN1_WF_MIB_TOP_TSCR16_RTS_DROP_COUNT_ADDR              BN1_WF_MIB_TOP_TSCR16_ADDR
#define BN1_WF_MIB_TOP_TSCR16_RTS_DROP_COUNT_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR16_RTS_DROP_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_TSCR17_LTO_DROP_COUNT_ADDR              BN1_WF_MIB_TOP_TSCR17_ADDR
#define BN1_WF_MIB_TOP_TSCR17_LTO_DROP_COUNT_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR17_LTO_DROP_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_TBSCR0_TX_PREAMBLE_PUNCTURING_COUNT_ADDR BN1_WF_MIB_TOP_TBSCR0_ADDR
#define BN1_WF_MIB_TOP_TBSCR0_TX_PREAMBLE_PUNCTURING_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBSCR0_TX_PREAMBLE_PUNCTURING_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_TBSCR1_TX_FULL_BW_COUNT_ADDR            BN1_WF_MIB_TOP_TBSCR1_ADDR
#define BN1_WF_MIB_TOP_TBSCR1_TX_FULL_BW_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBSCR1_TX_FULL_BW_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_TBSCR2_TX_AUTO_BW_COUNT_ADDR            BN1_WF_MIB_TOP_TBSCR2_ADDR
#define BN1_WF_MIB_TOP_TBSCR2_TX_AUTO_BW_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TBSCR2_TX_AUTO_BW_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_TSCR19_WMMAC_TX_PPDU_COUNT_ADDR         BN1_WF_MIB_TOP_TSCR19_ADDR
#define BN1_WF_MIB_TOP_TSCR19_WMMAC_TX_PPDU_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR19_WMMAC_TX_PPDU_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_ADDR               BN1_WF_MIB_TOP_RVSR0_ADDR
#define BN1_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_SHFT               0u


#define BN1_WF_MIB_TOP_RVSR1_VEC_DROP_COUNT_ADDR               BN1_WF_MIB_TOP_RVSR1_ADDR
#define BN1_WF_MIB_TOP_RVSR1_VEC_DROP_COUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RVSR1_VEC_DROP_COUNT_SHFT               0u


#define BN1_WF_MIB_TOP_TDRCR0_TX_DDLMT_RNG0_COUNT_ADDR         BN1_WF_MIB_TOP_TDRCR0_ADDR
#define BN1_WF_MIB_TOP_TDRCR0_TX_DDLMT_RNG0_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TDRCR0_TX_DDLMT_RNG0_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_TDRCR1_TX_DDLMT_RNG1_COUNT_ADDR         BN1_WF_MIB_TOP_TDRCR1_ADDR
#define BN1_WF_MIB_TOP_TDRCR1_TX_DDLMT_RNG1_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TDRCR1_TX_DDLMT_RNG1_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_TDRCR2_TX_DDLMT_RNG2_COUNT_ADDR         BN1_WF_MIB_TOP_TDRCR2_ADDR
#define BN1_WF_MIB_TOP_TDRCR2_TX_DDLMT_RNG2_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TDRCR2_TX_DDLMT_RNG2_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_TDRCR3_TX_DDLMT_RNG3_COUNT_ADDR         BN1_WF_MIB_TOP_TDRCR3_ADDR
#define BN1_WF_MIB_TOP_TDRCR3_TX_DDLMT_RNG3_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TDRCR3_TX_DDLMT_RNG3_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_TDRCR4_TX_DDLMT_RNG4_COUNT_ADDR         BN1_WF_MIB_TOP_TDRCR4_ADDR
#define BN1_WF_MIB_TOP_TDRCR4_TX_DDLMT_RNG4_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TDRCR4_TX_DDLMT_RNG4_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_RUTCR_RU_TX_COUNTn_ADDR                 BN1_WF_MIB_TOP_RUTCR_ADDR
#define BN1_WF_MIB_TOP_RUTCR_RU_TX_COUNTn_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RUTCR_RU_TX_COUNTn_SHFT                 0u


#define BN1_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_ADDR                 BN1_WF_MIB_TOP_BTSCR5_ADDR
#define BN1_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_SHFT                 0u


#define BN1_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_ADDR              BN1_WF_MIB_TOP_BTSCR6_ADDR
#define BN1_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_SHFT              0u


#define BN1_WF_MIB_TOP_TSCR20_FIRST_MPDU_INS_DLMT_COUNT_ADDR   BN1_WF_MIB_TOP_TSCR20_ADDR
#define BN1_WF_MIB_TOP_TSCR20_FIRST_MPDU_INS_DLMT_COUNT_MASK   0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR20_FIRST_MPDU_INS_DLMT_COUNT_SHFT   0u


#define BN1_WF_MIB_TOP_RSCR0_RX_FCS_OK_CNT_ADDR                BN1_WF_MIB_TOP_RSCR0_ADDR
#define BN1_WF_MIB_TOP_RSCR0_RX_FCS_OK_CNT_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR0_RX_FCS_OK_CNT_SHFT                0u


#define BN1_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_ADDR           BN1_WF_MIB_TOP_RSCR1_ADDR
#define BN1_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_SHFT           0u


#define BN1_WF_MIB_TOP_M0NSS1MCS0_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS0_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS0_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS0_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS0_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS0_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS0_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS0_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS1_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS1_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS1_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS1_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS1_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS1_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS1_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS1_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS2_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS2_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS2_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS2_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS2_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS2_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS2_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS2_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS3_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS3_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS3_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS3_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS3_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS3_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS3_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS3_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS4_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS4_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS4_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS4_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS4_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS4_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS4_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS4_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS5_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS5_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS5_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS5_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS5_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS5_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS5_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS5_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS6_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS6_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS6_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS6_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS6_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS6_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS6_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS6_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS7_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS7_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS7_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS7_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS7_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS7_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS7_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS7_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS8_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS8_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS8_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS8_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS8_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS8_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS8_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS8_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS1MCS9_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS1MCS9_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS9_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS9_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS1MCS9_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS1MCS9_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS1MCS9_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS1MCS9_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS0_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS0_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS0_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS0_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS0_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS0_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS0_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS0_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS1_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS1_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS1_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS1_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS1_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS1_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS1_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS1_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS2_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS2_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS2_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS2_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS2_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS2_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS2_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS2_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS3_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS3_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS3_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS3_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS3_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS3_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS3_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS3_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS4_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS4_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS4_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS4_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS4_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS4_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS4_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS4_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS5_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS5_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS5_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS5_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS5_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS5_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS5_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS5_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS6_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS6_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS6_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS6_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS6_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS6_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS6_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS6_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS7_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS7_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS7_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS7_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS7_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS7_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS7_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS7_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS8_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS8_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS8_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS8_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS8_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS8_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS8_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS8_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_M0NSS2MCS9_0_FCS_OK_COUNT_ADDR          BN1_WF_MIB_TOP_M0NSS2MCS9_0_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS9_0_FCS_OK_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS9_0_FCS_OK_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_M0NSS2MCS9_1_FCS_ERR_COUNT_ADDR         BN1_WF_MIB_TOP_M0NSS2MCS9_1_ADDR
#define BN1_WF_MIB_TOP_M0NSS2MCS9_1_FCS_ERR_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_M0NSS2MCS9_1_FCS_ERR_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_RSCR2_UC2ME_DATA_NSS_BSSID0_COUNT_ADDR  BN1_WF_MIB_TOP_RSCR2_ADDR
#define BN1_WF_MIB_TOP_RSCR2_UC2ME_DATA_NSS_BSSID0_COUNT_MASK  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR2_UC2ME_DATA_NSS_BSSID0_COUNT_SHFT  0u


#define BN1_WF_MIB_TOP_RSCR3_UC2ME_DATA_NSS_BSSID1_COUNT_ADDR  BN1_WF_MIB_TOP_RSCR3_ADDR
#define BN1_WF_MIB_TOP_RSCR3_UC2ME_DATA_NSS_BSSID1_COUNT_MASK  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR3_UC2ME_DATA_NSS_BSSID1_COUNT_SHFT  0u


#define BN1_WF_MIB_TOP_RSCR4_UC2ME_DATA_NSS_BSSID2_COUNT_ADDR  BN1_WF_MIB_TOP_RSCR4_ADDR
#define BN1_WF_MIB_TOP_RSCR4_UC2ME_DATA_NSS_BSSID2_COUNT_MASK  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR4_UC2ME_DATA_NSS_BSSID2_COUNT_SHFT  0u


#define BN1_WF_MIB_TOP_RSCR5_UC2ME_DATA_NSS_BSSID3_COUNT_ADDR  BN1_WF_MIB_TOP_RSCR5_ADDR
#define BN1_WF_MIB_TOP_RSCR5_UC2ME_DATA_NSS_BSSID3_COUNT_MASK  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR5_UC2ME_DATA_NSS_BSSID3_COUNT_SHFT  0u


#define BN1_WF_MIB_TOP_RSCR6_RX_DUP_DROP_BSSID0_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR6_ADDR
#define BN1_WF_MIB_TOP_RSCR6_RX_DUP_DROP_BSSID0_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR6_RX_DUP_DROP_BSSID0_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR7_RX_DUP_DROP_BSSID1_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR7_ADDR
#define BN1_WF_MIB_TOP_RSCR7_RX_DUP_DROP_BSSID1_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR7_RX_DUP_DROP_BSSID1_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR8_RX_DUP_DROP_BSSID2_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR8_ADDR
#define BN1_WF_MIB_TOP_RSCR8_RX_DUP_DROP_BSSID2_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR8_RX_DUP_DROP_BSSID2_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR9_RX_DUP_DROP_BSSID3_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR9_ADDR
#define BN1_WF_MIB_TOP_RSCR9_RX_DUP_DROP_BSSID3_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR9_RX_DUP_DROP_BSSID3_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR10_RX_PARTIAL_BCN_COUNT0_ADDR       BN1_WF_MIB_TOP_RSCR10_ADDR
#define BN1_WF_MIB_TOP_RSCR10_RX_PARTIAL_BCN_COUNT0_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR10_RX_PARTIAL_BCN_COUNT0_SHFT       0u


#define BN1_WF_MIB_TOP_RSCR11_RX_PARTIAL_BCN_COUNT1_ADDR       BN1_WF_MIB_TOP_RSCR11_ADDR
#define BN1_WF_MIB_TOP_RSCR11_RX_PARTIAL_BCN_COUNT1_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR11_RX_PARTIAL_BCN_COUNT1_SHFT       0u


#define BN1_WF_MIB_TOP_RSCR12_RX_PARTIAL_BCN_COUNT2_ADDR       BN1_WF_MIB_TOP_RSCR12_ADDR
#define BN1_WF_MIB_TOP_RSCR12_RX_PARTIAL_BCN_COUNT2_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR12_RX_PARTIAL_BCN_COUNT2_SHFT       0u


#define BN1_WF_MIB_TOP_RSCR13_RX_PARTIAL_BCN_COUNT3_ADDR       BN1_WF_MIB_TOP_RSCR13_ADDR
#define BN1_WF_MIB_TOP_RSCR13_RX_PARTIAL_BCN_COUNT3_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR13_RX_PARTIAL_BCN_COUNT3_SHFT       0u


#define BN1_WF_MIB_TOP_RSCR14_DTIM0_UPDATE_CHK_FAIL_COUNT_ADDR BN1_WF_MIB_TOP_RSCR14_ADDR
#define BN1_WF_MIB_TOP_RSCR14_DTIM0_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR14_DTIM0_UPDATE_CHK_FAIL_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RSCR15_DTIM1_UPDATE_CHK_FAIL_COUNT_ADDR BN1_WF_MIB_TOP_RSCR15_ADDR
#define BN1_WF_MIB_TOP_RSCR15_DTIM1_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR15_DTIM1_UPDATE_CHK_FAIL_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RSCR16_DTIM2_UPDATE_CHK_FAIL_COUNT_ADDR BN1_WF_MIB_TOP_RSCR16_ADDR
#define BN1_WF_MIB_TOP_RSCR16_DTIM2_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR16_DTIM2_UPDATE_CHK_FAIL_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RSCR17_DTIM3_UPDATE_CHK_FAIL_COUNT_ADDR BN1_WF_MIB_TOP_RSCR17_ADDR
#define BN1_WF_MIB_TOP_RSCR17_DTIM3_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR17_DTIM3_UPDATE_CHK_FAIL_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RSCR18_RX_TSF_UP_BSSID0_COUNT_ADDR      BN1_WF_MIB_TOP_RSCR18_ADDR
#define BN1_WF_MIB_TOP_RSCR18_RX_TSF_UP_BSSID0_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR18_RX_TSF_UP_BSSID0_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_RSCR19_RX_TSF_UP_BSSID1_COUNT_ADDR      BN1_WF_MIB_TOP_RSCR19_ADDR
#define BN1_WF_MIB_TOP_RSCR19_RX_TSF_UP_BSSID1_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR19_RX_TSF_UP_BSSID1_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_RSCR20_RX_TSF_UP_BSSID2_COUNT_ADDR      BN1_WF_MIB_TOP_RSCR20_ADDR
#define BN1_WF_MIB_TOP_RSCR20_RX_TSF_UP_BSSID2_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR20_RX_TSF_UP_BSSID2_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_RSCR21_RX_TSF_UP_BSSID3_COUNT_ADDR      BN1_WF_MIB_TOP_RSCR21_ADDR
#define BN1_WF_MIB_TOP_RSCR21_RX_TSF_UP_BSSID3_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR21_RX_TSF_UP_BSSID3_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_RSCR22_RX_BTIM_UP_BSSID0_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR22_ADDR
#define BN1_WF_MIB_TOP_RSCR22_RX_BTIM_UP_BSSID0_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR22_RX_BTIM_UP_BSSID0_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR23_RX_BTIM_UP_BSSID1_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR23_ADDR
#define BN1_WF_MIB_TOP_RSCR23_RX_BTIM_UP_BSSID1_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR23_RX_BTIM_UP_BSSID1_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR24_RX_BTIM_UP_BSSID2_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR24_ADDR
#define BN1_WF_MIB_TOP_RSCR24_RX_BTIM_UP_BSSID2_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR24_RX_BTIM_UP_BSSID2_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR25_RX_BTIM_UP_BSSID3_COUNT_ADDR     BN1_WF_MIB_TOP_RSCR25_ADDR
#define BN1_WF_MIB_TOP_RSCR25_RX_BTIM_UP_BSSID3_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR25_RX_BTIM_UP_BSSID3_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_ADDR              BN1_WF_MIB_TOP_RSCR26_ADDR
#define BN1_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_RSCR27_RX_AMPDU_COUNT_ADDR              BN1_WF_MIB_TOP_RSCR27_ADDR
#define BN1_WF_MIB_TOP_RSCR27_RX_AMPDU_COUNT_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR27_RX_AMPDU_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_RSCR28_RX_TOTBYTE_COUNT_ADDR            BN1_WF_MIB_TOP_RSCR28_ADDR
#define BN1_WF_MIB_TOP_RSCR28_RX_TOTBYTE_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR28_RX_TOTBYTE_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_RSCR29_RX_VALIDSF_COUNT_ADDR            BN1_WF_MIB_TOP_RSCR29_ADDR
#define BN1_WF_MIB_TOP_RSCR29_RX_VALIDSF_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR29_RX_VALIDSF_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_RSCR30_RX_VALIDBYTE_COUNT_ADDR          BN1_WF_MIB_TOP_RSCR30_ADDR
#define BN1_WF_MIB_TOP_RSCR30_RX_VALIDBYTE_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR30_RX_VALIDBYTE_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_ADDR               BN1_WF_MIB_TOP_RSCR31_ADDR
#define BN1_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_SHFT               0u


#define BN1_WF_MIB_TOP_RSCR32_RX_NON_NO_DATA_COUNT_ADDR        BN1_WF_MIB_TOP_RSCR32_ADDR
#define BN1_WF_MIB_TOP_RSCR32_RX_NON_NO_DATA_COUNT_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR32_RX_NON_NO_DATA_COUNT_SHFT        0u


#define BN1_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_ADDR          BN1_WF_MIB_TOP_RSCR33_ADDR
#define BN1_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_RSCR34_RX_OUT_OF_RANGE_COUNT_ADDR       BN1_WF_MIB_TOP_RSCR34_ADDR
#define BN1_WF_MIB_TOP_RSCR34_RX_OUT_OF_RANGE_COUNT_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR34_RX_OUT_OF_RANGE_COUNT_SHFT       0u


#define BN1_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_ADDR        BN1_WF_MIB_TOP_RSCR35_ADDR
#define BN1_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_SHFT        0u


#define BN1_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_ADDR             BN1_WF_MIB_TOP_RSCR36_ADDR
#define BN1_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_MASK             0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_SHFT             0u


#define BN1_WF_MIB_TOP_RSCR37_PHY_MIB_COUNT0_ADDR              BN1_WF_MIB_TOP_RSCR37_ADDR
#define BN1_WF_MIB_TOP_RSCR37_PHY_MIB_COUNT0_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR37_PHY_MIB_COUNT0_SHFT              0u


#define BN1_WF_MIB_TOP_RSCR39_RX_A1_SEARCH_COUNT_ADDR          BN1_WF_MIB_TOP_RSCR39_ADDR
#define BN1_WF_MIB_TOP_RSCR39_RX_A1_SEARCH_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR39_RX_A1_SEARCH_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_RSCR40_RX_DROP_MPDU_COUNT_ADDR          BN1_WF_MIB_TOP_RSCR40_ADDR
#define BN1_WF_MIB_TOP_RSCR40_RX_DROP_MPDU_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR40_RX_DROP_MPDU_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_RSCR41_RX_UNWANTED_COUNT_ADDR           BN1_WF_MIB_TOP_RSCR41_ADDR
#define BN1_WF_MIB_TOP_RSCR41_RX_UNWANTED_COUNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR41_RX_UNWANTED_COUNT_SHFT           0u


#define BN1_WF_MIB_TOP_SRVCR0_NONSRG_VLD_COUNT_ADDR            BN1_WF_MIB_TOP_SRVCR0_ADDR
#define BN1_WF_MIB_TOP_SRVCR0_NONSRG_VLD_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRVCR0_NONSRG_VLD_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_SRVCR1_SRG_VLD_COUNT_ADDR               BN1_WF_MIB_TOP_SRVCR1_ADDR
#define BN1_WF_MIB_TOP_SRVCR1_SRG_VLD_COUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRVCR1_SRG_VLD_COUNT_SHFT               0u


#define BN1_WF_MIB_TOP_SRCPVCR0_NONSRG_PPDUVLD_COUNT_ADDR      BN1_WF_MIB_TOP_SRCPVCR0_ADDR
#define BN1_WF_MIB_TOP_SRCPVCR0_NONSRG_PPDUVLD_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRCPVCR0_NONSRG_PPDUVLD_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_SRCPVCR1_SRG_PPDUVLD_COUNT_ADDR         BN1_WF_MIB_TOP_SRCPVCR1_ADDR
#define BN1_WF_MIB_TOP_SRCPVCR1_SRG_PPDUVLD_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRCPVCR1_SRG_PPDUVLD_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_SRTRCR_SRT_R_COUNT_ADDR                 BN1_WF_MIB_TOP_SRTRCR_ADDR
#define BN1_WF_MIB_TOP_SRTRCR_SRT_R_COUNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_SRTRCR_SRT_R_COUNT_SHFT                 0u


#define BN1_WF_MIB_TOP_OPCR0_INTRABSS_PPDU_COUNT_ADDR          BN1_WF_MIB_TOP_OPCR0_ADDR
#define BN1_WF_MIB_TOP_OPCR0_INTRABSS_PPDU_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_OPCR0_INTRABSS_PPDU_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_OPCR1_INTERBSS_PPDU_COUNT_ADDR          BN1_WF_MIB_TOP_OPCR1_ADDR
#define BN1_WF_MIB_TOP_OPCR1_INTERBSS_PPDU_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_OPCR1_INTERBSS_PPDU_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_RBCR0_RX_20MHZ_CNT_ADDR                 BN1_WF_MIB_TOP_RBCR0_ADDR
#define BN1_WF_MIB_TOP_RBCR0_RX_20MHZ_CNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RBCR0_RX_20MHZ_CNT_SHFT                 0u


#define BN1_WF_MIB_TOP_RBCR1_RX_40MHZ_CNT_ADDR                 BN1_WF_MIB_TOP_RBCR1_ADDR
#define BN1_WF_MIB_TOP_RBCR1_RX_40MHZ_CNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RBCR1_RX_40MHZ_CNT_SHFT                 0u


#define BN1_WF_MIB_TOP_RBCR2_RX_80MHZ_CNT_ADDR                 BN1_WF_MIB_TOP_RBCR2_ADDR
#define BN1_WF_MIB_TOP_RBCR2_RX_80MHZ_CNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RBCR2_RX_80MHZ_CNT_SHFT                 0u


#define BN1_WF_MIB_TOP_RBCR3_RX_160MHZ_CNT_ADDR                BN1_WF_MIB_TOP_RBCR3_ADDR
#define BN1_WF_MIB_TOP_RBCR3_RX_160MHZ_CNT_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RBCR3_RX_160MHZ_CNT_SHFT                0u


#define BN1_WF_MIB_TOP_RBSCR0_RX_PREAMBLE_PUNCTURING_COUNT_ADDR BN1_WF_MIB_TOP_RBSCR0_ADDR
#define BN1_WF_MIB_TOP_RBSCR0_RX_PREAMBLE_PUNCTURING_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RBSCR0_RX_PREAMBLE_PUNCTURING_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RBSCR1_RX_FULL_BW_COUNT_ADDR            BN1_WF_MIB_TOP_RBSCR1_ADDR
#define BN1_WF_MIB_TOP_RBSCR1_RX_FULL_BW_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RBSCR1_RX_FULL_BW_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_RSCR42_MU_RX_OK_COUNT_ADDR              BN1_WF_MIB_TOP_RSCR42_ADDR
#define BN1_WF_MIB_TOP_RSCR42_MU_RX_OK_COUNT_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR42_MU_RX_OK_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_RSCR43_SU_RX_OK_COUNT_ADDR              BN1_WF_MIB_TOP_RSCR43_ADDR
#define BN1_WF_MIB_TOP_RSCR43_SU_RX_OK_COUNT_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR43_SU_RX_OK_COUNT_SHFT              0u


#define BN1_WF_MIB_TOP_RADCR0_BSS_RX_ANT_DEF_WF0_PPDU_COUNT_ADDR BN1_WF_MIB_TOP_RADCR0_ADDR
#define BN1_WF_MIB_TOP_RADCR0_BSS_RX_ANT_DEF_WF0_PPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RADCR0_BSS_RX_ANT_DEF_WF0_PPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RADCR1_BSS_RX_ANT_DIV_WF0_PPDU_COUNT_ADDR BN1_WF_MIB_TOP_RADCR1_ADDR
#define BN1_WF_MIB_TOP_RADCR1_BSS_RX_ANT_DIV_WF0_PPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RADCR1_BSS_RX_ANT_DIV_WF0_PPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RADCR2_BSS_RX_ANT_DEF_WF1_PPDU_COUNT_ADDR BN1_WF_MIB_TOP_RADCR2_ADDR
#define BN1_WF_MIB_TOP_RADCR2_BSS_RX_ANT_DEF_WF1_PPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RADCR2_BSS_RX_ANT_DEF_WF1_PPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RADCR3_BSS_RX_ANT_DIV_WF1_PPDU_COUNT_ADDR BN1_WF_MIB_TOP_RADCR3_ADDR
#define BN1_WF_MIB_TOP_RADCR3_BSS_RX_ANT_DIV_WF1_PPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RADCR3_BSS_RX_ANT_DIV_WF1_PPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RMSMMCR_RATE_RX_MU_MPDU_COUNT_ADDR      BN1_WF_MIB_TOP_RMSMMCR_ADDR
#define BN1_WF_MIB_TOP_RMSMMCR_RATE_RX_MU_MPDU_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RMSMMCR_RATE_RX_MU_MPDU_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_RS1SMMCR_RATE_RX_SU_NSS_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS1SMMCR_ADDR
#define BN1_WF_MIB_TOP_RS1SMMCR_RATE_RX_SU_NSS_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS1SMMCR_RATE_RX_SU_NSS_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR0_RATE_RX_SU_2SS_MCS0_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR0_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR0_RATE_RX_SU_2SS_MCS0_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR0_RATE_RX_SU_2SS_MCS0_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR1_RATE_RX_SU_2SS_MCS1_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR1_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR1_RATE_RX_SU_2SS_MCS1_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR1_RATE_RX_SU_2SS_MCS1_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR2_RATE_RX_SU_2SS_MCS2_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR2_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR2_RATE_RX_SU_2SS_MCS2_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR2_RATE_RX_SU_2SS_MCS2_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR3_RATE_RX_SU_2SS_MCS3_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR3_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR3_RATE_RX_SU_2SS_MCS3_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR3_RATE_RX_SU_2SS_MCS3_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR4_RATE_RX_SU_2SS_MCS4_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR4_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR4_RATE_RX_SU_2SS_MCS4_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR4_RATE_RX_SU_2SS_MCS4_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR5_RATE_RX_SU_2SS_MCS5_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR5_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR5_RATE_RX_SU_2SS_MCS5_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR5_RATE_RX_SU_2SS_MCS5_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR6_RATE_RX_SU_2SS_MCS6_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR6_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR6_RATE_RX_SU_2SS_MCS6_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR6_RATE_RX_SU_2SS_MCS6_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR7_RATE_RX_SU_2SS_MCS7_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR7_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR7_RATE_RX_SU_2SS_MCS7_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR7_RATE_RX_SU_2SS_MCS7_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR8_RATE_RX_SU_2SS_MCS8_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR8_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR8_RATE_RX_SU_2SS_MCS8_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR8_RATE_RX_SU_2SS_MCS8_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR9_RATE_RX_SU_2SS_MCS9_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR9_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR9_RATE_RX_SU_2SS_MCS9_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR9_RATE_RX_SU_2SS_MCS9_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR10_RATE_RX_SU_2SS_MCS10_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR10_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR10_RATE_RX_SU_2SS_MCS10_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR10_RATE_RX_SU_2SS_MCS10_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR11_RATE_RX_SU_2SS_MCS11_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR11_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR11_RATE_RX_SU_2SS_MCS11_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR11_RATE_RX_SU_2SS_MCS11_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR12_RATE_RX_SU_2SS_MCS12_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR12_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR12_RATE_RX_SU_2SS_MCS12_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR12_RATE_RX_SU_2SS_MCS12_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RS2SMMCR13_RATE_RX_SU_2SS_MCS13_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RS2SMMCR13_ADDR
#define BN1_WF_MIB_TOP_RS2SMMCR13_RATE_RX_SU_2SS_MCS13_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RS2SMMCR13_RATE_RX_SU_2SS_MCS13_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR0_COEX_RATE_RX_SU_2SS_MCS0_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR0_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR0_COEX_RATE_RX_SU_2SS_MCS0_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR0_COEX_RATE_RX_SU_2SS_MCS0_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR1_COEX_RATE_RX_SU_2SS_MCS1_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR1_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR1_COEX_RATE_RX_SU_2SS_MCS1_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR1_COEX_RATE_RX_SU_2SS_MCS1_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR2_COEX_RATE_RX_SU_2SS_MCS2_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR2_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR2_COEX_RATE_RX_SU_2SS_MCS2_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR2_COEX_RATE_RX_SU_2SS_MCS2_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR3_COEX_RATE_RX_SU_2SS_MCS3_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR3_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR3_COEX_RATE_RX_SU_2SS_MCS3_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR3_COEX_RATE_RX_SU_2SS_MCS3_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR4_COEX_RATE_RX_SU_2SS_MCS4_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR4_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR4_COEX_RATE_RX_SU_2SS_MCS4_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR4_COEX_RATE_RX_SU_2SS_MCS4_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR5_COEX_RATE_RX_SU_2SS_MCS5_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR5_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR5_COEX_RATE_RX_SU_2SS_MCS5_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR5_COEX_RATE_RX_SU_2SS_MCS5_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR6_COEX_RATE_RX_SU_2SS_MCS6_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR6_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR6_COEX_RATE_RX_SU_2SS_MCS6_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR6_COEX_RATE_RX_SU_2SS_MCS6_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR7_COEX_RATE_RX_SU_2SS_MCS7_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR7_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR7_COEX_RATE_RX_SU_2SS_MCS7_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR7_COEX_RATE_RX_SU_2SS_MCS7_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR8_COEX_RATE_RX_SU_2SS_MCS8_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR8_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR8_COEX_RATE_RX_SU_2SS_MCS8_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR8_COEX_RATE_RX_SU_2SS_MCS8_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR9_COEX_RATE_RX_SU_2SS_MCS9_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR9_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR9_COEX_RATE_RX_SU_2SS_MCS9_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR9_COEX_RATE_RX_SU_2SS_MCS9_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR10_COEX_RATE_RX_SU_2SS_MCS10_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR10_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR10_COEX_RATE_RX_SU_2SS_MCS10_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR10_COEX_RATE_RX_SU_2SS_MCS10_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR11_COEX_RATE_RX_SU_2SS_MCS11_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR11_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR11_COEX_RATE_RX_SU_2SS_MCS11_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR11_COEX_RATE_RX_SU_2SS_MCS11_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR12_COEX_RATE_RX_SU_2SS_MCS12_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR12_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR12_COEX_RATE_RX_SU_2SS_MCS12_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR12_COEX_RATE_RX_SU_2SS_MCS12_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_RCS2SMMCR13_COEX_RATE_RX_SU_2SS_MCS13_MPDU_COUNT_ADDR BN1_WF_MIB_TOP_RCS2SMMCR13_ADDR
#define BN1_WF_MIB_TOP_RCS2SMMCR13_COEX_RATE_RX_SU_2SS_MCS13_MPDU_COUNT_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RCS2SMMCR13_COEX_RATE_RX_SU_2SS_MCS13_MPDU_COUNT_SHFT 0u


#define BN1_WF_MIB_TOP_BRBCR_BSS_RX_BEACON_COUNT_ADDR          BN1_WF_MIB_TOP_BRBCR_ADDR
#define BN1_WF_MIB_TOP_BRBCR_BSS_RX_BEACON_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BRBCR_BSS_RX_BEACON_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_BSCR0_EBF_TX_COUNT_ADDR                 BN1_WF_MIB_TOP_BSCR0_ADDR
#define BN1_WF_MIB_TOP_BSCR0_EBF_TX_COUNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR0_EBF_TX_COUNT_SHFT                 0u


#define BN1_WF_MIB_TOP_BSCR1_IBF_TX_COUNT_ADDR                 BN1_WF_MIB_TOP_BSCR1_ADDR
#define BN1_WF_MIB_TOP_BSCR1_IBF_TX_COUNT_MASK                 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR1_IBF_TX_COUNT_SHFT                 0u


#define BN1_WF_MIB_TOP_BSCR3_RX_BF_HTFBK_COUNT_ADDR            BN1_WF_MIB_TOP_BSCR3_ADDR
#define BN1_WF_MIB_TOP_BSCR3_RX_BF_HTFBK_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR3_RX_BF_HTFBK_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_BSCR4_RX_BF_VHTFBK_COUNT_ADDR           BN1_WF_MIB_TOP_BSCR4_ADDR
#define BN1_WF_MIB_TOP_BSCR4_RX_BF_VHTFBK_COUNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR4_RX_BF_VHTFBK_COUNT_SHFT           0u


#define BN1_WF_MIB_TOP_BSCR5_RX_BF_HEFBK_COUNT_ADDR            BN1_WF_MIB_TOP_BSCR5_ADDR
#define BN1_WF_MIB_TOP_BSCR5_RX_BF_HEFBK_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR5_RX_BF_HEFBK_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_BSCR6_RX_BF_EHTFBK_COUNT_ADDR           BN1_WF_MIB_TOP_BSCR6_ADDR
#define BN1_WF_MIB_TOP_BSCR6_RX_BF_EHTFBK_COUNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR6_RX_BF_EHTFBK_COUNT_SHFT           0u


#define BN1_WF_MIB_TOP_BSCR7_BFEE_TXFBK_TRI_ADDR               BN1_WF_MIB_TOP_BSCR7_ADDR
#define BN1_WF_MIB_TOP_BSCR7_BFEE_TXFBK_TRI_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR7_BFEE_TXFBK_TRI_SHFT               0u


#define BN1_WF_MIB_TOP_BSCR8_BFEE_TXFBK_BFPOLL_TRI_ADDR        BN1_WF_MIB_TOP_BSCR8_ADDR
#define BN1_WF_MIB_TOP_BSCR8_BFEE_TXFBK_BFPOLL_TRI_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR8_BFEE_TXFBK_BFPOLL_TRI_SHFT        0u


#define BN1_WF_MIB_TOP_BSCR9_BFEE_RX_NDP_COUNT_ADDR            BN1_WF_MIB_TOP_BSCR9_ADDR
#define BN1_WF_MIB_TOP_BSCR9_BFEE_RX_NDP_COUNT_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR9_BFEE_RX_NDP_COUNT_SHFT            0u


#define BN1_WF_MIB_TOP_BSCR10_BFEE_RX_FBKCQI_COUNT_ADDR        BN1_WF_MIB_TOP_BSCR10_ADDR
#define BN1_WF_MIB_TOP_BSCR10_BFEE_RX_FBKCQI_COUNT_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR10_BFEE_RX_FBKCQI_COUNT_SHFT        0u


#define BN1_WF_MIB_TOP_BSCR11_RX_BF_EBF_UPT_COUNT_ADDR         BN1_WF_MIB_TOP_BSCR11_ADDR
#define BN1_WF_MIB_TOP_BSCR11_RX_BF_EBF_UPT_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR11_RX_BF_EBF_UPT_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_BSCR12_RX_BF_IBF_UPT_COUNT_ADDR         BN1_WF_MIB_TOP_BSCR12_ADDR
#define BN1_WF_MIB_TOP_BSCR12_RX_BF_IBF_UPT_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR12_RX_BF_IBF_UPT_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_BSCR13_BFEE_TB_LEN_ERR_COUNT_ADDR       BN1_WF_MIB_TOP_BSCR13_ADDR
#define BN1_WF_MIB_TOP_BSCR13_BFEE_TB_LEN_ERR_COUNT_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR13_BFEE_TB_LEN_ERR_COUNT_SHFT       0u


#define BN1_WF_MIB_TOP_BSCR14_BFEE_SP_ABORT_COUNT_ADDR         BN1_WF_MIB_TOP_BSCR14_ADDR
#define BN1_WF_MIB_TOP_BSCR14_BFEE_SP_ABORT_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR14_BFEE_SP_ABORT_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_BSCR15_BFEE_TMAC_ABORT_COUNT_ADDR       BN1_WF_MIB_TOP_BSCR15_ADDR
#define BN1_WF_MIB_TOP_BSCR15_BFEE_TMAC_ABORT_COUNT_MASK       0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR15_BFEE_TMAC_ABORT_COUNT_SHFT       0u


#define BN1_WF_MIB_TOP_BSCR16_BFEE_TXFBK_MUTE_ADDR             BN1_WF_MIB_TOP_BSCR16_ADDR
#define BN1_WF_MIB_TOP_BSCR16_BFEE_TXFBK_MUTE_MASK             0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR16_BFEE_TXFBK_MUTE_SHFT             0u


#define BN1_WF_MIB_TOP_BSCR17_BFEE_TXFBK_CPL_ADDR              BN1_WF_MIB_TOP_BSCR17_ADDR
#define BN1_WF_MIB_TOP_BSCR17_BFEE_TXFBK_CPL_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR17_BFEE_TXFBK_CPL_SHFT              0u


#define BN1_WF_MIB_TOP_BSCR18_BFEE_COANT_BLKTX_COUNT_ADDR      BN1_WF_MIB_TOP_BSCR18_ADDR
#define BN1_WF_MIB_TOP_BSCR18_BFEE_COANT_BLKTX_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR18_BFEE_COANT_BLKTX_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_BSCR19_BFEE_FBK_SEG_COUNT_ADDR          BN1_WF_MIB_TOP_BSCR19_ADDR
#define BN1_WF_MIB_TOP_BSCR19_BFEE_FBK_SEG_COUNT_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_BSCR19_BFEE_FBK_SEG_COUNT_SHFT          0u


#define BN1_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_ADDR               BN1_WF_MIB_TOP_TSCR18_ADDR
#define BN1_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_SHFT               0u


#define BN1_WF_MIB_TOP_RSCR38_BEACONRXCOUNT_ADDR               BN1_WF_MIB_TOP_RSCR38_ADDR
#define BN1_WF_MIB_TOP_RSCR38_BEACONRXCOUNT_MASK               0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_RSCR38_BEACONRXCOUNT_SHFT               0u


#define BN1_WF_MIB_TOP_TRDR0_TRX_AGG_RANGE0_CNT_ADDR           BN1_WF_MIB_TOP_TRDR0_ADDR
#define BN1_WF_MIB_TOP_TRDR0_TRX_AGG_RANGE0_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR0_TRX_AGG_RANGE0_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR1_TRX_AGG_RANGE1_CNT_ADDR           BN1_WF_MIB_TOP_TRDR1_ADDR
#define BN1_WF_MIB_TOP_TRDR1_TRX_AGG_RANGE1_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR1_TRX_AGG_RANGE1_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR2_TRX_AGG_RANGE2_CNT_ADDR           BN1_WF_MIB_TOP_TRDR2_ADDR
#define BN1_WF_MIB_TOP_TRDR2_TRX_AGG_RANGE2_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR2_TRX_AGG_RANGE2_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR3_TRX_AGG_RANGE3_CNT_ADDR           BN1_WF_MIB_TOP_TRDR3_ADDR
#define BN1_WF_MIB_TOP_TRDR3_TRX_AGG_RANGE3_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR3_TRX_AGG_RANGE3_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR4_TRX_AGG_RANGE4_CNT_ADDR           BN1_WF_MIB_TOP_TRDR4_ADDR
#define BN1_WF_MIB_TOP_TRDR4_TRX_AGG_RANGE4_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR4_TRX_AGG_RANGE4_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR5_TRX_AGG_RANGE5_CNT_ADDR           BN1_WF_MIB_TOP_TRDR5_ADDR
#define BN1_WF_MIB_TOP_TRDR5_TRX_AGG_RANGE5_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR5_TRX_AGG_RANGE5_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR6_TRX_AGG_RANGE6_CNT_ADDR           BN1_WF_MIB_TOP_TRDR6_ADDR
#define BN1_WF_MIB_TOP_TRDR6_TRX_AGG_RANGE6_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR6_TRX_AGG_RANGE6_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR7_TRX_AGG_RANGE7_CNT_ADDR           BN1_WF_MIB_TOP_TRDR7_ADDR
#define BN1_WF_MIB_TOP_TRDR7_TRX_AGG_RANGE7_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR7_TRX_AGG_RANGE7_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR8_TRX_AGG_RANGE8_CNT_ADDR           BN1_WF_MIB_TOP_TRDR8_ADDR
#define BN1_WF_MIB_TOP_TRDR8_TRX_AGG_RANGE8_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR8_TRX_AGG_RANGE8_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR9_TRX_AGG_RANGE9_CNT_ADDR           BN1_WF_MIB_TOP_TRDR9_ADDR
#define BN1_WF_MIB_TOP_TRDR9_TRX_AGG_RANGE9_CNT_MASK           0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR9_TRX_AGG_RANGE9_CNT_SHFT           0u


#define BN1_WF_MIB_TOP_TRDR10_TRX_AGG_RANGE10_CNT_ADDR         BN1_WF_MIB_TOP_TRDR10_ADDR
#define BN1_WF_MIB_TOP_TRDR10_TRX_AGG_RANGE10_CNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR10_TRX_AGG_RANGE10_CNT_SHFT         0u


#define BN1_WF_MIB_TOP_TRDR11_TRX_AGG_RANGE11_CNT_ADDR         BN1_WF_MIB_TOP_TRDR11_ADDR
#define BN1_WF_MIB_TOP_TRDR11_TRX_AGG_RANGE11_CNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR11_TRX_AGG_RANGE11_CNT_SHFT         0u


#define BN1_WF_MIB_TOP_TRDR12_TRX_AGG_RANGE12_CNT_ADDR         BN1_WF_MIB_TOP_TRDR12_ADDR
#define BN1_WF_MIB_TOP_TRDR12_TRX_AGG_RANGE12_CNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR12_TRX_AGG_RANGE12_CNT_SHFT         0u


#define BN1_WF_MIB_TOP_TRDR13_TRX_AGG_RANGE13_CNT_ADDR         BN1_WF_MIB_TOP_TRDR13_ADDR
#define BN1_WF_MIB_TOP_TRDR13_TRX_AGG_RANGE13_CNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR13_TRX_AGG_RANGE13_CNT_SHFT         0u


#define BN1_WF_MIB_TOP_TRDR14_TRX_AGG_RANGE14_CNT_ADDR         BN1_WF_MIB_TOP_TRDR14_ADDR
#define BN1_WF_MIB_TOP_TRDR14_TRX_AGG_RANGE14_CNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR14_TRX_AGG_RANGE14_CNT_SHFT         0u


#define BN1_WF_MIB_TOP_TRDR15_TRX_AGG_RANGE15_CNT_ADDR         BN1_WF_MIB_TOP_TRDR15_ADDR
#define BN1_WF_MIB_TOP_TRDR15_TRX_AGG_RANGE15_CNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_TRDR15_TRX_AGG_RANGE15_CNT_SHFT         0u


#define BN1_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_ADDR                BN1_WF_MIB_TOP_MSR0_ADDR
#define BN1_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_SHFT                0u


#define BN1_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_ADDR  BN1_WF_MIB_TOP_MSR1_ADDR
#define BN1_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_MASK  0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_SHFT  0u


#define BN1_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_ADDR         BN1_WF_MIB_TOP_MSR2_ADDR
#define BN1_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_SHFT         0u


#define BN1_WF_MIB_TOP_MCTR5_P_CCA_TIME_ADDR                   BN1_WF_MIB_TOP_MCTR5_ADDR
#define BN1_WF_MIB_TOP_MCTR5_P_CCA_TIME_MASK                   0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCTR5_P_CCA_TIME_SHFT                   0u


#define BN1_WF_MIB_TOP_MCTR6_S_CCA_TIME_ADDR                   BN1_WF_MIB_TOP_MCTR6_ADDR
#define BN1_WF_MIB_TOP_MCTR6_S_CCA_TIME_MASK                   0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCTR6_S_CCA_TIME_SHFT                   0u


#define BN1_WF_MIB_TOP_MCTR0_CCA_TIME_ADDR                     BN1_WF_MIB_TOP_MCTR0_ADDR
#define BN1_WF_MIB_TOP_MCTR0_CCA_TIME_MASK                     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCTR0_CCA_TIME_SHFT                     0u


#define BN1_WF_MIB_TOP_MCTR1_S_20BW_CCA_TIME_ADDR              BN1_WF_MIB_TOP_MCTR1_ADDR
#define BN1_WF_MIB_TOP_MCTR1_S_20BW_CCA_TIME_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCTR1_S_20BW_CCA_TIME_SHFT              0u


#define BN1_WF_MIB_TOP_MCTR2_S_40BW_CCA_TIME_ADDR              BN1_WF_MIB_TOP_MCTR2_ADDR
#define BN1_WF_MIB_TOP_MCTR2_S_40BW_CCA_TIME_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCTR2_S_40BW_CCA_TIME_SHFT              0u


#define BN1_WF_MIB_TOP_MCTR3_S_80BW_CCA_TIME_ADDR              BN1_WF_MIB_TOP_MCTR3_ADDR
#define BN1_WF_MIB_TOP_MCTR3_S_80BW_CCA_TIME_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCTR3_S_80BW_CCA_TIME_SHFT              0u


#define BN1_WF_MIB_TOP_MCS2TR0_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR0_ADDR
#define BN1_WF_MIB_TOP_MCS2TR0_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR0_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR1_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR1_ADDR
#define BN1_WF_MIB_TOP_MCS2TR1_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR1_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR2_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR2_ADDR
#define BN1_WF_MIB_TOP_MCS2TR2_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR2_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR3_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR3_ADDR
#define BN1_WF_MIB_TOP_MCS2TR3_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR3_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR4_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR4_ADDR
#define BN1_WF_MIB_TOP_MCS2TR4_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR4_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR5_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR5_ADDR
#define BN1_WF_MIB_TOP_MCS2TR5_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR5_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR6_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR6_ADDR
#define BN1_WF_MIB_TOP_MCS2TR6_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR6_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_MCS2TR7_S_P20BW_ED_TIME_ADDR            BN1_WF_MIB_TOP_MCS2TR7_ADDR
#define BN1_WF_MIB_TOP_MCS2TR7_S_P20BW_ED_TIME_MASK            0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_MCS2TR7_S_P20BW_ED_TIME_SHFT            0u


#define BN1_WF_MIB_TOP_ASCR0_CCA_SAMPLE_IDLE_COUNT_ADDR        BN1_WF_MIB_TOP_ASCR0_ADDR
#define BN1_WF_MIB_TOP_ASCR0_CCA_SAMPLE_IDLE_COUNT_MASK        0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_ASCR0_CCA_SAMPLE_IDLE_COUNT_SHFT        0u


#define BN1_WF_MIB_TOP_ASCR1_CCA_SAMPLE_ACTIVE_COUNT_ADDR      BN1_WF_MIB_TOP_ASCR1_ADDR
#define BN1_WF_MIB_TOP_ASCR1_CCA_SAMPLE_ACTIVE_COUNT_MASK      0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_ASCR1_CCA_SAMPLE_ACTIVE_COUNT_SHFT      0u


#define BN1_WF_MIB_TOP_LLSWA0CR0_WMM_AC0_MIN_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA0CR0_ADDR
#define BN1_WF_MIB_TOP_LLSWA0CR0_WMM_AC0_MIN_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA0CR0_WMM_AC0_MIN_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA0CR1_WMM_AC0_MAX_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA0CR1_ADDR
#define BN1_WF_MIB_TOP_LLSWA0CR1_WMM_AC0_MAX_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA0CR1_WMM_AC0_MAX_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA0CR2_WMM_AC0_BACKOFF_TIME_ADDR     BN1_WF_MIB_TOP_LLSWA0CR2_ADDR
#define BN1_WF_MIB_TOP_LLSWA0CR2_WMM_AC0_BACKOFF_TIME_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA0CR2_WMM_AC0_BACKOFF_TIME_SHFT     0u


#define BN1_WF_MIB_TOP_LLSWA0CR3_WMM_AC0_BACKOFF_COUNT_ADDR    BN1_WF_MIB_TOP_LLSWA0CR3_ADDR
#define BN1_WF_MIB_TOP_LLSWA0CR3_WMM_AC0_BACKOFF_COUNT_MASK    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA0CR3_WMM_AC0_BACKOFF_COUNT_SHFT    0u


#define BN1_WF_MIB_TOP_LLSWA1CR0_WMM_AC1_MIN_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA1CR0_ADDR
#define BN1_WF_MIB_TOP_LLSWA1CR0_WMM_AC1_MIN_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA1CR0_WMM_AC1_MIN_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA1CR1_WMM_AC1_MAX_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA1CR1_ADDR
#define BN1_WF_MIB_TOP_LLSWA1CR1_WMM_AC1_MAX_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA1CR1_WMM_AC1_MAX_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA1CR2_WMM_AC1_BACKOFF_TIME_ADDR     BN1_WF_MIB_TOP_LLSWA1CR2_ADDR
#define BN1_WF_MIB_TOP_LLSWA1CR2_WMM_AC1_BACKOFF_TIME_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA1CR2_WMM_AC1_BACKOFF_TIME_SHFT     0u


#define BN1_WF_MIB_TOP_LLSWA1CR3_WMM_AC1_BACKOFF_COUNT_ADDR    BN1_WF_MIB_TOP_LLSWA1CR3_ADDR
#define BN1_WF_MIB_TOP_LLSWA1CR3_WMM_AC1_BACKOFF_COUNT_MASK    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA1CR3_WMM_AC1_BACKOFF_COUNT_SHFT    0u


#define BN1_WF_MIB_TOP_LLSWA2CR0_WMM_AC2_MIN_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA2CR0_ADDR
#define BN1_WF_MIB_TOP_LLSWA2CR0_WMM_AC2_MIN_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA2CR0_WMM_AC2_MIN_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA2CR1_WMM_AC2_MAX_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA2CR1_ADDR
#define BN1_WF_MIB_TOP_LLSWA2CR1_WMM_AC2_MAX_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA2CR1_WMM_AC2_MAX_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA2CR2_WMM_AC2_BACKOFF_TIME_ADDR     BN1_WF_MIB_TOP_LLSWA2CR2_ADDR
#define BN1_WF_MIB_TOP_LLSWA2CR2_WMM_AC2_BACKOFF_TIME_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA2CR2_WMM_AC2_BACKOFF_TIME_SHFT     0u


#define BN1_WF_MIB_TOP_LLSWA2CR3_WMM_AC2_BACKOFF_COUNT_ADDR    BN1_WF_MIB_TOP_LLSWA2CR3_ADDR
#define BN1_WF_MIB_TOP_LLSWA2CR3_WMM_AC2_BACKOFF_COUNT_MASK    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA2CR3_WMM_AC2_BACKOFF_COUNT_SHFT    0u


#define BN1_WF_MIB_TOP_LLSWA3CR0_WMM_AC3_MIN_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA3CR0_ADDR
#define BN1_WF_MIB_TOP_LLSWA3CR0_WMM_AC3_MIN_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA3CR0_WMM_AC3_MIN_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA3CR1_WMM_AC3_MAX_BACKOFF_TIME_ADDR BN1_WF_MIB_TOP_LLSWA3CR1_ADDR
#define BN1_WF_MIB_TOP_LLSWA3CR1_WMM_AC3_MAX_BACKOFF_TIME_MASK 0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA3CR1_WMM_AC3_MAX_BACKOFF_TIME_SHFT 0u


#define BN1_WF_MIB_TOP_LLSWA3CR2_WMM_AC3_BACKOFF_TIME_ADDR     BN1_WF_MIB_TOP_LLSWA3CR2_ADDR
#define BN1_WF_MIB_TOP_LLSWA3CR2_WMM_AC3_BACKOFF_TIME_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA3CR2_WMM_AC3_BACKOFF_TIME_SHFT     0u


#define BN1_WF_MIB_TOP_LLSWA3CR3_WMM_AC3_BACKOFF_COUNT_ADDR    BN1_WF_MIB_TOP_LLSWA3CR3_ADDR
#define BN1_WF_MIB_TOP_LLSWA3CR3_WMM_AC3_BACKOFF_COUNT_MASK    0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_LLSWA3CR3_WMM_AC3_BACKOFF_COUNT_SHFT    0u


#define BN1_WF_MIB_TOP_QDCCR0_QUE_DELAY_TIME_ADDR              BN1_WF_MIB_TOP_QDCCR0_ADDR
#define BN1_WF_MIB_TOP_QDCCR0_QUE_DELAY_TIME_MASK              0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR0_QUE_DELAY_TIME_SHFT              0u


#define BN1_WF_MIB_TOP_QDCCR1_QUE_MAX_DELAY_TIME_ADDR          BN1_WF_MIB_TOP_QDCCR1_ADDR
#define BN1_WF_MIB_TOP_QDCCR1_QUE_MAX_DELAY_TIME_MASK          0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR1_QUE_MAX_DELAY_TIME_SHFT          0u


#define BN1_WF_MIB_TOP_QDCCR2_QUE_PTA_ABORT_COUNT_ADDR         BN1_WF_MIB_TOP_QDCCR2_ADDR
#define BN1_WF_MIB_TOP_QDCCR2_QUE_PTA_ABORT_COUNT_MASK         0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR2_QUE_PTA_ABORT_COUNT_SHFT         0u


#define BN1_WF_MIB_TOP_QDCCR3_QUE_MAX_PTA_ABORT_COUNT_ADDR     BN1_WF_MIB_TOP_QDCCR3_ADDR
#define BN1_WF_MIB_TOP_QDCCR3_QUE_MAX_PTA_ABORT_COUNT_MASK     0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR3_QUE_MAX_PTA_ABORT_COUNT_SHFT     0u


#define BN1_WF_MIB_TOP_QDCCR4_COEX_RW_TIME_ADDR                BN1_WF_MIB_TOP_QDCCR4_ADDR
#define BN1_WF_MIB_TOP_QDCCR4_COEX_RW_TIME_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR4_COEX_RW_TIME_SHFT                0u


#define BN1_WF_MIB_TOP_QDCCR5_QUE_TX_OK_COUNT_ADDR             BN1_WF_MIB_TOP_QDCCR5_ADDR
#define BN1_WF_MIB_TOP_QDCCR5_QUE_TX_OK_COUNT_MASK             0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR5_QUE_TX_OK_COUNT_SHFT             0u


#define BN1_WF_MIB_TOP_QDCCR6_QUE_TX_COUNT_ADDR                BN1_WF_MIB_TOP_QDCCR6_ADDR
#define BN1_WF_MIB_TOP_QDCCR6_QUE_TX_COUNT_MASK                0xFFFFFFFFu                
#define BN1_WF_MIB_TOP_QDCCR6_QUE_TX_COUNT_SHFT                0u


#define BN1_WF_MIB_TOP_MBRCR0_WF1_RX_TO_ME_CUR_RCPI_ADDR       BN1_WF_MIB_TOP_MBRCR0_ADDR
#define BN1_WF_MIB_TOP_MBRCR0_WF1_RX_TO_ME_CUR_RCPI_MASK       0x0000FF00u                
#define BN1_WF_MIB_TOP_MBRCR0_WF1_RX_TO_ME_CUR_RCPI_SHFT       8u
#define BN1_WF_MIB_TOP_MBRCR0_WF0_RX_TO_ME_CUR_RCPI_ADDR       BN1_WF_MIB_TOP_MBRCR0_ADDR
#define BN1_WF_MIB_TOP_MBRCR0_WF0_RX_TO_ME_CUR_RCPI_MASK       0x000000FFu                
#define BN1_WF_MIB_TOP_MBRCR0_WF0_RX_TO_ME_CUR_RCPI_SHFT       0u


#define BN1_WF_MIB_TOP_MBRCR1_WF1_RX_TO_ME_CUR_WB_RCPI_ADDR    BN1_WF_MIB_TOP_MBRCR1_ADDR
#define BN1_WF_MIB_TOP_MBRCR1_WF1_RX_TO_ME_CUR_WB_RCPI_MASK    0x0000FF00u                
#define BN1_WF_MIB_TOP_MBRCR1_WF1_RX_TO_ME_CUR_WB_RCPI_SHFT    8u
#define BN1_WF_MIB_TOP_MBRCR1_WF0_RX_TO_ME_CUR_WB_RCPI_ADDR    BN1_WF_MIB_TOP_MBRCR1_ADDR
#define BN1_WF_MIB_TOP_MBRCR1_WF0_RX_TO_ME_CUR_WB_RCPI_MASK    0x000000FFu                
#define BN1_WF_MIB_TOP_MBRCR1_WF0_RX_TO_ME_CUR_WB_RCPI_SHFT    0u


#define BN1_WF_MIB_TOP_MBRCR2_WF1_RX_TO_ME_CUR_ADC_RCPI_ADDR   BN1_WF_MIB_TOP_MBRCR2_ADDR
#define BN1_WF_MIB_TOP_MBRCR2_WF1_RX_TO_ME_CUR_ADC_RCPI_MASK   0x0000FF00u                
#define BN1_WF_MIB_TOP_MBRCR2_WF1_RX_TO_ME_CUR_ADC_RCPI_SHFT   8u
#define BN1_WF_MIB_TOP_MBRCR2_WF0_RX_TO_ME_CUR_ADC_RCPI_ADDR   BN1_WF_MIB_TOP_MBRCR2_ADDR
#define BN1_WF_MIB_TOP_MBRCR2_WF0_RX_TO_ME_CUR_ADC_RCPI_MASK   0x000000FFu                
#define BN1_WF_MIB_TOP_MBRCR2_WF0_RX_TO_ME_CUR_ADC_RCPI_SHFT   0u


#define BN1_WF_MIB_TOP_MBRCR3_WF1_RX_TO_ME_CUR_IB_RCPI_ADDR    BN1_WF_MIB_TOP_MBRCR3_ADDR
#define BN1_WF_MIB_TOP_MBRCR3_WF1_RX_TO_ME_CUR_IB_RCPI_MASK    0x0000FF00u                
#define BN1_WF_MIB_TOP_MBRCR3_WF1_RX_TO_ME_CUR_IB_RCPI_SHFT    8u
#define BN1_WF_MIB_TOP_MBRCR3_WF0_RX_TO_ME_CUR_IB_RCPI_ADDR    BN1_WF_MIB_TOP_MBRCR3_ADDR
#define BN1_WF_MIB_TOP_MBRCR3_WF0_RX_TO_ME_CUR_IB_RCPI_MASK    0x000000FFu                
#define BN1_WF_MIB_TOP_MBRCR3_WF0_RX_TO_ME_CUR_IB_RCPI_SHFT    0u


#define BN1_WF_MIB_TOP_MBminRCR0_WF1_RX_TO_ME_MIN_RCPI_ADDR    BN1_WF_MIB_TOP_MBminRCR0_ADDR
#define BN1_WF_MIB_TOP_MBminRCR0_WF1_RX_TO_ME_MIN_RCPI_MASK    0x0000FF00u                
#define BN1_WF_MIB_TOP_MBminRCR0_WF1_RX_TO_ME_MIN_RCPI_SHFT    8u
#define BN1_WF_MIB_TOP_MBminRCR0_WF0_RX_TO_ME_MIN_RCPI_ADDR    BN1_WF_MIB_TOP_MBminRCR0_ADDR
#define BN1_WF_MIB_TOP_MBminRCR0_WF0_RX_TO_ME_MIN_RCPI_MASK    0x000000FFu                
#define BN1_WF_MIB_TOP_MBminRCR0_WF0_RX_TO_ME_MIN_RCPI_SHFT    0u


#define BN1_WF_MIB_TOP_MBminRCR1_WF1_RX_TO_ME_MIN_WB_RCPI_ADDR BN1_WF_MIB_TOP_MBminRCR1_ADDR
#define BN1_WF_MIB_TOP_MBminRCR1_WF1_RX_TO_ME_MIN_WB_RCPI_MASK 0x0000FF00u                
#define BN1_WF_MIB_TOP_MBminRCR1_WF1_RX_TO_ME_MIN_WB_RCPI_SHFT 8u
#define BN1_WF_MIB_TOP_MBminRCR1_WF0_RX_TO_ME_MIN_WB_RCPI_ADDR BN1_WF_MIB_TOP_MBminRCR1_ADDR
#define BN1_WF_MIB_TOP_MBminRCR1_WF0_RX_TO_ME_MIN_WB_RCPI_MASK 0x000000FFu                
#define BN1_WF_MIB_TOP_MBminRCR1_WF0_RX_TO_ME_MIN_WB_RCPI_SHFT 0u


#define BN1_WF_MIB_TOP_MBminRCR2_WF1_RX_TO_ME_MIN_ADC_RCPI_ADDR BN1_WF_MIB_TOP_MBminRCR2_ADDR
#define BN1_WF_MIB_TOP_MBminRCR2_WF1_RX_TO_ME_MIN_ADC_RCPI_MASK 0x0000FF00u                
#define BN1_WF_MIB_TOP_MBminRCR2_WF1_RX_TO_ME_MIN_ADC_RCPI_SHFT 8u
#define BN1_WF_MIB_TOP_MBminRCR2_WF0_RX_TO_ME_MIN_ADC_RCPI_ADDR BN1_WF_MIB_TOP_MBminRCR2_ADDR
#define BN1_WF_MIB_TOP_MBminRCR2_WF0_RX_TO_ME_MIN_ADC_RCPI_MASK 0x000000FFu                
#define BN1_WF_MIB_TOP_MBminRCR2_WF0_RX_TO_ME_MIN_ADC_RCPI_SHFT 0u


#define BN1_WF_MIB_TOP_MBminRCR3_WF1_RX_TO_ME_MIN_IB_RCPI_ADDR BN1_WF_MIB_TOP_MBminRCR3_ADDR
#define BN1_WF_MIB_TOP_MBminRCR3_WF1_RX_TO_ME_MIN_IB_RCPI_MASK 0x0000FF00u                
#define BN1_WF_MIB_TOP_MBminRCR3_WF1_RX_TO_ME_MIN_IB_RCPI_SHFT 8u
#define BN1_WF_MIB_TOP_MBminRCR3_WF0_RX_TO_ME_MIN_IB_RCPI_ADDR BN1_WF_MIB_TOP_MBminRCR3_ADDR
#define BN1_WF_MIB_TOP_MBminRCR3_WF0_RX_TO_ME_MIN_IB_RCPI_MASK 0x000000FFu                
#define BN1_WF_MIB_TOP_MBminRCR3_WF0_RX_TO_ME_MIN_IB_RCPI_SHFT 0u


#define BN1_WF_MIB_TOP_MBMAXRCR0_WF1_RX_TO_ME_MAX_RCPI_ADDR    BN1_WF_MIB_TOP_MBMAXRCR0_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR0_WF1_RX_TO_ME_MAX_RCPI_MASK    0x0000FF00u                
#define BN1_WF_MIB_TOP_MBMAXRCR0_WF1_RX_TO_ME_MAX_RCPI_SHFT    8u
#define BN1_WF_MIB_TOP_MBMAXRCR0_WF0_RX_TO_ME_MAX_RCPI_ADDR    BN1_WF_MIB_TOP_MBMAXRCR0_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR0_WF0_RX_TO_ME_MAX_RCPI_MASK    0x000000FFu                
#define BN1_WF_MIB_TOP_MBMAXRCR0_WF0_RX_TO_ME_MAX_RCPI_SHFT    0u


#define BN1_WF_MIB_TOP_MBMAXRCR1_WF1_RX_TO_ME_MAX_WB_RCPI_ADDR BN1_WF_MIB_TOP_MBMAXRCR1_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR1_WF1_RX_TO_ME_MAX_WB_RCPI_MASK 0x0000FF00u                
#define BN1_WF_MIB_TOP_MBMAXRCR1_WF1_RX_TO_ME_MAX_WB_RCPI_SHFT 8u
#define BN1_WF_MIB_TOP_MBMAXRCR1_WF0_RX_TO_ME_MAX_WB_RCPI_ADDR BN1_WF_MIB_TOP_MBMAXRCR1_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR1_WF0_RX_TO_ME_MAX_WB_RCPI_MASK 0x000000FFu                
#define BN1_WF_MIB_TOP_MBMAXRCR1_WF0_RX_TO_ME_MAX_WB_RCPI_SHFT 0u


#define BN1_WF_MIB_TOP_MBMAXRCR2_WF1_RX_TO_ME_MAX_ADC_RCPI_ADDR BN1_WF_MIB_TOP_MBMAXRCR2_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR2_WF1_RX_TO_ME_MAX_ADC_RCPI_MASK 0x0000FF00u                
#define BN1_WF_MIB_TOP_MBMAXRCR2_WF1_RX_TO_ME_MAX_ADC_RCPI_SHFT 8u
#define BN1_WF_MIB_TOP_MBMAXRCR2_WF0_RX_TO_ME_MAX_ADC_RCPI_ADDR BN1_WF_MIB_TOP_MBMAXRCR2_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR2_WF0_RX_TO_ME_MAX_ADC_RCPI_MASK 0x000000FFu                
#define BN1_WF_MIB_TOP_MBMAXRCR2_WF0_RX_TO_ME_MAX_ADC_RCPI_SHFT 0u


#define BN1_WF_MIB_TOP_MBMAXRCR3_WF1_RX_TO_ME_MAX_IB_RCPI_ADDR BN1_WF_MIB_TOP_MBMAXRCR3_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR3_WF1_RX_TO_ME_MAX_IB_RCPI_MASK 0x0000FF00u                
#define BN1_WF_MIB_TOP_MBMAXRCR3_WF1_RX_TO_ME_MAX_IB_RCPI_SHFT 8u
#define BN1_WF_MIB_TOP_MBMAXRCR3_WF0_RX_TO_ME_MAX_IB_RCPI_ADDR BN1_WF_MIB_TOP_MBMAXRCR3_ADDR
#define BN1_WF_MIB_TOP_MBMAXRCR3_WF0_RX_TO_ME_MAX_IB_RCPI_MASK 0x000000FFu                
#define BN1_WF_MIB_TOP_MBMAXRCR3_WF0_RX_TO_ME_MAX_IB_RCPI_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __BN1_WF_MIB_TOP_REGS_H__
