Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:02:07 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_70/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.070        0.000                      0                 1332        0.014        0.000                      0                 1332        2.132        0.000                       0                  1311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.407}        4.814           207.727         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.070        0.000                      0                 1332        0.014        0.000                      0                 1332        2.132        0.000                       0                  1311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 genblk1[88].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.814ns  (vclock rise@4.814ns - vclock rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.946ns (42.882%)  route 2.592ns (57.118%))
  Logic Levels:           18  (CARRY8=11 LUT2=7)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 6.168 - 4.814 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.811ns (routing 0.001ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1310, routed)        0.811     1.757    genblk1[88].reg_in/clk_IBUF_BUFG
    SLICE_X132Y504       FDRE                                         r  genblk1[88].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y504       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.838 r  genblk1[88].reg_in/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.266     2.104    conv/mul54/O89[0]
    SLICE_X132Y504       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.342 r  conv/mul54/reg_out_reg[7]_i_97/O[5]
                         net (fo=2, routed)           0.368     2.710    conv/add000078/out0_8[5]
    SLICE_X130Y507       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[6])
                                                      0.112     2.822 r  conv/add000078/reg_out_reg[7]_i_184/O[6]
                         net (fo=1, routed)           0.218     3.040    conv/add000078/reg_out_reg[7]_i_184_n_9
    SLICE_X131Y508       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.130 r  conv/add000078/reg_out[7]_i_290/O
                         net (fo=1, routed)           0.016     3.146    conv/add000078/reg_out[7]_i_290_n_0
    SLICE_X131Y508       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.263 r  conv/add000078/reg_out_reg[7]_i_183/CO[7]
                         net (fo=1, routed)           0.026     3.289    conv/add000078/reg_out_reg[7]_i_183_n_0
    SLICE_X131Y509       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.345 r  conv/add000078/reg_out_reg[21]_i_450/O[0]
                         net (fo=1, routed)           0.261     3.606    conv/add000078/reg_out_reg[21]_i_450_n_15
    SLICE_X132Y508       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.642 r  conv/add000078/reg_out[21]_i_313/O
                         net (fo=1, routed)           0.009     3.651    conv/add000078/reg_out[21]_i_313_n_0
    SLICE_X132Y508       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.884 r  conv/add000078/reg_out_reg[21]_i_175/O[5]
                         net (fo=2, routed)           0.346     4.230    conv/add000078/reg_out_reg[21]_i_175_n_10
    SLICE_X129Y512       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.281 r  conv/add000078/reg_out[21]_i_178/O
                         net (fo=1, routed)           0.022     4.303    conv/add000078/reg_out[21]_i_178_n_0
    SLICE_X129Y512       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     4.361 r  conv/add000078/reg_out_reg[21]_i_103/O[5]
                         net (fo=1, routed)           0.172     4.533    conv/add000078/reg_out_reg[21]_i_103_n_10
    SLICE_X127Y512       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.683 r  conv/add000078/reg_out[21]_i_65/O
                         net (fo=1, routed)           0.016     4.699    conv/add000078/reg_out[21]_i_65_n_0
    SLICE_X127Y512       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.816 r  conv/add000078/reg_out_reg[21]_i_41/CO[7]
                         net (fo=1, routed)           0.026     4.842    conv/add000078/reg_out_reg[21]_i_41_n_0
    SLICE_X127Y513       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.898 r  conv/add000078/reg_out_reg[21]_i_31/O[0]
                         net (fo=1, routed)           0.190     5.088    conv/add000078/reg_out_reg[21]_i_31_n_15
    SLICE_X129Y515       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.141 r  conv/add000078/reg_out[21]_i_18/O
                         net (fo=1, routed)           0.015     5.156    conv/add000078/reg_out[21]_i_18_n_0
    SLICE_X129Y515       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.273 r  conv/add000078/reg_out_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.026     5.299    conv/add000078/reg_out_reg[21]_i_5_n_0
    SLICE_X129Y516       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.355 r  conv/add000078/reg_out_reg[21]_i_3/O[0]
                         net (fo=2, routed)           0.233     5.588    conv/add000078/reg_out_reg[21]_i_3_n_15
    SLICE_X128Y515       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.624 r  conv/add000078/reg_out[21]_i_10/O
                         net (fo=1, routed)           0.009     5.633    conv/add000078/reg_out[21]_i_10_n_0
    SLICE_X128Y515       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.220     5.853 r  conv/add000078/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.127     5.980    reg_out/a[22]
    SLICE_X128Y513       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     6.049 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.246     6.295    reg_out/reg_out[21]_i_1_n_0
    SLICE_X127Y513       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.814     4.814 r  
    AP13                                              0.000     4.814 r  clk (IN)
                         net (fo=0)                   0.000     4.814    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.159 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.159    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.159 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.446    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.470 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1310, routed)        0.698     6.168    reg_out/clk_IBUF_BUFG
    SLICE_X127Y513       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.308     6.475    
                         clock uncertainty           -0.035     6.440    
    SLICE_X127Y513       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     6.366    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 demux/genblk1[63].z_reg[63][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Destination:            genblk1[63].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.407ns period=4.814ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.697ns (routing 0.001ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.001ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1310, routed)        0.697     1.353    demux/clk_IBUF_BUFG
    SLICE_X129Y510       FDRE                                         r  demux/genblk1[63].z_reg[63][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y510       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.413 r  demux/genblk1[63].z_reg[63][5]/Q
                         net (fo=1, routed)           0.103     1.516    genblk1[63].reg_in/D[5]
    SLICE_X128Y511       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1310, routed)        0.801     1.747    genblk1[63].reg_in/clk_IBUF_BUFG
    SLICE_X128Y511       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.308     1.440    
    SLICE_X128Y511       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.502    genblk1[63].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.407 }
Period(ns):         4.814
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.814       3.524      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.407       2.132      SLICE_X125Y500  genblk1[115].reg_in/reg_out_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.407       2.132      SLICE_X130Y515  demux/genblk1[29].z_reg[29][0]/C



