{
  "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
  "modules": {
    "$paramod\\controller\\COUNT_TIME_BITS=s32'00000000000000000000000000010000": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\controller",
        "src": "../HDL/logic.v:1.1-49.10"
      },
      "parameter_default_values": {
        "COUNT_TIME_BITS": "00000000000000000000000000010000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "pulse_counter_full": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ready": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "clear": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "running": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$add$../HDL/logic.v:38$56": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "../HDL/logic.v:38.39-38.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
          }
        },
        "$display$../HDL/logic.v:36$55": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": "\t\t\t\t count_time: dec:{16:> 5du} \t bin:{16:>016bu}\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:36.25-36.99"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "EN": [ 57 ],
            "TRG": [ 2 ]
          }
        },
        "$eq$../HDL/logic.v:46$57": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:46.24-46.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "Y": [ 6 ]
          }
        },
        "$eq$../HDL/logic.v:47$58": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:47.24-47.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "1", "0" ],
            "Y": [ 7 ]
          }
        },
        "$eq$../HDL/logic.v:48$59": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:48.24-48.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "0", "1" ],
            "Y": [ 8 ]
          }
        },
        "$procdff$159": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
            "Q": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
          }
        },
        "$procdff$160": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 76, 77 ],
            "Q": [ 58, 59 ]
          }
        },
        "$procmux$125": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:34.24-34.48|../HDL/logic.v:34.21-39.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "S": [ 5 ],
            "Y": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ]
          }
        },
        "$procmux$127": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "B": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 94, 95 ],
            "Y": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ]
          }
        },
        "$procmux$128_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "0", "1" ],
            "Y": [ 94 ]
          }
        },
        "$procmux$129_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "1", "0" ],
            "Y": [ 95 ]
          }
        },
        "$procmux$131": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:17.13-17.16|../HDL/logic.v:17.9-43.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ]
          }
        },
        "$procmux$135": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:34.24-34.48|../HDL/logic.v:34.21-39.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "0", "0" ],
            "S": [ 5 ],
            "Y": [ 112, 113 ]
          }
        },
        "$procmux$137": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 112, 113, "0", "1", 114, 115 ],
            "S": [ 116, 117, 118 ],
            "Y": [ 119, 120 ]
          }
        },
        "$procmux$138_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "0", "1" ],
            "Y": [ 116 ]
          }
        },
        "$procmux$139_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "1", "0" ],
            "Y": [ 117 ]
          }
        },
        "$procmux$140": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:25.25-25.30|../HDL/logic.v:25.21-27.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "1", "0" ],
            "S": [ 4 ],
            "Y": [ 114, 115 ]
          }
        },
        "$procmux$142_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "Y": [ 118 ]
          }
        },
        "$procmux$144": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:17.13-17.16|../HDL/logic.v:17.9-43.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119, 120 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 76, 77 ]
          }
        },
        "$procmux$148": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:34.24-34.48|../HDL/logic.v:34.21-39.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 121 ]
          }
        },
        "$procmux$150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 121 ],
            "S": [ 122 ],
            "Y": [ 123 ]
          }
        },
        "$procmux$151_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58, 59 ],
            "B": [ "0", "1" ],
            "Y": [ 122 ]
          }
        },
        "$procmux$153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:17.13-17.16|../HDL/logic.v:17.9-43.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 57 ]
          }
        }
      },
      "netnames": {
        "$0\\count_time[15:0]": {
          "hide_name": 1,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          }
        },
        "$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 76, 77 ],
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          }
        },
        "$add$../HDL/logic.v:38$56_Y": {
          "hide_name": 1,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "../HDL/logic.v:38.39-38.53"
          }
        },
        "$display$../HDL/logic.v:36$55_EN": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
            "src": "../HDL/logic.v:36.25-36.99"
          }
        },
        "$eq$../HDL/logic.v:34$54_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:34.24-34.48"
          }
        },
        "$eq$../HDL/logic.v:46$57_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:46.24-46.37"
          }
        },
        "$eq$../HDL/logic.v:47$58_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:47.24-47.41"
          }
        },
        "$eq$../HDL/logic.v:48$59_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "../HDL/logic.v:48.24-48.40"
          }
        },
        "$procmux$125_Y": {
          "hide_name": 1,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
          "attributes": {
          }
        },
        "$procmux$126_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$127_Y": {
          "hide_name": 1,
          "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ],
          "attributes": {
          }
        },
        "$procmux$128_CMP": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$procmux$129_CMP": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "$procmux$131_Y": {
          "hide_name": 1,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
          }
        },
        "$procmux$132_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$135_Y": {
          "hide_name": 1,
          "bits": [ 112, 113 ],
          "attributes": {
          }
        },
        "$procmux$136_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$137_Y": {
          "hide_name": 1,
          "bits": [ 119, 120 ],
          "attributes": {
          }
        },
        "$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "$procmux$139_CMP": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "$procmux$140_Y": {
          "hide_name": 1,
          "bits": [ 114, 115 ],
          "attributes": {
          }
        },
        "$procmux$141_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$142_CMP": {
          "hide_name": 1,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "$procmux$144_Y": {
          "hide_name": 1,
          "bits": [ 76, 77 ],
          "attributes": {
          }
        },
        "$procmux$145_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$148_Y": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "$procmux$149_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$150_Y": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$procmux$151_CMP": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$procmux$153_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$procmux$154_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "clear": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:5.24-5.29"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../HDL/logic.v:4.15-4.18"
          }
        },
        "count_time": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
          "attributes": {
            "src": "../HDL/logic.v:13.19-13.29"
          }
        },
        "pulse_counter_full": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:4.32-4.50"
          }
        },
        "ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:5.17-5.22"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:4.20-4.23"
          }
        },
        "running": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../HDL/logic.v:5.31-5.38"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:4.25-4.30"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 58, 59 ],
          "attributes": {
            "src": "../HDL/logic.v:14.15-14.20"
          }
        }
      }
    },
    "$paramod\\counter\\COUNTER_MAX=s32'00000000000000000000000001100100": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\counter",
        "src": "../HDL/logic.v:147.1-178.10"
      },
      "parameter_default_values": {
        "COUNTER_MAX": "00000000000000000000000001100100"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inc": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clear": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "counter_full": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "count_out": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11, 12, 13, 14 ]
        }
      },
      "cells": {
        "$add$../HDL/logic.v:169$41": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "../HDL/logic.v:169.32-169.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ]
          }
        },
        "$display$../HDL/logic.v:170$42": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000001110",
            "FORMAT": "\t\t\t\t pulse count: dec:{7:> 3du} \t bin:{7:>07bu}\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:170.21-170.90"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 8, 9, 10, 11, 12, 13, 14, 8, 9, 10, 11, 12, 13, 14 ],
            "EN": [ 47 ],
            "TRG": [ 2 ]
          }
        },
        "$eq$../HDL/logic.v:166$40": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:166.21-166.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 48 ]
          }
        },
        "$eq$../HDL/logic.v:176$43": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:176.32-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 7 ]
          }
        },
        "$logic_and$../HDL/logic.v:165$39": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 4 ],
            "Y": [ 49 ]
          }
        },
        "$logic_or$../HDL/logic.v:160$36": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:160.13-160.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 5 ],
            "Y": [ 50 ]
          }
        },
        "$procdff$155": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "../HDL/logic.v:158.5-175.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 51, 52, 53, 54, 55, 56, 57 ],
            "Q": [ 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$procmux$61": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:166.21-166.45|../HDL/logic.v:166.17-171.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 48 ],
            "Y": [ 58 ]
          }
        },
        "$procmux$63": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32|../HDL/logic.v:165.13-172.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 58 ],
            "S": [ 49 ],
            "Y": [ 59 ]
          }
        },
        "$procmux$66": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:160.13-160.37|../HDL/logic.v:160.9-174.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ "0" ],
            "S": [ 50 ],
            "Y": [ 47 ]
          }
        },
        "$procmux$69": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:166.21-166.45|../HDL/logic.v:166.17-171.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 48 ],
            "Y": [ 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        "$procmux$71": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32|../HDL/logic.v:165.13-172.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ 60, 61, 62, 63, 64, 65, 66 ],
            "S": [ 49 ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73 ]
          }
        },
        "$procmux$74": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:160.13-160.37|../HDL/logic.v:160.9-174.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67, 68, 69, 70, 71, 72, 73 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 50 ],
            "Y": [ 51, 52, 53, 54, 55, 56, 57 ]
          }
        }
      },
      "netnames": {
        "$0\\counter[6:0]": {
          "hide_name": 1,
          "bits": [ 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "../HDL/logic.v:158.5-175.8"
          }
        },
        "$add$../HDL/logic.v:169$41_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
          "attributes": {
            "src": "../HDL/logic.v:169.32-169.43"
          }
        },
        "$display$../HDL/logic.v:170$42_EN": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
            "src": "../HDL/logic.v:170.21-170.90"
          }
        },
        "$eq$../HDL/logic.v:160$34_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:160.13-160.22"
          }
        },
        "$eq$../HDL/logic.v:160$35_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:160.26-160.37"
          }
        },
        "$eq$../HDL/logic.v:165$37_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.22"
          }
        },
        "$eq$../HDL/logic.v:165$38_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:165.26-165.32"
          }
        },
        "$eq$../HDL/logic.v:166$40_Y": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
            "src": "../HDL/logic.v:166.21-166.45"
          }
        },
        "$eq$../HDL/logic.v:176$43_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:176.32-176.56"
          }
        },
        "$logic_and$../HDL/logic.v:165$39_Y": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32"
          }
        },
        "$logic_or$../HDL/logic.v:160$36_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "../HDL/logic.v:160.13-160.37"
          }
        },
        "$procmux$61_Y": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$procmux$62_CMP": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$procmux$63_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$procmux$64_CMP": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "$procmux$66_Y": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "$procmux$67_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$69_Y": {
          "hide_name": 1,
          "bits": [ 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
          }
        },
        "$procmux$70_CMP": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$procmux$71_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
          }
        },
        "$procmux$72_CMP": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "$procmux$74_Y": {
          "hide_name": 1,
          "bits": [ 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
          }
        },
        "$procmux$75_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "clear": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:149.31-149.36"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../HDL/logic.v:149.16-149.19"
          }
        },
        "count_out": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "../HDL/logic.v:151.27-151.36"
          }
        },
        "counter": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "../HDL/logic.v:156.19-156.26"
          }
        },
        "counter_full": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:150.17-150.29"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:149.38-149.40"
          }
        },
        "inc": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:149.26-149.29"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:149.21-149.24"
          }
        }
      }
    },
    "$paramod\\edge_detector\\RESET_COUNTER_BITS=s32'00000000000000000000000000000010": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\edge_detector",
        "src": "../HDL/logic.v:94.1-145.10"
      },
      "parameter_default_values": {
        "RESET_COUNTER_BITS": "00000000000000000000000000000010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "temp_reset": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$add$../HDL/logic.v:135$50": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "../HDL/logic.v:135.38-135.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
          }
        },
        "$display$../HDL/logic.v:126$47": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000000000",
            "FORMAT": "\t\t\t\t edge detected\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:126.17-126.52"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ ],
            "EN": [ 41 ],
            "TRG": [ 2 ]
          }
        },
        "$display$../HDL/logic.v:133$49": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000000000",
            "FORMAT": "\t\t\t\t reset\n",
            "PRIORITY": "11111111111111111111111111111110",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:133.21-133.48"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ ],
            "EN": [ 42 ],
            "TRG": [ 2 ]
          }
        },
        "$eq$../HDL/logic.v:121$46": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:121.20-121.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43, 44 ],
            "B": [ "1", "0" ],
            "Y": [ 45 ]
          }
        },
        "$eq$../HDL/logic.v:131$48": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:131.20-131.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 46 ]
          }
        },
        "$eq$../HDL/logic.v:143$51": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:143.28-143.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "0", "1" ],
            "Y": [ 6 ]
          }
        },
        "$eq$../HDL/logic.v:144$52": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:144.28-144.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "1", "0" ],
            "Y": [ 5 ]
          }
        },
        "$procdff$156": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 49, 50 ],
            "Q": [ 47, 48 ]
          }
        },
        "$procdff$157": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 51, 52 ],
            "Q": [ 43, 44 ]
          }
        },
        "$procdff$158": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 53, 54 ],
            "Q": [ 7, 8 ]
          }
        },
        "$procmux$101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:131.20-131.63|../HDL/logic.v:131.17-136.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 46 ],
            "Y": [ 55 ]
          }
        },
        "$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 55 ],
            "S": [ 56 ],
            "Y": [ 57 ]
          }
        },
        "$procmux$104_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "0", "1" ],
            "Y": [ 56 ]
          }
        },
        "$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 42 ]
          }
        },
        "$procmux$110": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 58 ],
            "Y": [ 59 ]
          }
        },
        "$procmux$111_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "1", "0" ],
            "Y": [ 58 ]
          }
        },
        "$procmux$113": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ "0" ],
            "S": [ 3 ],
            "Y": [ 41 ]
          }
        },
        "$procmux$118": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43, 44 ],
            "B": [ 4, 43 ],
            "S": [ 60 ],
            "Y": [ 61, 62 ]
          }
        },
        "$procmux$119_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "Y": [ 60 ]
          }
        },
        "$procmux$121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61, 62 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 51, 52 ]
          }
        },
        "$procmux$78": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:131.20-131.63|../HDL/logic.v:131.17-136.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "0", "0" ],
            "S": [ 46 ],
            "Y": [ 63, 64 ]
          }
        },
        "$procmux$80": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 63, 64, "0", "1", 65, 66 ],
            "S": [ 67, 68, 69 ],
            "Y": [ 70, 71 ]
          }
        },
        "$procmux$81_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "0", "1" ],
            "Y": [ 67 ]
          }
        },
        "$procmux$82_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "1", "0" ],
            "Y": [ 68 ]
          }
        },
        "$procmux$83": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:121.20-121.41|../HDL/logic.v:121.17-123.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "1", "0" ],
            "S": [ 45 ],
            "Y": [ 65, 66 ]
          }
        },
        "$procmux$85_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "Y": [ 69 ]
          }
        },
        "$procmux$87": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 49, 50 ]
          }
        },
        "$procmux$91": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:131.20-131.63|../HDL/logic.v:131.17-136.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10 ],
            "B": [ 7, 8 ],
            "S": [ 46 ],
            "Y": [ 72, 73 ]
          }
        },
        "$procmux$93": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ 72, 73, "0", "0" ],
            "S": [ 74, 75 ],
            "Y": [ 76, 77 ]
          }
        },
        "$procmux$94_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "B": [ "0", "1" ],
            "Y": [ 74 ]
          }
        },
        "$procmux$95_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48 ],
            "Y": [ 75 ]
          }
        },
        "$procmux$97": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76, 77 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 53, 54 ]
          }
        }
      },
      "netnames": {
        "$0\\input_buffer[1:0]": {
          "hide_name": 1,
          "bits": [ 51, 52 ],
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          }
        },
        "$0\\reset_counter[1:0]": {
          "hide_name": 1,
          "bits": [ 53, 54 ],
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          }
        },
        "$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 49, 50 ],
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          }
        },
        "$add$../HDL/logic.v:135$50_Y": {
          "hide_name": 1,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "../HDL/logic.v:135.38-135.55"
          }
        },
        "$display$../HDL/logic.v:126$47_EN": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
            "src": "../HDL/logic.v:126.17-126.52"
          }
        },
        "$display$../HDL/logic.v:133$49_EN": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
            "src": "../HDL/logic.v:133.21-133.48"
          }
        },
        "$eq$../HDL/logic.v:110$45_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:110.13-110.22"
          }
        },
        "$eq$../HDL/logic.v:121$46_Y": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
            "src": "../HDL/logic.v:121.20-121.41"
          }
        },
        "$eq$../HDL/logic.v:131$48_Y": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
            "src": "../HDL/logic.v:131.20-131.63"
          }
        },
        "$eq$../HDL/logic.v:143$51_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:143.28-143.42"
          }
        },
        "$eq$../HDL/logic.v:144$52_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:144.28-144.50"
          }
        },
        "$procmux$101_Y": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "$procmux$102_CMP": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$procmux$103_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$procmux$104_CMP": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$procmux$106_Y": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$procmux$107_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$110_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$procmux$111_CMP": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$procmux$113_Y": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "$procmux$114_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$118_Y": {
          "hide_name": 1,
          "bits": [ 61, 62 ],
          "attributes": {
          }
        },
        "$procmux$119_CMP": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "$procmux$121_Y": {
          "hide_name": 1,
          "bits": [ 51, 52 ],
          "attributes": {
          }
        },
        "$procmux$122_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$78_Y": {
          "hide_name": 1,
          "bits": [ 63, 64 ],
          "attributes": {
          }
        },
        "$procmux$79_CMP": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$procmux$80_Y": {
          "hide_name": 1,
          "bits": [ 70, 71 ],
          "attributes": {
          }
        },
        "$procmux$81_CMP": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "$procmux$82_CMP": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$procmux$83_Y": {
          "hide_name": 1,
          "bits": [ 65, 66 ],
          "attributes": {
          }
        },
        "$procmux$84_CMP": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "$procmux$85_CMP": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "$procmux$87_Y": {
          "hide_name": 1,
          "bits": [ 49, 50 ],
          "attributes": {
          }
        },
        "$procmux$88_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$91_Y": {
          "hide_name": 1,
          "bits": [ 72, 73 ],
          "attributes": {
          }
        },
        "$procmux$92_CMP": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$procmux$93_Y": {
          "hide_name": 1,
          "bits": [ 76, 77 ],
          "attributes": {
          }
        },
        "$procmux$94_CMP": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$procmux$95_CMP": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "$procmux$97_Y": {
          "hide_name": 1,
          "bits": [ 53, 54 ],
          "attributes": {
          }
        },
        "$procmux$98_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../HDL/logic.v:96.15-96.18"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:96.25-96.32"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:97.17-97.25"
          }
        },
        "input_buffer": {
          "hide_name": 0,
          "bits": [ 43, 44 ],
          "attributes": {
            "src": "../HDL/logic.v:106.15-106.27"
          }
        },
        "reset_counter": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "../HDL/logic.v:107.19-107.32"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:96.20-96.23"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 47, 48 ],
          "attributes": {
            "src": "../HDL/logic.v:105.15-105.20"
          }
        },
        "temp_reset": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:97.27-97.37"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:3.1-38.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ready": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "running": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "temp_reset": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "count_out": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15 ]
        }
      },
      "cells": {
        "controller_inst": {
          "hide_name": 0,
          "type": "$paramod\\controller\\COUNT_TIME_BITS=s32'00000000000000000000000000010000",
          "parameters": {
          },
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:16.24-16.177"
          },
          "port_directions": {
            "clear": "output",
            "clk": "input",
            "pulse_counter_full": "input",
            "ready": "output",
            "rst": "input",
            "running": "output",
            "start": "input"
          },
          "connections": {
            "clear": [ 16 ],
            "clk": [ 2 ],
            "pulse_counter_full": [ 17 ],
            "ready": [ 6 ],
            "rst": [ 3 ],
            "running": [ 7 ],
            "start": [ 5 ]
          }
        },
        "data_counter_inst": {
          "hide_name": 0,
          "type": "$paramod\\counter\\COUNTER_MAX=s32'00000000000000000000000001100100",
          "parameters": {
          },
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:23.26-23.215"
          },
          "port_directions": {
            "clear": "input",
            "clk": "input",
            "count_out": "output",
            "counter_full": "output",
            "en": "input",
            "inc": "input",
            "rst": "input"
          },
          "connections": {
            "clear": [ 16 ],
            "clk": [ 2 ],
            "count_out": [ 9, 10, 11, 12, 13, 14, 15 ],
            "counter_full": [ 17 ],
            "en": [ 7 ],
            "inc": [ 18 ],
            "rst": [ 3 ]
          }
        },
        "data_edge_detector_inst": {
          "hide_name": 0,
          "type": "$paramod\\edge_detector\\RESET_COUNTER_BITS=s32'00000000000000000000000000000010",
          "parameters": {
          },
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:22.25-22.157"
          },
          "port_directions": {
            "clk": "input",
            "data_in": "input",
            "data_out": "output",
            "rst": "input",
            "temp_reset": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data_in": [ 4 ],
            "data_out": [ 18 ],
            "rst": [ 3 ],
            "temp_reset": [ 8 ]
          }
        }
      },
      "netnames": {
        "clear": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:9.6-9.11"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.11-4.14"
          }
        },
        "count_out": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:6.19-6.28"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.21-4.28"
          }
        },
        "edge_detected": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:12.6-12.19"
          }
        },
        "pulse_counter_full": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:13.6-13.24"
          }
        },
        "ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:5.13-5.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.16-4.19"
          }
        },
        "running": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:5.20-5.27"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.30-4.35"
          }
        },
        "temp_reset": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:5.29-5.39"
          }
        }
      }
    }
  }
}
