{:input (genetic.representation/genetic-representation "../distilledmedium/57432.6677FCBB.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_12, wire1_21, wire2_20, wire3_16, wire4_17, wire5_18, wire6_11);\n  wire \\:missing_edge ;\n  input wire0_12;\n  wire wire0_12;\n  wire wire10_11;\n  wire wire10_12;\n  wire wire13_16;\n  wire wire14_17;\n  wire wire15_18;\n  wire wire19_20;\n  wire wire19_21;\n  input wire1_21;\n  wire wire1_21;\n  output wire2_20;\n  wire wire2_20;\n  output wire3_16;\n  wire wire3_16;\n  output wire4_17;\n  wire wire4_17;\n  output wire5_18;\n  wire wire5_18;\n  output wire6_11;\n  wire wire6_11;\n  wire wire7_13_14_15;\n  wire wire8;\n  wire wire9;\n  assign wire7_13_14_15 = 1'h0;\n  assign wire8 = 1'h1;\n  assign wire9 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire19_21 = wire1_21;\n  assign wire2_20 = wire19_20;\n  assign wire19_20 = wire19_21;\n  assign wire5_18 = wire15_18;\n  assign wire4_17 = wire14_17;\n  assign wire3_16 = wire13_16;\n  assign wire15_18 = wire7_13_14_15;\n  assign wire14_17 = wire7_13_14_15;\n  assign wire13_16 = wire7_13_14_15;\n  assign wire10_12 = wire0_12;\n  assign wire6_11 = wire10_11;\n  assign wire10_11 = wire10_12;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:3.1-45.10\" *)\nmodule postsynth(wire0_12, wire1_21, wire2_20, wire3_16, wire4_17, wire5_18, wire6_11);\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:5.9-5.17\" *)\n  input wire0_12;\n  wire wire0_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:7.8-7.17\" *)\n  wire wire10_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:8.8-8.17\" *)\n  wire wire10_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:9.8-9.17\" *)\n  wire wire13_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:10.8-10.17\" *)\n  wire wire14_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:11.8-11.17\" *)\n  wire wire15_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:12.8-12.17\" *)\n  wire wire19_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:13.8-13.17\" *)\n  wire wire19_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:14.9-14.17\" *)\n  input wire1_21;\n  wire wire1_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:16.10-16.18\" *)\n  output wire2_20;\n  wire wire2_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:18.10-18.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:20.10-20.18\" *)\n  output wire4_17;\n  wire wire4_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:22.10-22.18\" *)\n  output wire5_18;\n  wire wire5_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:24.10-24.18\" *)\n  output wire6_11;\n  wire wire6_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:26.8-26.22\" *)\n  wire wire7_13_14_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:27.8-27.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/16163119.v:28.8-28.13\" *)\n  wire wire9;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11 = wire0_12;\n  assign wire10_12 = wire0_12;\n  assign wire13_16 = 1'h0;\n  assign wire14_17 = 1'h0;\n  assign wire15_18 = 1'h0;\n  assign wire19_20 = wire1_21;\n  assign wire19_21 = wire1_21;\n  assign wire2_20 = wire1_21;\n  assign wire3_16 = 1'h0;\n  assign wire4_17 = 1'h0;\n  assign wire5_18 = 1'h0;\n  assign wire6_11 = wire0_12;\n  assign wire7_13_14_15 = 1'h0;\n  assign wire8 = 1'h1;\n  assign wire9 = 1'h0;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}