

================================================================
== Vitis HLS Report for 'Block_entry_state_re_wr_d_rd_proc_Pipeline_1'
================================================================
* Date:           Thu Nov 20 16:57:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.999 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      513|      513|  5.130 us|  5.130 us|  512|  512|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      511|      511|         1|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     27|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|     55|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln221_fu_88_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln221_fu_94_p2  |      icmp|   0|  0|  14|           9|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          18|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_i_i_i_load  |   9|          2|    9|         18|
    |indvars_iv_i_i_i_fu_34                  |   9|          2|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  27|          6|   19|         38|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |indvars_iv_i_i_i_fu_34  |  9|   0|    9|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 11|   0|   11|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc_Pipeline_1|  return value|
|state_re_i_address1  |  out|    9|   ap_memory|                                    state_re_i|         array|
|state_re_i_ce1       |  out|    1|   ap_memory|                                    state_re_i|         array|
|state_re_i_we1       |  out|    1|   ap_memory|                                    state_re_i|         array|
|state_re_i_d1        |  out|   32|   ap_memory|                                    state_re_i|         array|
|state_im_i_address1  |  out|    9|   ap_memory|                                    state_im_i|         array|
|state_im_i_ce1       |  out|    1|   ap_memory|                                    state_im_i|         array|
|state_im_i_we1       |  out|    1|   ap_memory|                                    state_im_i|         array|
|state_im_i_d1        |  out|   32|   ap_memory|                                    state_im_i|         array|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

