

================================================================
== Synthesis Summary Report of 'edge_detect'
================================================================
+ General Information: 
    * Date:           Tue Apr 23 02:15:50 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_edgedetect
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+-----------+-----------+----------+-----------+--------+----------+---------+----------+-------------+--------------+-----+
    |                          Modules                          | Issue|      |  Latency  |  Latency  | Iteration|           |  Trip  |          |         |          |             |              |     |
    |                          & Loops                          | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval |  Count | Pipelined|  BRAM   |    DSP   |      FF     |      LUT     | URAM|
    +-----------------------------------------------------------+------+------+-----------+-----------+----------+-----------+--------+----------+---------+----------+-------------+--------------+-----+
    |+ edge_detect                                              |     -|  0.00|  105871828|  1.059e+09|         -|  105871829|       -|        no|  58 (3%)|  23 (~0%)|  96091 (17%)|  164274 (59%)|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2    |     -|  0.00|     786530|  7.865e+06|         -|     786530|       -|        no|        -|  14 (~0%)|   4955 (~0%)|    10715 (3%)|    -|
    |  o VITIS_LOOP_12_1_VITIS_LOOP_15_2                        |    II|  7.30|     786528|  7.865e+06|       100|          3|  262144|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_159_1_VITIS_LOOP_160_2  |     -|  0.00|         83|    830.000|         -|         83|       -|        no|        -|         -|    892 (~0%)|    2635 (~0%)|    -|
    |  o VITIS_LOOP_159_1_VITIS_LOOP_160_2                      |     -|  7.30|         81|    810.000|        74|          1|       9|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_173_3_VITIS_LOOP_174_4  |     -|  0.00|    4681980|  4.682e+07|         -|    4681980|       -|        no|        -|   3 (~0%)|   15937 (2%)|   46127 (16%)|    -|
    |  o VITIS_LOOP_173_3_VITIS_LOOP_174_4                      |    II|  7.30|    4681978|  4.682e+07|       197|         18|  260100|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2  |     -|  0.00|         83|    830.000|         -|         83|       -|        no|        -|         -|    892 (~0%)|    2635 (~0%)|    -|
    |  o VITIS_LOOP_120_1_VITIS_LOOP_121_2                      |     -|  7.30|         81|    810.000|        74|          1|       9|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_134_3_VITIS_LOOP_135_4  |     -|  0.00|   49939205|  4.994e+08|         -|   49939205|       -|        no|        -|   3 (~0%)|   14335 (2%)|   45827 (16%)|    -|
    |  o VITIS_LOOP_134_3_VITIS_LOOP_135_4                      |    II|  7.30|   49939203|  4.994e+08|       196|        192|  260100|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2    |     -|  0.00|         83|    830.000|         -|         83|       -|        no|        -|         -|    892 (~0%)|    2635 (~0%)|    -|
    |  o VITIS_LOOP_81_1_VITIS_LOOP_82_2                        |     -|  7.30|         81|    810.000|        74|          1|       9|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_96_4    |     -|  0.00|   49939205|  4.994e+08|         -|   49939205|       -|        no|        -|   3 (~0%)|   14335 (2%)|   45827 (16%)|    -|
    |  o VITIS_LOOP_95_3_VITIS_LOOP_96_4                        |    II|  7.30|   49939203|  4.994e+08|       196|        192|  260100|       yes|        -|         -|            -|             -|    -|
    | + edge_detect_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_193_2  |     -|  0.00|     524363|  5.244e+06|         -|     524363|       -|        no|        -|         -|   40713 (7%)|     3173 (1%)|    -|
    |  o VITIS_LOOP_192_1_VITIS_LOOP_193_2                      |    II|  7.30|     524361|  5.244e+06|        76|          2|  262144|       yes|        -|         -|            -|             -|    -|
    +-----------------------------------------------------------+------+------+-----------+-----------+----------+-----------+--------+----------+---------+----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=58           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | image_rgb_1  | 0x10   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_rgb_2  | 0x14   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_gray_1 | 0x1c   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | image_gray_2 | 0x20   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | temp_buf_1   | 0x28   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | temp_buf_2   | 0x2c   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | filter_1     | 0x34   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | filter_2     | 0x38   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | output_r_1   | 0x40   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2   | 0x44   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| image_rgb  | inout     | int*     |
| image_gray | inout     | int*     |
| temp_buf   | inout     | int*     |
| filter     | inout     | int*     |
| output     | inout     | int*     |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| image_rgb  | m_axi_gmem    | interface |          |                                        |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_1 offset=0x10 range=32  |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_2 offset=0x14 range=32  |
| image_gray | m_axi_gmem    | interface |          |                                        |
| image_gray | s_axi_control | register  | offset   | name=image_gray_1 offset=0x1c range=32 |
| image_gray | s_axi_control | register  | offset   | name=image_gray_2 offset=0x20 range=32 |
| temp_buf   | m_axi_gmem    | interface |          |                                        |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_1 offset=0x28 range=32   |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_2 offset=0x2c range=32   |
| filter     | m_axi_gmem    | interface |          |                                        |
| filter     | s_axi_control | register  | offset   | name=filter_1 offset=0x34 range=32     |
| filter     | s_axi_control | register  | offset   | name=filter_2 offset=0x38 range=32     |
| output     | m_axi_gmem    | interface |          |                                        |
| output     | s_axi_control | interface | offset   |                                        |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 16384  | 512   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+------------+---------------------------------------------------------------------+-----------+--------------+--------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| HW Interface | Variable   | Access Location                                                     | Direction | Burst Status | Length | Loop             | Loop Location                                                       | Resolution | Problem                                                                                |
+--------------+------------+---------------------------------------------------------------------+-----------+--------------+--------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| m_axi_gmem   | image_rgb  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:17:14  | read      | Inferred     | 786432 | VITIS_LOOP_12_1  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:12:21  |            |                                                                                        |
| m_axi_gmem   | image_rgb  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:19:14  | read      | Inferred     | 786432 | VITIS_LOOP_12_1  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:12:21  |            |                                                                                        |
| m_axi_gmem   | image_rgb  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:21:14  | read      | Inferred     | 786432 | VITIS_LOOP_12_1  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:12:21  |            |                                                                                        |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:25:36  | write     | Widened      | 16384  | VITIS_LOOP_15_2  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:15:24  |            |                                                                                        |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:25:36  | write     | Inferred     | 262144 | VITIS_LOOP_12_1  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:12:21  |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:84:25  | read      | Widen Fail   |        | VITIS_LOOP_82_2  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:82:24  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:84:25  | read      | Widen Fail   |        | VITIS_LOOP_82_2  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:82:24  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:84:25  | read      | Inferred     | 9      | VITIS_LOOP_81_1  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:81:21  |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:67 | read      | Widen Fail   |        | VITIS_LOOP_99_6  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:99:30  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:67 | read      | Widen Fail   |        | VITIS_LOOP_99_6  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:99:30  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:28 | read      | Widen Fail   |        | VITIS_LOOP_99_6  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:99:30  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:67 | read      | Fail         |        | VITIS_LOOP_96_4  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:96:24  | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:28 | read      | Fail         |        | VITIS_LOOP_98_5  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:98:27  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:67 | read      | Inferred     | 9      | VITIS_LOOP_98_5  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:98:27  |            |                                                                                        |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:100:28 | read      | Inferred     | 3      | VITIS_LOOP_99_6  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:99:30  |            |                                                                                        |
| m_axi_gmem   | temp_buf   | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:103:64 | write     | Widen Fail   |        | VITIS_LOOP_96_4  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:96:24  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | temp_buf   | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:103:64 | write     | Fail         |        | VITIS_LOOP_95_3  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:95:21  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | temp_buf   | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:103:64 | write     | Inferred     | 510    | VITIS_LOOP_96_4  | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:96:24  |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:123:25 | read      | Widen Fail   |        | VITIS_LOOP_121_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:121:25 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:123:25 | read      | Widen Fail   |        | VITIS_LOOP_121_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:121:25 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:123:25 | read      | Inferred     | 9      | VITIS_LOOP_120_1 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:120:22 |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:67 | read      | Widen Fail   |        | VITIS_LOOP_138_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:138:31 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:67 | read      | Widen Fail   |        | VITIS_LOOP_138_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:138:31 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:28 | read      | Widen Fail   |        | VITIS_LOOP_138_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:138:31 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:67 | read      | Fail         |        | VITIS_LOOP_135_4 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:135:25 | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:28 | read      | Fail         |        | VITIS_LOOP_137_5 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:137:28 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:67 | read      | Inferred     | 9      | VITIS_LOOP_137_5 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:137:28 |            |                                                                                        |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:139:28 | read      | Inferred     | 3      | VITIS_LOOP_138_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:138:31 |            |                                                                                        |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:142:64 | write     | Widen Fail   |        | VITIS_LOOP_135_4 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:135:25 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:142:64 | write     | Fail         |        | VITIS_LOOP_134_3 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:134:22 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:142:64 | write     | Inferred     | 510    | VITIS_LOOP_135_4 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:135:25 |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:162:25 | read      | Widen Fail   |        | VITIS_LOOP_160_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:160:25 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:162:25 | read      | Widen Fail   |        | VITIS_LOOP_160_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:160:25 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:162:25 | read      | Inferred     | 9      | VITIS_LOOP_159_1 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:159:22 |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:67 | read      | Widen Fail   |        | VITIS_LOOP_177_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:177:31 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:67 | read      | Widen Fail   |        | VITIS_LOOP_177_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:177:31 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:28 | read      | Widen Fail   |        | VITIS_LOOP_177_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:177:31 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:67 | read      | Fail         |        | VITIS_LOOP_174_4 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:174:25 | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:28 | read      | Fail         |        | VITIS_LOOP_176_5 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:176:28 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:67 | read      | Inferred     | 9      | VITIS_LOOP_176_5 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:176:28 |            |                                                                                        |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:178:28 | read      | Inferred     | 3      | VITIS_LOOP_177_6 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:177:31 |            |                                                                                        |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:181:64 | write     | Widen Fail   |        | VITIS_LOOP_174_4 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:174:25 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)     |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:181:64 | write     | Fail         |        | VITIS_LOOP_173_3 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:173:22 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:181:64 | write     | Inferred     | 510    | VITIS_LOOP_174_4 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:174:25 |            |                                                                                        |
| m_axi_gmem   |            | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:192:22 | read      | Fail         |        |                  |                                                                     | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region. |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:194:22 | read      | Widened      | 16384  | VITIS_LOOP_193_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:193:25 |            |                                                                                        |
| m_axi_gmem   | image_gray | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:194:22 | read      | Inferred     | 262144 | VITIS_LOOP_192_1 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:192:22 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:195:22 | read      | Widened      | 16384  | VITIS_LOOP_193_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:193:25 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:195:22 | read      | Inferred     | 262144 | VITIS_LOOP_192_1 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:192:22 |            |                                                                                        |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:197:30 | write     | Widened      | 16384  | VITIS_LOOP_193_2 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:193:25 |            |                                                                                        |
| m_axi_gmem   | output     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:197:30 | write     | Inferred     | 262144 | VITIS_LOOP_192_1 | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:192:22 |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:203:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:203:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:204:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:204:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:205:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:205:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:206:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:206:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:207:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:207:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:208:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:208:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:209:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:209:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:210:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:210:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:211:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:211:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:215:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:215:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:216:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:216:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:217:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:217:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:218:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:218:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:219:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:219:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:220:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:220:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:221:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:221:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:222:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:222:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:223:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:223:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:227:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:227:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:228:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:228:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:229:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:229:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:230:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:230:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:231:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:231:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:232:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:232:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:233:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:233:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:234:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:234:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:235:14 | write     | Widen Fail   |        |                  |                                                                     | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | /home/tls/Dev/wonderland/VitisEdgedetect/src/edge_detect.cpp:235:14 | write     | Inferred     | 9      |                  |                                                                     |            |                                                                                        |
+--------------+------------+---------------------------------------------------------------------+-----------+--------------+--------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                                      | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+-----------------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| + edge_detect                                             | 23  |        |                 |      |         |         |
|  + edge_detect_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2   | 14  |        |                 |      |         |         |
|    add_ln12_fu_310_p2                                     |     |        | add_ln12        | add  | fabric  | 0       |
|    add_ln12_1_fu_339_p2                                   |     |        | add_ln12_1      | add  | fabric  | 0       |
|    empty_45_fu_381_p2                                     |     |        | empty_45        | sub  | fabric  | 0       |
|    add_ln17_fu_391_p2                                     |     |        | add_ln17        | add  | fabric  | 0       |
|    add_ln17_1_fu_409_p2                                   |     |        | add_ln17_1      | add  | fabric  | 0       |
|    add_ln17_2_fu_469_p2                                   |     |        | add_ln17_2      | add  | fabric  | 0       |
|    add_ln17_3_fu_487_p2                                   |     |        | add_ln17_3      | add  | fabric  | 0       |
|    add_ln17_4_fu_506_p2                                   |     |        | add_ln17_4      | add  | fabric  | 0       |
|    add_ln17_5_fu_543_p2                                   |     |        | add_ln17_5      | add  | fabric  | 0       |
|    add_ln22_fu_562_p2                                     |     |        | add_ln22        | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U3                       | 11  |        | mul19_i         | dmul | maxdsp  | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U3                       | 11  |        | mul21_i         | dmul | maxdsp  | 5       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                      | 3   |        | add22_i         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U3                       | 11  |        | mul24_i         | dmul | maxdsp  | 5       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                      | 3   |        | add25_i         | dadd | fulldsp | 4       |
|    data_2_fu_736_p2                                       |     |        | data_2          | add  | fabric  | 0       |
|    add_ln317_fu_919_p2                                    |     |        | add_ln317       | add  | fabric  | 0       |
|    sub_ln18_fu_933_p2                                     |     |        | sub_ln18        | sub  | fabric  | 0       |
|    result_1_fu_1005_p2                                    |     |        | result_1        | sub  | fabric  | 0       |
|    add_ln15_fu_573_p2                                     |     |        | add_ln15        | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_159_1_VITIS_LOOP_160_2 | 0   |        |                 |      |         |         |
|    add_ln159_fu_142_p2                                    |     |        | add_ln159       | add  | fabric  | 0       |
|    add_ln159_1_fu_168_p2                                  |     |        | add_ln159_1     | add  | fabric  | 0       |
|    add_ln162_1_fu_226_p2                                  |     |        | add_ln162_1     | add  | fabric  | 0       |
|    neg_fu_300_p2                                          |     |        | neg             | sub  | fabric  | 0       |
|    normal_factor_fu_320_p2                                |     |        | normal_factor   | add  | fabric  | 0       |
|    add_ln160_fu_246_p2                                    |     |        | add_ln160       | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_173_3_VITIS_LOOP_174_4 | 3   |        |                 |      |         |         |
|    add_ln173_fu_692_p2                                    |     |        | add_ln173       | add  | fabric  | 0       |
|    add_ln173_1_fu_718_p2                                  |     |        | add_ln173_1     | add  | fabric  | 0       |
|    empty_fu_746_p2                                        |     |        | empty           | add  | fabric  | 0       |
|    add_ln178_fu_791_p2                                    |     |        | add_ln178       | add  | fabric  | 0       |
|    add_ln178_1_fu_820_p2                                  |     |        | add_ln178_1     | add  | fabric  | 0       |
|    add_ln178_2_fu_854_p2                                  |     |        | add_ln178_2     | add  | fabric  | 0       |
|    add_ln178_3_fu_883_p2                                  |     |        | add_ln178_3     | add  | fabric  | 0       |
|    tmp3_fu_917_p2                                         |     |        | tmp3            | add  | fabric  | 0       |
|    empty_37_fu_926_p2                                     |     |        | empty_37        | add  | fabric  | 0       |
|    add_ln178_4_fu_955_p2                                  |     |        | add_ln178_4     | add  | fabric  | 0       |
|    add_ln178_5_fu_989_p2                                  |     |        | add_ln178_5     | add  | fabric  | 0       |
|    add_ln178_6_fu_1018_p2                                 |     |        | add_ln178_6     | add  | fabric  | 0       |
|    add_ln178_7_fu_1052_p2                                 |     |        | add_ln178_7     | add  | fabric  | 0       |
|    add_ln178_8_fu_1081_p2                                 |     |        | add_ln178_8     | add  | fabric  | 0       |
|    tmp4_fu_1115_p2                                        |     |        | tmp4            | add  | fabric  | 0       |
|    empty_38_fu_1124_p2                                    |     |        | empty_38        | add  | fabric  | 0       |
|    add_ln178_9_fu_1153_p2                                 |     |        | add_ln178_9     | add  | fabric  | 0       |
|    add_ln178_10_fu_1187_p2                                |     |        | add_ln178_10    | add  | fabric  | 0       |
|    add_ln178_11_fu_1216_p2                                |     |        | add_ln178_11    | add  | fabric  | 0       |
|    add_ln178_12_fu_1250_p2                                |     |        | add_ln178_12    | add  | fabric  | 0       |
|    add_ln178_13_fu_1279_p2                                |     |        | add_ln178_13    | add  | fabric  | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178       | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_1     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_2     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_3     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_4     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_5     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_6     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_7     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln178_8     | mul  | auto    | 0       |
|    add_ln178_14_fu_1414_p2                                |     |        | add_ln178_14    | add  | fabric  | 0       |
|    add_ln178_15_fu_1512_p2                                |     |        | add_ln178_15    | add  | fabric  | 0       |
|    add_ln181_fu_1298_p2                                   |     |        | add_ln181       | add  | fabric  | 0       |
|    add_ln181_3_fu_1815_p2                                 |     |        | add_ln181_3     | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_120_1_VITIS_LOOP_121_2 | 0   |        |                 |      |         |         |
|    add_ln120_fu_142_p2                                    |     |        | add_ln120       | add  | fabric  | 0       |
|    add_ln120_1_fu_168_p2                                  |     |        | add_ln120_1     | add  | fabric  | 0       |
|    add_ln123_1_fu_226_p2                                  |     |        | add_ln123_1     | add  | fabric  | 0       |
|    neg2_fu_300_p2                                         |     |        | neg2            | sub  | fabric  | 0       |
|    normal_factor_4_fu_320_p2                              |     |        | normal_factor_4 | add  | fabric  | 0       |
|    add_ln121_fu_246_p2                                    |     |        | add_ln121       | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_134_3_VITIS_LOOP_135_4 | 3   |        |                 |      |         |         |
|    add_ln134_fu_611_p2                                    |     |        | add_ln134       | add  | fabric  | 0       |
|    add_ln134_1_fu_637_p2                                  |     |        | add_ln134_1     | add  | fabric  | 0       |
|    empty_fu_677_p2                                        |     |        | empty           | add  | fabric  | 0       |
|    add_ln139_fu_779_p2                                    |     |        | add_ln139       | add  | fabric  | 0       |
|    add_ln139_1_fu_814_p2                                  |     |        | add_ln139_1     | add  | fabric  | 0       |
|    tmp15_fu_849_p2                                        |     |        | tmp15           | add  | fabric  | 0       |
|    empty_41_fu_858_p2                                     |     |        | empty_41        | add  | fabric  | 0       |
|    add_ln139_2_fu_893_p2                                  |     |        | add_ln139_2     | add  | fabric  | 0       |
|    add_ln139_3_fu_928_p2                                  |     |        | add_ln139_3     | add  | fabric  | 0       |
|    tmp16_fu_963_p2                                        |     |        | tmp16           | add  | fabric  | 0       |
|    empty_42_fu_972_p2                                     |     |        | empty_42        | add  | fabric  | 0       |
|    add_ln139_4_fu_1007_p2                                 |     |        | add_ln139_4     | add  | fabric  | 0       |
|    add_ln139_5_fu_1042_p2                                 |     |        | add_ln139_5     | add  | fabric  | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139       | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_1     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_2     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_3     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_4     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_5     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_6     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_7     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U46                                 | 3   |        | mul_ln139_8     | mul  | auto    | 0       |
|    add_ln139_6_fu_1135_p2                                 |     |        | add_ln139_6     | add  | fabric  | 0       |
|    add_ln139_7_fu_1199_p2                                 |     |        | add_ln139_7     | add  | fabric  | 0       |
|    add_ln142_fu_1416_p2                                   |     |        | add_ln142       | add  | fabric  | 0       |
|    add_ln142_3_fu_713_p2                                  |     |        | add_ln142_3     | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2   | 0   |        |                 |      |         |         |
|    add_ln81_fu_142_p2                                     |     |        | add_ln81        | add  | fabric  | 0       |
|    add_ln81_1_fu_168_p2                                   |     |        | add_ln81_1      | add  | fabric  | 0       |
|    add_ln84_1_fu_226_p2                                   |     |        | add_ln84_1      | add  | fabric  | 0       |
|    neg5_fu_300_p2                                         |     |        | neg5            | sub  | fabric  | 0       |
|    normal_factor_2_fu_320_p2                              |     |        | normal_factor_2 | add  | fabric  | 0       |
|    add_ln82_fu_246_p2                                     |     |        | add_ln82        | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_96_4   | 3   |        |                 |      |         |         |
|    add_ln95_fu_611_p2                                     |     |        | add_ln95        | add  | fabric  | 0       |
|    add_ln95_1_fu_637_p2                                   |     |        | add_ln95_1      | add  | fabric  | 0       |
|    empty_fu_677_p2                                        |     |        | empty           | add  | fabric  | 0       |
|    add_ln100_fu_779_p2                                    |     |        | add_ln100       | add  | fabric  | 0       |
|    add_ln100_1_fu_814_p2                                  |     |        | add_ln100_1     | add  | fabric  | 0       |
|    tmp27_fu_849_p2                                        |     |        | tmp27           | add  | fabric  | 0       |
|    empty_31_fu_858_p2                                     |     |        | empty_31        | add  | fabric  | 0       |
|    add_ln100_2_fu_893_p2                                  |     |        | add_ln100_2     | add  | fabric  | 0       |
|    add_ln100_3_fu_928_p2                                  |     |        | add_ln100_3     | add  | fabric  | 0       |
|    tmp28_fu_963_p2                                        |     |        | tmp28           | add  | fabric  | 0       |
|    empty_32_fu_972_p2                                     |     |        | empty_32        | add  | fabric  | 0       |
|    add_ln100_4_fu_1007_p2                                 |     |        | add_ln100_4     | add  | fabric  | 0       |
|    add_ln100_5_fu_1042_p2                                 |     |        | add_ln100_5     | add  | fabric  | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100       | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_1     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_2     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_3     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_4     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_5     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_6     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_7     | mul  | auto    | 0       |
|    mul_32s_32s_32_1_1_U73                                 | 3   |        | mul_ln100_8     | mul  | auto    | 0       |
|    add_ln100_6_fu_1135_p2                                 |     |        | add_ln100_6     | add  | fabric  | 0       |
|    add_ln100_7_fu_1199_p2                                 |     |        | add_ln100_7     | add  | fabric  | 0       |
|    add_ln103_fu_1416_p2                                   |     |        | add_ln103       | add  | fabric  | 0       |
|    add_ln103_3_fu_713_p2                                  |     |        | add_ln103_3     | add  | fabric  | 0       |
|  + edge_detect_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_193_2 | 0   |        |                 |      |         |         |
|    add_ln192_fu_243_p2                                    |     |        | add_ln192       | add  | fabric  | 0       |
|    add_ln192_1_fu_269_p2                                  |     |        | add_ln192_1     | add  | fabric  | 0       |
|    add_ln194_fu_299_p2                                    |     |        | add_ln194       | add  | fabric  | 0       |
|    add_ln194_1_fu_329_p2                                  |     |        | add_ln194_1     | add  | fabric  | 0       |
|    add_ln195_fu_334_p2                                    |     |        | add_ln195       | add  | fabric  | 0       |
|    neg8_fu_438_p2                                         |     |        | neg8            | sub  | fabric  | 0       |
|    neg11_fu_472_p2                                        |     |        | neg11           | sub  | fabric  | 0       |
|    add_ln193_fu_345_p2                                    |     |        | add_ln193       | add  | fabric  | 0       |
+-----------------------------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| Name                                                    | Usage     | Type      | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                                                         |           |           |      |      |        |            |      |         | Banks            |
+---------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| + edge_detect                                           |           |           | 58   | 0    |        |            |      |         |                  |
|   control_s_axi_U                                       | interface | s_axilite |      |      |        |            |      |         |                  |
|   gmem_m_axi_U                                          | interface | m_axi     | 58   |      |        |            |      |         |                  |
|  + edge_detect_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 |           |           | 0    | 0    |        |            |      |         |                  |
|    mask_table_U                                         | rom_1p    |           |      |      |        | mask_table | auto | 1       | 23, 32, 1        |
+---------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

