Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Thu Mar 23 22:25:04 2017
| Host             : Hogwarts running 64-bit Linux Mint 17.1 Rebecca
| Command          : report_power -file TopModule_power_routed.rpt -pb TopModule_power_summary_routed.pb -rpx TopModule_power_routed.rpx
| Design           : TopModule
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.130 |
| Dynamic (W)              | 0.033 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |      768 |       --- |             --- |
|   LUT as Logic           |     0.005 |      413 |     63400 |            0.65 |
|   LUT as Distributed RAM |    <0.001 |       96 |     19000 |            0.51 |
|   Register               |    <0.001 |      192 |    126800 |            0.15 |
|   CARRY4                 |    <0.001 |        9 |     15850 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |       10 |     63400 |            0.02 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     0.009 |      654 |       --- |             --- |
| I/O                      |     0.017 |       25 |       210 |           11.90 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.016 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| TopModule                       |     0.033 |
|   Alu                           |     0.003 |
|     g1                          |     0.002 |
|   As1                           |     0.001 |
|   As2                           |    <0.001 |
|   Bbl                           |    <0.001 |
|   Buf12                         |    <0.001 |
|   Buf23                         |     0.001 |
|   Buf34                         |    <0.001 |
|   CCG2                          |    <0.001 |
|   CCG3                          |    <0.001 |
|   CCG4                          |    <0.001 |
|   CCGA1                         |    <0.001 |
|   CndBr                         |    <0.001 |
|   FlReg                         |    <0.001 |
|   IO                            |    <0.001 |
|   MultPrtMem                    |     0.003 |
|     blockMem_reg_r1_0_63_0_2    |    <0.001 |
|     blockMem_reg_r1_0_63_3_5    |    <0.001 |
|     blockMem_reg_r1_0_63_6_6    |    <0.001 |
|     blockMem_reg_r1_0_63_7_7    |    <0.001 |
|     blockMem_reg_r1_128_191_0_2 |    <0.001 |
|     blockMem_reg_r1_128_191_3_5 |    <0.001 |
|     blockMem_reg_r1_128_191_6_6 |    <0.001 |
|     blockMem_reg_r1_128_191_7_7 |    <0.001 |
|     blockMem_reg_r1_192_255_0_2 |    <0.001 |
|     blockMem_reg_r1_192_255_3_5 |    <0.001 |
|     blockMem_reg_r1_192_255_6_6 |    <0.001 |
|     blockMem_reg_r1_192_255_7_7 |    <0.001 |
|     blockMem_reg_r1_64_127_0_2  |    <0.001 |
|     blockMem_reg_r1_64_127_3_5  |    <0.001 |
|     blockMem_reg_r1_64_127_6_6  |    <0.001 |
|     blockMem_reg_r1_64_127_7_7  |    <0.001 |
|     blockMem_reg_r2_0_63_0_2    |    <0.001 |
|     blockMem_reg_r2_0_63_3_5    |    <0.001 |
|     blockMem_reg_r2_0_63_6_6    |    <0.001 |
|     blockMem_reg_r2_0_63_7_7    |    <0.001 |
|     blockMem_reg_r2_128_191_0_2 |    <0.001 |
|     blockMem_reg_r2_128_191_3_5 |    <0.001 |
|     blockMem_reg_r2_128_191_6_6 |    <0.001 |
|     blockMem_reg_r2_128_191_7_7 |    <0.001 |
|     blockMem_reg_r2_192_255_0_2 |    <0.001 |
|     blockMem_reg_r2_192_255_3_5 |    <0.001 |
|     blockMem_reg_r2_192_255_6_6 |    <0.001 |
|     blockMem_reg_r2_192_255_7_7 |    <0.001 |
|     blockMem_reg_r2_64_127_0_2  |    <0.001 |
|     blockMem_reg_r2_64_127_3_5  |    <0.001 |
|     blockMem_reg_r2_64_127_6_6  |    <0.001 |
|     blockMem_reg_r2_64_127_7_7  |    <0.001 |
|   OprDc1                        |    <0.001 |
|   OprDc2                        |    <0.001 |
|   PrgCtr                        |    <0.001 |
|   RegArr                        |    <0.001 |
|   RegFl                         |    <0.001 |
|   StkPtr                        |    <0.001 |
|   WBMod                         |    <0.001 |
+---------------------------------+-----------+


