- 👋 Hi, I’m @oumaima341
- 👀 I’m interested in digital design, verilog, systemverilog, VLSI, UVM
- 🌱 I’m currently learning designing digital circuits in verilog
- 💞️ I’m looking to collaborate on projects relevant to microprocessor's design
- 📫 How to reach me: feel free to send me mails to the following adress ara.ki79st@gmail.com

<!---
oumaima341/oumaima341 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
