<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bai_453_dk_16led_sd_au_2ct.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chia_10ena.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="chia_10ena.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="chia_10ena.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dieukhien_chophep.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dieukhien_chophep.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dieukhien_chophep.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_16led_sd_au_2ct.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dk_16led_sd_au_2ct.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dk_16led_sd_au_2ct.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dk_16led_sd_au_2ct.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dk_16led_sd_au_2ct.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dk_16led_sd_au_2ct.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dk_16led_sd_au_2ct.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dk_16led_sd_au_2ct.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dk_16led_sd_au_2ct.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dk_16led_sd_au_2ct.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dk_16led_sd_au_2ct.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dk_16led_sd_au_2ct.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dk_16led_sd_au_2ct.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dk_16led_sd_au_2ct.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dk_16led_sd_au_2ct.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dk_16led_sd_au_2ct.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dk_16led_sd_au_2ct.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dk_16led_sd_au_2ct.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dk_16led_sd_au_2ct.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dk_16led_sd_au_2ct.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_16led_sd_au_2ct.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dk_16led_sd_au_2ct.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dk_16led_sd_au_2ct.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dk_16led_sd_au_2ct_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dk_16led_sd_au_2ct_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dk_16led_sd_au_2ct_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dk_16led_sd_au_2ct_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dk_16led_sd_au_2ct_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dk_16led_sd_au_2ct_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_sd_au_2ct_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_sd_au_2ct_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dk_16led_sd_au_2ct_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dk_16led_sd_au_2ct_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_sd_au_2ct_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dk_16led_sd_au_2ct_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dk_16led_sd_au_2ct_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dk_16led_sd_au_2ct_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dk_16led_sd_au_2ct_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_sd_au_2ct_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sd_pst.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sd_pst.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sd_pst.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sd_tsp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sd_tsp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sd_tsp.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7223763959318081044" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7138101542670620212" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6021639830297295894" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679368341" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9119920257857429654" xil_pn:start_ts="1679368341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679876413" xil_pn:in_ck="2933870024703282508" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6551404773117954209" xil_pn:start_ts="1679876403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.lso"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.ngc"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.ngr"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.prj"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.stx"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.syr"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.xst"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_vhdl.prj"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1679369333" xil_pn:in_ck="875032682667283176" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2903138283706573205" xil_pn:start_ts="1679369333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679876419" xil_pn:in_ck="3342086912735166795" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5976192331011436369" xil_pn:start_ts="1679876413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.bld"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.ngd"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1679876423" xil_pn:in_ck="3342086912735166796" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1679876419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.pcf"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_map.map"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_map.mrp"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_map.ncd"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_map.ngm"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_map.xrpt"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_summary.xml"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679876453" xil_pn:in_ck="2068706727984649829" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1679876423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.ncd"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.pad"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.par"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.ptwx"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.unroutes"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.xpi"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_pad.csv"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_pad.txt"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1679876458" xil_pn:in_ck="1491756889333092320" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1679876453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.bgn"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.bit"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.drc"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679876595" xil_pn:in_ck="1491756889333079466" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1679876593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679876453" xil_pn:in_ck="3342086912735166664" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1679876450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.twr"/>
      <outfile xil_pn:name="dk_16led_sd_au_2ct.twx"/>
    </transform>
  </transforms>

</generated_project>
