

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4'
================================================================
* Date:           Tue Feb 27 22:18:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      306|     5170|  6.120 us|  0.103 ms|  306|  5170|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_52_3_VITIS_LOOP_54_4  |      304|     5168|        20|         19|          1|  16 ~ 272|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     788|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|      84|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     257|    -|
|Register         |        -|     -|     633|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     633|    1129|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32ns_32s_48_1_1_U9   |mul_32ns_32s_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32ns_32s_48_1_1_U11  |mul_32ns_32s_48_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_45_1_1_U8   |mul_32s_32ns_45_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32ns_45_1_1_U10  |mul_32s_32ns_45_1_1  |        0|   3|  0|  21|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  12|  0|  84|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add44_u0_32fixp_fu_671_p2           |         +|   0|  0|  32|          32|          32|
    |empty_67_fu_282_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_68_fu_288_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_73_fu_466_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_76_fu_492_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_79_fu_532_p2                  |         +|   0|  0|  71|          64|          64|
    |indvar_flatten_next_fu_330_p2       |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next16_dup315_fu_344_p2  |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next9_fu_558_p2          |         +|   0|  0|  13|           4|           1|
    |p_mid1228_fu_376_p2                 |         +|   0|  0|  71|          64|          64|
    |p_mid1230_fu_382_p2                 |         +|   0|  0|  71|          64|          64|
    |tmp1_fu_666_p2                      |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |exitcond142_fu_318_p2               |      icmp|   0|  0|   9|           5|           5|
    |exitcond_flatten_fu_324_p2          |      icmp|   0|  0|  11|           9|           9|
    |empty_71_fu_398_p3                  |    select|   0|  0|  62|           1|          62|
    |empty_72_fu_426_p3                  |    select|   0|  0|  62|           1|          62|
    |indvars_iv15_cast_mid2_fu_354_p3    |    select|   0|  0|   4|           1|           4|
    |indvars_iv15_mid2_fu_444_p3         |    select|   0|  0|   5|           1|           5|
    |indvars_iv8_mid2_fu_336_p3          |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 788|         563|         678|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  97|         20|    1|         20|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvars_iv15_load    |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvars_iv8_load     |   9|          2|    4|          8|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |indvar_flatten_fu_120                 |   9|          2|    9|         18|
    |indvars_iv15_fu_116                   |   9|          2|    5|         10|
    |indvars_iv8_fu_112                    |   9|          2|    4|          8|
    |m_axi_gmem_ARADDR                     |  25|          6|   64|        384|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 257|         56|  110|        494|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  19|   0|   19|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond_flatten_reg_717     |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_752     |  32|   0|   32|          0|
    |gmem_addr_1_reg_721          |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_757     |  32|   0|   32|          0|
    |gmem_addr_2_reg_727          |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_762     |  32|   0|   32|          0|
    |gmem_addr_4_reg_733          |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_772     |  32|   0|   32|          0|
    |gmem_addr_5_reg_739          |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_782     |  32|   0|   32|          0|
    |gmem_addr_6_reg_745          |  64|   0|   64|          0|
    |indvar_flatten_fu_120        |   9|   0|    9|          0|
    |indvars_iv15_fu_116          |   5|   0|    5|          0|
    |indvars_iv8_fu_112           |   4|   0|    4|          0|
    |mul28_u0_32fixp_reg_767      |  32|   0|   32|          0|
    |mul38_u0_32fixp_reg_777      |  32|   0|   32|          0|
    |p_cast21_cast_reg_711        |  32|   0|   45|         13|
    |tmp_19_reg_787               |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 633|   0|  646|         13|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                            gmem|       pointer|
|indvars_iv81_cast5   |   in|    4|     ap_none|                              indvars_iv81_cast5|        scalar|
|B                    |   in|   64|     ap_none|                                               B|        scalar|
|A                    |   in|   64|     ap_none|                                               A|        scalar|
|indvars_iv79         |   in|    5|     ap_none|                                    indvars_iv79|        scalar|
|bound                |   in|    9|     ap_none|                                           bound|        scalar|
|p_cast21             |   in|   32|     ap_none|                                        p_cast21|        scalar|
|C                    |   in|   64|     ap_none|                                               C|        scalar|
+---------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 19, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv8 = alloca i32 1"   --->   Operation 23 'alloca' 'indvars_iv8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv15 = alloca i32 1"   --->   Operation 24 'alloca' 'indvars_iv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 26 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast21"   --->   Operation 27 'read' 'p_cast21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bound_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %bound"   --->   Operation 28 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv79_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv79"   --->   Operation 29 'read' 'indvars_iv79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 30 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 31 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv81_cast5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv81_cast5"   --->   Operation 32 'read' 'indvars_iv81_cast5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast21_cast = zext i32 %p_cast21_read"   --->   Operation 33 'zext' 'p_cast21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv15"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %indvars_iv8"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvars_iv8_load = load i4 %indvars_iv8"   --->   Operation 39 'load' 'indvars_iv8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv15_load = load i5 %indvars_iv15"   --->   Operation 40 'load' 'indvars_iv15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv15_load"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv81_cast5_read, i4 %empty, i2 0"   --->   Operation 45 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast83 = zext i10 %tmp_9"   --->   Operation 46 'zext' 'p_cast83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%empty_67 = add i64 %p_cast83, i64 %B_read"   --->   Operation 47 'add' 'empty_67' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.81ns)   --->   "%empty_68 = add i64 %p_cast83, i64 %A_read"   --->   Operation 48 'add' 'empty_68' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63"   --->   Operation 49 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_68, i32 2, i32 63"   --->   Operation 50 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvars_iv8_cast = zext i4 %indvars_iv8_load"   --->   Operation 51 'zext' 'indvars_iv8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.87ns)   --->   "%exitcond142 = icmp_eq  i5 %indvars_iv8_cast, i5 %indvars_iv79_read"   --->   Operation 52 'icmp' 'exitcond142' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.90ns)   --->   "%exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 %bound_read"   --->   Operation 53 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten_load, i9 1"   --->   Operation 54 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc48, void %for.inc51.exitStub"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.58ns)   --->   "%indvars_iv8_mid2 = select i1 %exitcond142, i4 0, i4 %indvars_iv8_load"   --->   Operation 56 'select' 'indvars_iv8_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.09ns)   --->   "%indvars_iv_next16_dup315 = add i5 %indvars_iv15_load, i5 1"   --->   Operation 57 'add' 'indvars_iv_next16_dup315' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_70 = trunc i5 %indvars_iv_next16_dup315"   --->   Operation 58 'trunc' 'empty_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%indvars_iv15_cast_mid2 = select i1 %exitcond142, i4 %empty_70, i4 %empty"   --->   Operation 59 'select' 'indvars_iv15_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv81_cast5_read, i4 %empty_70, i2 0"   --->   Operation 60 'bitconcatenate' 'p_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast83_mid1 = zext i10 %p_mid1"   --->   Operation 61 'zext' 'p_cast83_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.81ns)   --->   "%p_mid1228 = add i64 %p_cast83_mid1, i64 %B_read"   --->   Operation 62 'add' 'p_mid1228' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.81ns)   --->   "%p_mid1230 = add i64 %p_cast83_mid1, i64 %A_read"   --->   Operation 63 'add' 'p_mid1230' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast11_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1228, i32 2, i32 63"   --->   Operation 64 'partselect' 'p_cast11_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%empty_71 = select i1 %exitcond142, i62 %p_cast11_mid1, i62 %p_cast"   --->   Operation 65 'select' 'empty_71' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_load_1_cast_mid2_v = sext i62 %empty_71"   --->   Operation 66 'sext' 'gmem_load_1_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %gmem_load_1_cast_mid2_v"   --->   Operation 67 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast12_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1230, i32 2, i32 63"   --->   Operation 68 'partselect' 'p_cast12_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.62ns)   --->   "%empty_72 = select i1 %exitcond142, i62 %p_cast12_mid1, i62 %p_cast1"   --->   Operation 69 'select' 'empty_72' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_load_2_cast_mid2_v = sext i62 %empty_72"   --->   Operation 70 'sext' 'gmem_load_2_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %gmem_load_2_cast_mid2_v"   --->   Operation 71 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.62ns)   --->   "%indvars_iv15_mid2 = select i1 %exitcond142, i5 %indvars_iv_next16_dup315, i5 %indvars_iv15_load"   --->   Operation 72 'select' 'indvars_iv15_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv8_mid2, i4 %indvars_iv15_cast_mid2, i2 0"   --->   Operation 73 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast85 = zext i10 %tmp_11"   --->   Operation 74 'zext' 'p_cast85' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%empty_73 = add i64 %p_cast85, i64 %A_read"   --->   Operation 75 'add' 'empty_73' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63"   --->   Operation 76 'partselect' 'p_cast2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast20_cast = sext i62 %p_cast2"   --->   Operation 77 'sext' 'p_cast20_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast20_cast"   --->   Operation 78 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.81ns)   --->   "%empty_76 = add i64 %p_cast85, i64 %B_read"   --->   Operation 79 'add' 'empty_76' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63"   --->   Operation 80 'partselect' 'p_cast3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast24_cast = sext i62 %p_cast3"   --->   Operation 81 'sext' 'p_cast24_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %p_cast24_cast"   --->   Operation 82 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv81_cast5_read, i4 %indvars_iv8_mid2, i2 0"   --->   Operation 83 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast86 = zext i10 %tmp_14"   --->   Operation 84 'zext' 'p_cast86' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%empty_79 = add i64 %p_cast86, i64 %C_read"   --->   Operation 85 'add' 'empty_79' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_79, i32 2, i32 63"   --->   Operation 86 'partselect' 'p_cast4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast28_cast = sext i62 %p_cast4"   --->   Operation 87 'sext' 'p_cast28_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast28_cast"   --->   Operation 88 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.01ns)   --->   "%indvars_iv_next9 = add i4 %indvars_iv8_mid2, i4 1"   --->   Operation 89 'add' 'indvars_iv_next9' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten"   --->   Operation 90 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv15_mid2, i5 %indvars_iv15"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 %indvars_iv_next9, i4 %indvars_iv8"   --->   Operation 92 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 166 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 93 [7/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 93 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 94 [6/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 95 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 95 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 96 [5/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 97 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 98 [7/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 98 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 99 [4/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 100 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 101 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [7/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 102 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 103 [3/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 104 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [5/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 105 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 106 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 107 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 108 [2/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 108 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 109 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [4/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 110 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [5/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 111 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 112 [6/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 112 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 113 [1/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1"   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 114 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [3/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 115 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [4/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 116 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 117 [5/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 117 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 118 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1"   --->   Operation 118 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1"   --->   Operation 119 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [2/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 120 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [3/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 121 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [4/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 122 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 123 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2"   --->   Operation 123 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 124 [1/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1"   --->   Operation 124 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [2/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 125 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [3/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 126 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 127 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_4"   --->   Operation 127 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [1/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1"   --->   Operation 128 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 129 [2/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 129 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_load_1_cast_mid2 = sext i32 %gmem_addr_1_read"   --->   Operation 130 'sext' 'gmem_load_1_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_load_4_cast = sext i32 %gmem_addr_4_read"   --->   Operation 131 'sext' 'gmem_load_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (5.48ns)   --->   "%empty_74 = mul i45 %gmem_load_4_cast, i45 %p_cast21_cast"   --->   Operation 132 'mul' 'empty_74' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %empty_74, i32 13, i32 44"   --->   Operation 133 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%mul23_u0_32fixp_cast = zext i32 %tmp_12"   --->   Operation 134 'zext' 'mul23_u0_32fixp_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (5.48ns)   --->   "%empty_75 = mul i48 %mul23_u0_32fixp_cast, i48 %gmem_load_1_cast_mid2"   --->   Operation 135 'mul' 'empty_75' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%mul28_u0_32fixp = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_75, i32 16, i32 47"   --->   Operation 136 'partselect' 'mul28_u0_32fixp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (14.6ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_5"   --->   Operation 137 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 138 [1/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 138 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_load_2_cast_mid2 = sext i32 %gmem_addr_2_read"   --->   Operation 139 'sext' 'gmem_load_2_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%gmem_load_5_cast = sext i32 %gmem_addr_5_read"   --->   Operation 140 'sext' 'gmem_load_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (5.48ns)   --->   "%empty_77 = mul i45 %gmem_load_5_cast, i45 %p_cast21_cast"   --->   Operation 141 'mul' 'empty_77' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %empty_77, i32 13, i32 44"   --->   Operation 142 'partselect' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%mul33_u0_32fixp_cast = zext i32 %tmp_13"   --->   Operation 143 'zext' 'mul33_u0_32fixp_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (5.48ns)   --->   "%empty_78 = mul i48 %mul33_u0_32fixp_cast, i48 %gmem_load_2_cast_mid2"   --->   Operation 144 'mul' 'empty_78' <Predicate = (!exitcond_flatten)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%mul38_u0_32fixp = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_78, i32 16, i32 47"   --->   Operation 145 'partselect' 'mul38_u0_32fixp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_6"   --->   Operation 146 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty_80 = shl i32 %gmem_addr_6_read, i32 16"   --->   Operation 147 'shl' 'empty_80' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %empty_80, i32 %mul38_u0_32fixp"   --->   Operation 148 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 149 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add44_u0_32fixp = add i32 %tmp1, i32 %mul28_u0_32fixp"   --->   Operation 149 'add' 'add44_u0_32fixp' <Predicate = (!exitcond_flatten)> <Delay = 2.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add44_u0_32fixp, i32 16, i32 31"   --->   Operation 150 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (14.6ns)   --->   "%gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1"   --->   Operation 151 'writereq' 'gmem_addr_6_req' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i16 %tmp_19"   --->   Operation 152 'zext' 'tmp_19_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_6, i32 %tmp_19_cast, i4 15"   --->   Operation 153 'write' 'write_ln0' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 154 [5/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6"   --->   Operation 154 'writeresp' 'gmem_addr_6_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 155 [4/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6"   --->   Operation 155 'writeresp' 'gmem_addr_6_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 156 [3/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6"   --->   Operation 156 'writeresp' 'gmem_addr_6_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 157 [2/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6"   --->   Operation 157 'writeresp' 'gmem_addr_6_resp' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 272, i64 0"   --->   Operation 160 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/5] (14.6ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6"   --->   Operation 164 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45"   --->   Operation 165 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ indvars_iv81_cast5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv8              (alloca           ) [ 010000000000000000000]
indvars_iv15             (alloca           ) [ 010000000000000000000]
indvar_flatten           (alloca           ) [ 010000000000000000000]
C_read                   (read             ) [ 000000000000000000000]
p_cast21_read            (read             ) [ 000000000000000000000]
bound_read               (read             ) [ 000000000000000000000]
indvars_iv79_read        (read             ) [ 000000000000000000000]
A_read                   (read             ) [ 000000000000000000000]
B_read                   (read             ) [ 000000000000000000000]
indvars_iv81_cast5_read  (read             ) [ 000000000000000000000]
p_cast21_cast            (zext             ) [ 001111111111110000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000]
indvars_iv8_load         (load             ) [ 000000000000000000000]
indvars_iv15_load        (load             ) [ 000000000000000000000]
indvar_flatten_load      (load             ) [ 000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
empty                    (trunc            ) [ 000000000000000000000]
tmp_9                    (bitconcatenate   ) [ 000000000000000000000]
p_cast83                 (zext             ) [ 000000000000000000000]
empty_67                 (add              ) [ 000000000000000000000]
empty_68                 (add              ) [ 000000000000000000000]
p_cast                   (partselect       ) [ 000000000000000000000]
p_cast1                  (partselect       ) [ 000000000000000000000]
indvars_iv8_cast         (zext             ) [ 000000000000000000000]
exitcond142              (icmp             ) [ 000000000000000000000]
exitcond_flatten         (icmp             ) [ 011111111111111111110]
indvar_flatten_next      (add              ) [ 000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000]
indvars_iv8_mid2         (select           ) [ 000000000000000000000]
indvars_iv_next16_dup315 (add              ) [ 000000000000000000000]
empty_70                 (trunc            ) [ 000000000000000000000]
indvars_iv15_cast_mid2   (select           ) [ 000000000000000000000]
p_mid1                   (bitconcatenate   ) [ 000000000000000000000]
p_cast83_mid1            (zext             ) [ 000000000000000000000]
p_mid1228                (add              ) [ 000000000000000000000]
p_mid1230                (add              ) [ 000000000000000000000]
p_cast11_mid1            (partselect       ) [ 000000000000000000000]
empty_71                 (select           ) [ 000000000000000000000]
gmem_load_1_cast_mid2_v  (sext             ) [ 000000000000000000000]
gmem_addr_1              (getelementptr    ) [ 001111111100000000000]
p_cast12_mid1            (partselect       ) [ 000000000000000000000]
empty_72                 (select           ) [ 000000000000000000000]
gmem_load_2_cast_mid2_v  (sext             ) [ 000000000000000000000]
gmem_addr_2              (getelementptr    ) [ 001111111110000000000]
indvars_iv15_mid2        (select           ) [ 000000000000000000000]
tmp_11                   (bitconcatenate   ) [ 000000000000000000000]
p_cast85                 (zext             ) [ 000000000000000000000]
empty_73                 (add              ) [ 000000000000000000000]
p_cast2                  (partselect       ) [ 000000000000000000000]
p_cast20_cast            (sext             ) [ 000000000000000000000]
gmem_addr_4              (getelementptr    ) [ 001111111111000000000]
empty_76                 (add              ) [ 000000000000000000000]
p_cast3                  (partselect       ) [ 000000000000000000000]
p_cast24_cast            (sext             ) [ 000000000000000000000]
gmem_addr_5              (getelementptr    ) [ 001111111111100000000]
tmp_14                   (bitconcatenate   ) [ 000000000000000000000]
p_cast86                 (zext             ) [ 000000000000000000000]
empty_79                 (add              ) [ 000000000000000000000]
p_cast4                  (partselect       ) [ 000000000000000000000]
p_cast28_cast            (sext             ) [ 000000000000000000000]
gmem_addr_6              (getelementptr    ) [ 011111111111111111111]
indvars_iv_next9         (add              ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000]
gmem_load_1_req          (readreq          ) [ 000000000000000000000]
gmem_addr_1_read         (read             ) [ 000000000011100000000]
gmem_load_2_req          (readreq          ) [ 000000000000000000000]
gmem_addr_2_read         (read             ) [ 000000000001110000000]
gmem_load_4_req          (readreq          ) [ 000000000000000000000]
gmem_addr_4_read         (read             ) [ 000000000000100000000]
gmem_load_5_req          (readreq          ) [ 000000000000000000000]
gmem_load_1_cast_mid2    (sext             ) [ 000000000000000000000]
gmem_load_4_cast         (sext             ) [ 000000000000000000000]
empty_74                 (mul              ) [ 000000000000000000000]
tmp_12                   (partselect       ) [ 000000000000000000000]
mul23_u0_32fixp_cast     (zext             ) [ 000000000000000000000]
empty_75                 (mul              ) [ 000000000000000000000]
mul28_u0_32fixp          (partselect       ) [ 000000000000011000000]
gmem_addr_5_read         (read             ) [ 000000000000010000000]
gmem_load_6_req          (readreq          ) [ 000000000000000000000]
gmem_load_2_cast_mid2    (sext             ) [ 000000000000000000000]
gmem_load_5_cast         (sext             ) [ 000000000000000000000]
empty_77                 (mul              ) [ 000000000000000000000]
tmp_13                   (partselect       ) [ 000000000000000000000]
mul33_u0_32fixp_cast     (zext             ) [ 000000000000000000000]
empty_78                 (mul              ) [ 000000000000000000000]
mul38_u0_32fixp          (partselect       ) [ 000000000000001000000]
gmem_addr_6_read         (read             ) [ 000000000000001000000]
empty_80                 (shl              ) [ 000000000000000000000]
tmp1                     (add              ) [ 000000000000000000000]
add44_u0_32fixp          (add              ) [ 000000000000000000000]
tmp_19                   (partselect       ) [ 000000000000000100000]
gmem_addr_6_req          (writereq         ) [ 000000000000000000000]
tmp_19_cast              (zext             ) [ 000000000000000000000]
write_ln0                (write            ) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000]
empty_69                 (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000]
gmem_addr_6_resp         (writeresp        ) [ 000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indvars_iv81_cast5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv81_cast5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="indvars_iv79">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv79"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bound">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_cast21">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="indvars_iv8_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv8/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvars_iv15_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="C_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_cast21_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast21_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvars_iv79_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv79_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvars_iv81_cast5_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv81_cast5_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_readreq_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="3"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_readreq_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="4"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_writeresp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="5"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_6_req/6 gmem_addr_6_req/14 gmem_addr_6_resp/16 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_1_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="8"/>
<pin id="204" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gmem_addr_2_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="9"/>
<pin id="209" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem_addr_4_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="10"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem_addr_5_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="11"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_6_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="12"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/13 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln0_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="14"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_cast21_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="45" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast21_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvars_iv8_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv8_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvars_iv15_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv15_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="0" index="3" bw="1" slack="0"/>
<pin id="273" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_cast83_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast83/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_67_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="empty_68_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="62" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="3" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_cast1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="62" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvars_iv8_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv8_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond142_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond142/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exitcond_flatten_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten_next_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvars_iv8_mid2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv8_mid2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="indvars_iv_next16_dup315_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next16_dup315/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_70_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_70/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="indvars_iv15_cast_mid2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv15_cast_mid2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_mid1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="1" slack="0"/>
<pin id="367" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_cast83_mid1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast83_mid1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_mid1228_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1228/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_mid1230_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1230/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_cast11_mid1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="62" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast11_mid1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="empty_71_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="62" slack="0"/>
<pin id="401" dir="0" index="2" bw="62" slack="0"/>
<pin id="402" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_71/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="gmem_load_1_cast_mid2_v_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="62" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_1_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="gmem_addr_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_cast12_mid1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="62" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast12_mid1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="empty_72_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="62" slack="0"/>
<pin id="429" dir="0" index="2" bw="62" slack="0"/>
<pin id="430" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_72/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="gmem_load_2_cast_mid2_v_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_2_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="gmem_addr_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="indvars_iv15_mid2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv15_mid2/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_11_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="0"/>
<pin id="457" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_cast85_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast85/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_73_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_73/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_cast2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="62" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_cast20_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="62" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast20_cast/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="gmem_addr_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="empty_76_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_76/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_cast3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="62" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="3" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_cast24_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="62" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast24_cast/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="gmem_addr_5_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_14_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="0" index="3" bw="1" slack="0"/>
<pin id="523" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_cast86_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast86/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="empty_79_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_79/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_cast4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="62" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="7" slack="0"/>
<pin id="543" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_cast28_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="62" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast28_cast/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="gmem_addr_6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="indvars_iv_next9_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next9/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln0_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="0" index="1" bw="9" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln0_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln0_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="4" slack="0"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="gmem_load_1_cast_mid2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="3"/>
<pin id="581" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_1_cast_mid2/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="gmem_load_4_cast_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_4_cast/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="empty_74_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="11"/>
<pin id="588" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_74/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_12_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="45" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="7" slack="0"/>
<pin id="595" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="mul23_u0_32fixp_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul23_u0_32fixp_cast/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="empty_75_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_75/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mul28_u0_32fixp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="48" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="7" slack="0"/>
<pin id="615" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul28_u0_32fixp/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="gmem_load_2_cast_mid2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="3"/>
<pin id="622" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_2_cast_mid2/13 "/>
</bind>
</comp>

<comp id="623" class="1004" name="gmem_load_5_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gmem_load_5_cast/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="empty_77_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="12"/>
<pin id="629" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_77/13 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_13_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="45" slack="0"/>
<pin id="634" dir="0" index="2" bw="5" slack="0"/>
<pin id="635" dir="0" index="3" bw="7" slack="0"/>
<pin id="636" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mul33_u0_32fixp_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul33_u0_32fixp_cast/13 "/>
</bind>
</comp>

<comp id="645" class="1004" name="empty_78_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_78/13 "/>
</bind>
</comp>

<comp id="651" class="1004" name="mul38_u0_32fixp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="48" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="0" index="3" bw="7" slack="0"/>
<pin id="656" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul38_u0_32fixp/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="empty_80_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="0" index="1" bw="6" slack="0"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_80/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="1"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add44_u0_32fixp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add44_u0_32fixp/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_19_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="0" index="3" bw="6" slack="0"/>
<pin id="681" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_19_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/15 "/>
</bind>
</comp>

<comp id="690" class="1005" name="indvars_iv8_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv8 "/>
</bind>
</comp>

<comp id="697" class="1005" name="indvars_iv15_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv15 "/>
</bind>
</comp>

<comp id="704" class="1005" name="indvar_flatten_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="711" class="1005" name="p_cast21_cast_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="45" slack="11"/>
<pin id="713" dir="1" index="1" bw="45" slack="11"/>
</pin_list>
<bind>
<opset="p_cast21_cast "/>
</bind>
</comp>

<comp id="717" class="1005" name="exitcond_flatten_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="721" class="1005" name="gmem_addr_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="gmem_addr_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="gmem_addr_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="3"/>
<pin id="735" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="739" class="1005" name="gmem_addr_5_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="4"/>
<pin id="741" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="745" class="1005" name="gmem_addr_6_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="5"/>
<pin id="747" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="752" class="1005" name="gmem_addr_1_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="3"/>
<pin id="754" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="gmem_addr_2_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="3"/>
<pin id="759" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="gmem_addr_4_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="mul28_u0_32fixp_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul28_u0_32fixp "/>
</bind>
</comp>

<comp id="772" class="1005" name="gmem_addr_5_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul38_u0_32fixp_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul38_u0_32fixp "/>
</bind>
</comp>

<comp id="782" class="1005" name="gmem_addr_6_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_19_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="90" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="94" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="239"><net_src comp="130" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="160" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="154" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="278" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="148" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="64" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="288" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="255" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="142" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="261" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="136" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="261" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="318" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="255" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="258" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="318" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="264" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="160" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="350" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="154" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="372" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="148" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="318" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="388" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="294" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="382" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="431"><net_src comp="318" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="416" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="304" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="0" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="318" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="344" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="258" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="336" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="354" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="148" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="0" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="462" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="154" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="160" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="336" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="531"><net_src comp="518" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="124" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="60" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="64" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="0" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="336" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="330" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="444" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="558" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="80" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="590" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="579" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="42" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="84" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="637"><net_src comp="76" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="626" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="78" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="631" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="620" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="42" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="84" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="665"><net_src comp="42" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="671" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="42" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="88" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="693"><net_src comp="112" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="700"><net_src comp="116" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="707"><net_src comp="120" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="714"><net_src comp="236" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="720"><net_src comp="324" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="410" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="730"><net_src comp="438" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="736"><net_src comp="486" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="742"><net_src comp="512" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="748"><net_src comp="552" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="755"><net_src comp="201" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="760"><net_src comp="206" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="765"><net_src comp="211" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="770"><net_src comp="610" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="775"><net_src comp="216" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="780"><net_src comp="651" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="785"><net_src comp="221" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="790"><net_src comp="676" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="686" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 15 16 17 18 19 20 }
 - Input state : 
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : indvars_iv81_cast5 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : B | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : A | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : indvars_iv79 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : bound | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : p_cast21 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 : C | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvars_iv8_load : 1
		indvars_iv15_load : 1
		indvar_flatten_load : 1
		empty : 2
		tmp_9 : 3
		p_cast83 : 4
		empty_67 : 5
		empty_68 : 5
		p_cast : 6
		p_cast1 : 6
		indvars_iv8_cast : 2
		exitcond142 : 3
		exitcond_flatten : 2
		indvar_flatten_next : 2
		br_ln0 : 3
		indvars_iv8_mid2 : 4
		indvars_iv_next16_dup315 : 2
		empty_70 : 3
		indvars_iv15_cast_mid2 : 4
		p_mid1 : 4
		p_cast83_mid1 : 5
		p_mid1228 : 6
		p_mid1230 : 6
		p_cast11_mid1 : 7
		empty_71 : 8
		gmem_load_1_cast_mid2_v : 9
		gmem_addr_1 : 10
		p_cast12_mid1 : 7
		empty_72 : 8
		gmem_load_2_cast_mid2_v : 9
		gmem_addr_2 : 10
		indvars_iv15_mid2 : 4
		tmp_11 : 5
		p_cast85 : 6
		empty_73 : 7
		p_cast2 : 8
		p_cast20_cast : 9
		gmem_addr_4 : 10
		empty_76 : 7
		p_cast3 : 8
		p_cast24_cast : 9
		gmem_addr_5 : 10
		tmp_14 : 5
		p_cast86 : 6
		empty_79 : 7
		p_cast4 : 8
		p_cast28_cast : 9
		gmem_addr_6 : 10
		indvars_iv_next9 : 5
		store_ln0 : 3
		store_ln0 : 5
		store_ln0 : 6
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_74 : 1
		tmp_12 : 2
		mul23_u0_32fixp_cast : 3
		empty_75 : 4
		mul28_u0_32fixp : 5
	State 13
		empty_77 : 1
		tmp_13 : 2
		mul33_u0_32fixp_cast : 3
		empty_78 : 4
		mul38_u0_32fixp : 5
	State 14
		add44_u0_32fixp : 1
		tmp_19 : 2
	State 15
		write_ln0 : 1
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |           empty_67_fu_282           |    0    |    0    |    71   |
|          |           empty_68_fu_288           |    0    |    0    |    71   |
|          |      indvar_flatten_next_fu_330     |    0    |    0    |    16   |
|          |   indvars_iv_next16_dup315_fu_344   |    0    |    0    |    13   |
|          |           p_mid1228_fu_376          |    0    |    0    |    71   |
|    add   |           p_mid1230_fu_382          |    0    |    0    |    71   |
|          |           empty_73_fu_466           |    0    |    0    |    71   |
|          |           empty_76_fu_492           |    0    |    0    |    71   |
|          |           empty_79_fu_532           |    0    |    0    |    71   |
|          |       indvars_iv_next9_fu_558       |    0    |    0    |    13   |
|          |             tmp1_fu_666             |    0    |    0    |    32   |
|          |        add44_u0_32fixp_fu_671       |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |       indvars_iv8_mid2_fu_336       |    0    |    0    |    4    |
|          |    indvars_iv15_cast_mid2_fu_354    |    0    |    0    |    4    |
|  select  |           empty_71_fu_398           |    0    |    0    |    62   |
|          |           empty_72_fu_426           |    0    |    0    |    62   |
|          |       indvars_iv15_mid2_fu_444      |    0    |    0    |    5    |
|----------|-------------------------------------|---------|---------|---------|
|          |           empty_74_fu_585           |    3    |    0    |    21   |
|    mul   |           empty_75_fu_604           |    3    |    0    |    21   |
|          |           empty_77_fu_626           |    3    |    0    |    21   |
|          |           empty_78_fu_645           |    3    |    0    |    21   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |          exitcond142_fu_318         |    0    |    0    |    9    |
|          |       exitcond_flatten_fu_324       |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|
|          |          C_read_read_fu_124         |    0    |    0    |    0    |
|          |      p_cast21_read_read_fu_130      |    0    |    0    |    0    |
|          |        bound_read_read_fu_136       |    0    |    0    |    0    |
|          |    indvars_iv79_read_read_fu_142    |    0    |    0    |    0    |
|          |          A_read_read_fu_148         |    0    |    0    |    0    |
|   read   |          B_read_read_fu_154         |    0    |    0    |    0    |
|          | indvars_iv81_cast5_read_read_fu_160 |    0    |    0    |    0    |
|          |     gmem_addr_1_read_read_fu_201    |    0    |    0    |    0    |
|          |     gmem_addr_2_read_read_fu_206    |    0    |    0    |    0    |
|          |     gmem_addr_4_read_read_fu_211    |    0    |    0    |    0    |
|          |     gmem_addr_5_read_read_fu_216    |    0    |    0    |    0    |
|          |     gmem_addr_6_read_read_fu_221    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          grp_readreq_fu_166         |    0    |    0    |    0    |
|  readreq |          grp_readreq_fu_173         |    0    |    0    |    0    |
|          |          grp_readreq_fu_180         |    0    |    0    |    0    |
|          |          grp_readreq_fu_187         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_194        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_227       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         p_cast21_cast_fu_236        |    0    |    0    |    0    |
|          |           p_cast83_fu_278           |    0    |    0    |    0    |
|          |       indvars_iv8_cast_fu_314       |    0    |    0    |    0    |
|          |         p_cast83_mid1_fu_372        |    0    |    0    |    0    |
|   zext   |           p_cast85_fu_462           |    0    |    0    |    0    |
|          |           p_cast86_fu_528           |    0    |    0    |    0    |
|          |     mul23_u0_32fixp_cast_fu_600     |    0    |    0    |    0    |
|          |     mul33_u0_32fixp_cast_fu_641     |    0    |    0    |    0    |
|          |          tmp_19_cast_fu_686         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |             empty_fu_264            |    0    |    0    |    0    |
|          |           empty_70_fu_350           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_9_fu_268            |    0    |    0    |    0    |
|bitconcatenate|            p_mid1_fu_362            |    0    |    0    |    0    |
|          |            tmp_11_fu_452            |    0    |    0    |    0    |
|          |            tmp_14_fu_518            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            p_cast_fu_294            |    0    |    0    |    0    |
|          |            p_cast1_fu_304           |    0    |    0    |    0    |
|          |         p_cast11_mid1_fu_388        |    0    |    0    |    0    |
|          |         p_cast12_mid1_fu_416        |    0    |    0    |    0    |
|          |            p_cast2_fu_472           |    0    |    0    |    0    |
|partselect|            p_cast3_fu_498           |    0    |    0    |    0    |
|          |            p_cast4_fu_538           |    0    |    0    |    0    |
|          |            tmp_12_fu_590            |    0    |    0    |    0    |
|          |        mul28_u0_32fixp_fu_610       |    0    |    0    |    0    |
|          |            tmp_13_fu_631            |    0    |    0    |    0    |
|          |        mul38_u0_32fixp_fu_651       |    0    |    0    |    0    |
|          |            tmp_19_fu_676            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |    gmem_load_1_cast_mid2_v_fu_406   |    0    |    0    |    0    |
|          |    gmem_load_2_cast_mid2_v_fu_434   |    0    |    0    |    0    |
|          |         p_cast20_cast_fu_482        |    0    |    0    |    0    |
|          |         p_cast24_cast_fu_508        |    0    |    0    |    0    |
|   sext   |         p_cast28_cast_fu_548        |    0    |    0    |    0    |
|          |     gmem_load_1_cast_mid2_fu_579    |    0    |    0    |    0    |
|          |       gmem_load_4_cast_fu_582       |    0    |    0    |    0    |
|          |     gmem_load_2_cast_mid2_fu_620    |    0    |    0    |    0    |
|          |       gmem_load_5_cast_fu_623       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|    shl   |           empty_80_fu_661           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    12   |    0    |   844   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|exitcond_flatten_reg_717|    1   |
|gmem_addr_1_read_reg_752|   32   |
|   gmem_addr_1_reg_721  |   32   |
|gmem_addr_2_read_reg_757|   32   |
|   gmem_addr_2_reg_727  |   32   |
|gmem_addr_4_read_reg_762|   32   |
|   gmem_addr_4_reg_733  |   32   |
|gmem_addr_5_read_reg_772|   32   |
|   gmem_addr_5_reg_739  |   32   |
|gmem_addr_6_read_reg_782|   32   |
|   gmem_addr_6_reg_745  |   32   |
| indvar_flatten_reg_704 |    9   |
|  indvars_iv15_reg_697  |    5   |
|   indvars_iv8_reg_690  |    4   |
| mul28_u0_32fixp_reg_767|   32   |
| mul38_u0_32fixp_reg_777|   32   |
|  p_cast21_cast_reg_711 |   45   |
|     tmp_19_reg_787     |   16   |
+------------------------+--------+
|          Total         |   464  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_194 |  p0  |   3  |   1  |    3   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    3   || 0.858143|
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   844  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |   464  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    0   |   464  |   844  |
+-----------+--------+--------+--------+--------+
