# Hi there, I'm Vikas ğŸ‘‹  

<img align="top" alt="GIF" height="170px" src="https://media.giphy.com/media/L1R1tvI9svkIWwpVYr/giphy.gif" />  

## I'm an Electronics and Telecommunication Engineer and a Passionate Developer  

- ğŸ‘¨â€ğŸ’» Graduated from **TKM College of Engineering, Kollam**.  
- ğŸ› ï¸ Specializing in **UVM, SystemVerilog, SVA, and Embedded Systems**.  
- ğŸŒŸ Enthusiastic about **innovating digital designs for real-world applications**.  
- âš¡ Fun fact: I love athletics!  

---

<img align="right" src="http://estruyf-github.azurewebsites.net/api/VisitorHit?user=Vk13io&repo=Bgstatic&countColor=%237B1E7B"/>  

### Connect with Me ğŸ“  

[<img align="left" alt="Vikas K | LinkedIn" height="30px" src="https://cdn-icons-png.flaticon.com/512/174/174857.png"/>](https://www.linkedin.com/in/-vikask/)  

<br/>  

---

### Featured Projects ğŸš€  

- [**SPI Controller**](https://github.com/Vk13io/SPI-controller)  
   Designed and implemented an SPI controller in Verilog for efficient serial communication.
  
- [**Amazon Stock Price Predictor**](https://github.com/Vk13io/Stock-price-prediction)  
   Built a machine learning model to predict Amazon stock prices with advanced regression techniques.  

- [**Single-Port RAM**](https://github.com/Vk13io/Single-port-Ram)  
   Implemented a Verilog-based single-port RAM, optimizing memory access for embedded systems.  

---

### Skills ğŸ› ï¸  

- **Languages & Programming**: Python, C, C++, Verilog, SystemVerilog  
- **Hardware Description & Verification**: Digital Design, UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions)  
- **Tools & Platforms**: Xilinx ISE, Xilinx Vivado, Questasim, VC Spyglass, Google Colab, Git  
- **Frameworks & Libraries**: NumPy, Pandas, Scikit-learn, Keras, TensorFlow  
- **Specializations**: Embedded Systems, RTL Design, Test Automation, Data Analysis  

---

### Languages and Tools ğŸ› ï¸  

<p align="center">  
<img src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/python/python.png" alt="Python" height="40" style="vertical-align:top; margin:4px">  
<img src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/cpp/cpp.png" alt="C++" height="40" style="vertical-align:top; margin:4px">  
<img src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/c/c.png" alt="C" height="40" style="vertical-align:top; margin:4px">  
<img src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/arduino/arduino.png" alt="Arduino" height="40" style="vertical-align:top; margin:4px">
<img src="https://img.icons8.com/color/48/000000/verilog.png" alt="Verilog" height="40" style="vertical-align:top; margin:4px">
<img src="https://img.icons8.com/color/48/000000/system-verilog.png" alt="SystemVerilog" height="40" style="vertical-align:top; margin:4px">
<img src="https://img.icons8.com/color/48/000000/visual-studio-code-2019.png" alt="VS Code" height="40" style="vertical-align:top; margin:4px">

<img src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/git/git.png" alt="Git" height="40" style="vertical-align:top; margin:4px">  
<img src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/bootstrap/bootstrap.png" alt="Bootstrap" height="40" style="vertical-align:top; margin:4px">  
</p>  

---

<h2 align="center"> GitHub Statistics ğŸ“ˆ </h2>  

<div align="center">  
  <a href="">  
    <img align="center" src="https://github-readme-stats-sigma-five.vercel.app/api?username=Vk13io&show_icons=true&include_all_commits=true&count_private=true&theme=react&line_height=40" />  
  </a>  
  <a href="">  
    <img align="center" src="https://github-readme-stats.vercel.app/api/top-langs/?username=Vk13io&theme=react&line_height=40&hide=css"/>  
  </a>  
</div>  

---
