{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698681169512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698681169513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 16:52:49 2023 " "Processing started: Mon Oct 30 16:52:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698681169513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681169513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compas -c compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off compas -c compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681169513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698681169930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698681169930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-bhv " "Found design unit 1: MAE-bhv" {  } { { "MAE.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/MAE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181239 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Found entity 1: MAE" {  } { { "MAE.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/MAE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider1khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider1khz-bhv " "Found design unit 1: divider1khz-bhv" {  } { { "divider1khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/divider1khz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181241 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider1khz " "Found entity 1: divider1khz" {  } { { "divider1khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/divider1khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider10khz-bhv " "Found design unit 1: divider10khz-bhv" {  } { { "divider10khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/divider10khz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181243 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider10khz " "Found entity 1: divider10khz" {  } { { "divider10khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/divider10khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider1hz-bhv " "Found design unit 1: divider1hz-bhv" {  } { { "divider1hz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/divider1hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181245 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider1hz " "Found entity 1: divider1hz" {  } { { "divider1hz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/divider1hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-comp " "Found design unit 1: compteur-comp" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compteur.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181246 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compteur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8Bit-bhv " "Found design unit 1: Register8Bit-bhv" {  } { { "Register8Bit.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/Register8Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8Bit " "Found entity 1: Register8Bit" {  } { { "Register8Bit.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/Register8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-bhv " "Found design unit 1: compas-bhv" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181251 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698681181251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compas " "Elaborating entity \"compas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698681181286 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_valid compas.vhd(10) " "VHDL Signal Declaration warning at compas.vhd(10): used implicit default value for signal \"data_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698681181287 "|compas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entree_timer compas.vhd(24) " "Verilog HDL or VHDL warning at compas.vhd(24): object \"entree_timer\" assigned a value but never read" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698681181287 "|compas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_div1khz compas.vhd(27) " "Verilog HDL or VHDL warning at compas.vhd(27): object \"clk_div1khz\" assigned a value but never read" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698681181287 "|compas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE MAE:mac " "Elaborating entity \"MAE\" for hierarchy \"MAE:mac\"" {  } { { "compas.vhd" "mac" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698681181288 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fin MAE.vhd(70) " "VHDL Process Statement warning at MAE.vhd(70): signal \"fin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAE.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/MAE.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698681181289 "|MAE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider10khz divider10khz:div_10khz " "Elaborating entity \"divider10khz\" for hierarchy \"divider10khz:div_10khz\"" {  } { { "compas.vhd" "div_10khz" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698681181290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider1khz divider1khz:div_1khz " "Elaborating entity \"divider1khz\" for hierarchy \"divider1khz:div_1khz\"" {  } { { "compas.vhd" "div_1khz" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698681181291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compt " "Elaborating entity \"compteur\" for hierarchy \"compteur:compt\"" {  } { { "compas.vhd" "compt" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698681181292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset compteur.vhd(20) " "VHDL Process Statement warning at compteur.vhd(20): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compteur.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698681181293 "|compas|compteur:compt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8Bit Register8Bit:registre " "Elaborating entity \"Register8Bit\" for hierarchy \"Register8Bit:registre\"" {  } { { "compas.vhd" "registre" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698681181293 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698681181690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[0\] GND " "Pin \"data_compas\[0\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[1\] GND " "Pin \"data_compas\[1\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[2\] GND " "Pin \"data_compas\[2\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[3\] GND " "Pin \"data_compas\[3\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[4\] GND " "Pin \"data_compas\[4\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[5\] GND " "Pin \"data_compas\[5\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[6\] GND " "Pin \"data_compas\[6\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[7\] GND " "Pin \"data_compas\[7\]\" is stuck at GND" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698681181734 "|compas|data_compas[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698681181734 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698681181740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698681181852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698681181852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "continu " "No output dependent on input pin \"continu\"" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698681181883 "|compas|continu"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raz_n " "No output dependent on input pin \"raz_n\"" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698681181883 "|compas|raz_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698681181883 "|compas|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_pwm " "No output dependent on input pin \"in_pwm\"" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698681181883 "|compas|in_pwm"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop " "No output dependent on input pin \"start_stop\"" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compas/compas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698681181883 "|compas|start_stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698681181883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698681181883 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698681181883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698681181883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698681181905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 16:53:01 2023 " "Processing ended: Mon Oct 30 16:53:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698681181905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698681181905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698681181905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698681181905 ""}
