

================================================================
== Vivado HLS Report for 'PE_11_19_s'
================================================================
* Date:           Thu May 27 10:10:26 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.342 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36| 0.120 us | 0.120 us |   36|   36|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       34|       34|        27|          1|          1|     9|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0579 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0580 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1260 = alloca float"   --->   Operation 33 'alloca' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1261 = alloca float"   --->   Operation 34 'alloca' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1262 = alloca float"   --->   Operation 35 'alloca' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1263 = alloca float"   --->   Operation 36 'alloca' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1264 = alloca float"   --->   Operation 37 'alloca' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1265 = alloca float"   --->   Operation 38 'alloca' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1266 = alloca float"   --->   Operation 39 'alloca' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1267 = alloca float"   --->   Operation 40 'alloca' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_0403_0 = phi i5 [ 11, %0 ], [ %c2_V, %hls_label_236_end ]"   --->   Operation 46 'phi' 'p_0403_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln315 = icmp eq i5 %p_0403_0, -12" [src/kernel_kernel.cpp:315]   --->   Operation 47 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_236_begin" [src/kernel_kernel.cpp:315]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_0403_0, 11" [src/kernel_kernel.cpp:336]   --->   Operation 50 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 51 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 52 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 18)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 53 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 17)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 54 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 16)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 55 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 15)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 56 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 14)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 57 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 58 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 == 12)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 59 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0403_0 != 12 & p_0403_0 != 13 & p_0403_0 != 14 & p_0403_0 != 15 & p_0403_0 != 16 & p_0403_0 != 17 & p_0403_0 != 18)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:340]   --->   Operation 60 'br' <Predicate = (!icmp_ln315 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_0403_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 61 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0579_load = load float* %local_prev_V_0_0_0579" [src/kernel_kernel.cpp:323]   --->   Operation 62 'load' 'local_prev_V_0_0_0579_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0580_load = load float* %local_U_tmp_0_1_0580" [src/kernel_kernel.cpp:333]   --->   Operation 63 'load' 'local_U_tmp_0_1_0580_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.21ns)   --->   "%tmp_1268 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 64 'read' 'tmp_1268' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 65 [1/1] (0.34ns)   --->   "%add_ln323 = add i5 %p_0403_0, -11" [src/kernel_kernel.cpp:323]   --->   Operation 65 'add' 'add_ln323' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.63ns)   --->   "%icmp_ln323 = icmp eq i5 %add_ln323, 0" [src/kernel_kernel.cpp:323]   --->   Operation 66 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_1268, float %local_prev_V_0_0_0579_load" [src/kernel_kernel.cpp:323]   --->   Operation 67 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_1277 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 68 'read' 'tmp_1277' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 69 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_1277, float %local_U_tmp_0_1_0580_load" [src/kernel_kernel.cpp:333]   --->   Operation 69 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0580" [src/kernel_kernel.cpp:336]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0579" [src/kernel_kernel.cpp:336]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.63ns)   --->   "%icmp_ln341 = icmp eq i5 %p_0403_0, 13" [src/kernel_kernel.cpp:341]   --->   Operation 72 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.63ns)   --->   "%icmp_ln341_166 = icmp eq i5 %p_0403_0, 14" [src/kernel_kernel.cpp:341]   --->   Operation 73 'icmp' 'icmp_ln341_166' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.63ns)   --->   "%icmp_ln341_167 = icmp eq i5 %p_0403_0, 15" [src/kernel_kernel.cpp:341]   --->   Operation 74 'icmp' 'icmp_ln341_167' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln341_168 = icmp eq i5 %p_0403_0, -16" [src/kernel_kernel.cpp:341]   --->   Operation 75 'icmp' 'icmp_ln341_168' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.63ns)   --->   "%icmp_ln341_169 = icmp eq i5 %p_0403_0, -15" [src/kernel_kernel.cpp:341]   --->   Operation 76 'icmp' 'icmp_ln341_169' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.63ns)   --->   "%icmp_ln341_170 = icmp eq i5 %p_0403_0, -14" [src/kernel_kernel.cpp:341]   --->   Operation 77 'icmp' 'icmp_ln341_170' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.63ns)   --->   "%icmp_ln341_171 = icmp eq i5 %p_0403_0, 12" [src/kernel_kernel.cpp:341]   --->   Operation 78 'icmp' 'icmp_ln341_171' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.63ns)   --->   "switch i5 %p_0403_0, label %branch108 [
    i5 12, label %_ifconv.branch101_crit_edge
    i5 13, label %branch102
    i5 14, label %branch103
    i5 15, label %branch104
    i5 -16, label %branch105
    i5 -15, label %branch106
    i5 -14, label %branch107
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 79 'switch' <Predicate = (!icmp_ln879)> <Delay = 0.63>
ST_3 : Operation 80 [1/1] (0.63ns)   --->   "%icmp_ln891 = icmp ugt i5 %p_0403_0, 11" [src/kernel_kernel.cpp:344]   --->   Operation 80 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %3, label %hls_label_236_end" [src/kernel_kernel.cpp:344]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 82 [12/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 82 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 83 [11/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 83 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 84 [10/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 84 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 85 [9/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 85 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 86 [8/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 86 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 87 [7/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 87 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 88 [6/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 88 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 89 [5/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 89 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 90 [4/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 90 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 91 [3/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 91 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 92 [2/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 92 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0581_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 93 'load' 'local_L_tmp_0_0_0581_load' <Predicate = (!icmp_ln879 & icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1260_load = load float* %tmp_1260" [src/kernel_kernel.cpp:341]   --->   Operation 94 'load' 'tmp_1260_load' <Predicate = (!icmp_ln879 & icmp_ln341 & !icmp_ln341_166 & !icmp_ln341_167 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1261_load = load float* %tmp_1261" [src/kernel_kernel.cpp:341]   --->   Operation 95 'load' 'tmp_1261_load' <Predicate = (!icmp_ln879 & icmp_ln341_166 & !icmp_ln341_167 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1262_load = load float* %tmp_1262" [src/kernel_kernel.cpp:341]   --->   Operation 96 'load' 'tmp_1262_load' <Predicate = (!icmp_ln879 & icmp_ln341_167 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1263_load = load float* %tmp_1263" [src/kernel_kernel.cpp:341]   --->   Operation 97 'load' 'tmp_1263_load' <Predicate = (!icmp_ln879 & icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1264_load = load float* %tmp_1264" [src/kernel_kernel.cpp:341]   --->   Operation 98 'load' 'tmp_1264_load' <Predicate = (!icmp_ln879 & icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1265_load = load float* %tmp_1265" [src/kernel_kernel.cpp:341]   --->   Operation 99 'load' 'tmp_1265_load' <Predicate = (!icmp_ln879 & icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1266_load = load float* %tmp_1266" [src/kernel_kernel.cpp:341]   --->   Operation 100 'load' 'tmp_1266_load' <Predicate = (!icmp_ln879 & !icmp_ln341 & !icmp_ln341_166 & !icmp_ln341_167 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_1271)   --->   "%tmp_1270 = select i1 %icmp_ln341, float %tmp_1260_load, float %tmp_1266_load" [src/kernel_kernel.cpp:341]   --->   Operation 101 'select' 'tmp_1270' <Predicate = (!icmp_ln879 & !icmp_ln341_166 & !icmp_ln341_167 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_1271 = select i1 %icmp_ln341_166, float %tmp_1261_load, float %tmp_1270" [src/kernel_kernel.cpp:341]   --->   Operation 102 'select' 'tmp_1271' <Predicate = (!icmp_ln879 & !icmp_ln341_167 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_1273)   --->   "%tmp_1272 = select i1 %icmp_ln341_167, float %tmp_1262_load, float %tmp_1271" [src/kernel_kernel.cpp:341]   --->   Operation 103 'select' 'tmp_1272' <Predicate = (!icmp_ln879 & !icmp_ln341_168 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_1273 = select i1 %icmp_ln341_168, float %tmp_1263_load, float %tmp_1272" [src/kernel_kernel.cpp:341]   --->   Operation 104 'select' 'tmp_1273' <Predicate = (!icmp_ln879 & !icmp_ln341_169 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_1275)   --->   "%tmp_1274 = select i1 %icmp_ln341_169, float %tmp_1264_load, float %tmp_1273" [src/kernel_kernel.cpp:341]   --->   Operation 105 'select' 'tmp_1274' <Predicate = (!icmp_ln879 & !icmp_ln341_170 & !icmp_ln341_171)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_1275 = select i1 %icmp_ln341_170, float %tmp_1265_load, float %tmp_1274" [src/kernel_kernel.cpp:341]   --->   Operation 106 'select' 'tmp_1275' <Predicate = (!icmp_ln879 & !icmp_ln341_171)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_1276 = select i1 %icmp_ln341_171, float %local_L_tmp_0_0_0581_load, float %tmp_1275" [src/kernel_kernel.cpp:341]   --->   Operation 107 'select' 'tmp_1276' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1266" [src/kernel_kernel.cpp:341]   --->   Operation 108 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 18)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1265" [src/kernel_kernel.cpp:341]   --->   Operation 109 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 17)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1264" [src/kernel_kernel.cpp:341]   --->   Operation 110 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 16)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1263" [src/kernel_kernel.cpp:341]   --->   Operation 111 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 15)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1262" [src/kernel_kernel.cpp:341]   --->   Operation 112 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 14)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1261" [src/kernel_kernel.cpp:341]   --->   Operation 113 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 13)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1260" [src/kernel_kernel.cpp:341]   --->   Operation 114 'store' <Predicate = (!icmp_ln879 & p_0403_0 == 12)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "store float %tmp_1276, float* %tmp_1267" [src/kernel_kernel.cpp:341]   --->   Operation 115 'store' <Predicate = (!icmp_ln879 & p_0403_0 != 12 & p_0403_0 != 13 & p_0403_0 != 14 & p_0403_0 != 15 & p_0403_0 != 16 & p_0403_0 != 17 & p_0403_0 != 18)> <Delay = 0.00>
ST_15 : Operation 116 [1/12] (2.32ns)   --->   "%tmp_284 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 116 'fdiv' 'tmp_284' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "store float %tmp_284, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 117 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.54>
ST_16 : Operation 118 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_284)" [src/kernel_kernel.cpp:339]   --->   Operation 118 'write' <Predicate = (icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0581_load8 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 119 'load' 'local_L_tmp_0_0_0581_load8' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_1260_load_1 = load float* %tmp_1260" [src/kernel_kernel.cpp:343]   --->   Operation 120 'load' 'tmp_1260_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1261_load_1 = load float* %tmp_1261" [src/kernel_kernel.cpp:343]   --->   Operation 121 'load' 'tmp_1261_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1262_load_1 = load float* %tmp_1262" [src/kernel_kernel.cpp:343]   --->   Operation 122 'load' 'tmp_1262_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1263_load_1 = load float* %tmp_1263" [src/kernel_kernel.cpp:343]   --->   Operation 123 'load' 'tmp_1263_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1264_load_1 = load float* %tmp_1264" [src/kernel_kernel.cpp:343]   --->   Operation 124 'load' 'tmp_1264_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1265_load_1 = load float* %tmp_1265" [src/kernel_kernel.cpp:343]   --->   Operation 125 'load' 'tmp_1265_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_1266_load_1 = load float* %tmp_1266" [src/kernel_kernel.cpp:343]   --->   Operation 126 'load' 'tmp_1266_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1267_load = load float* %tmp_1267" [src/kernel_kernel.cpp:343]   --->   Operation 127 'load' 'tmp_1267_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1505)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0581_load8, float %tmp_1267_load" [src/kernel_kernel.cpp:343]   --->   Operation 128 'select' 'select_ln343' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.63ns)   --->   "%icmp_ln343 = icmp eq i5 %add_ln323, 1" [src/kernel_kernel.cpp:343]   --->   Operation 129 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_1505 = select i1 %icmp_ln343, float %tmp_1260_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 130 'select' 'select_ln343_1505' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.63ns)   --->   "%icmp_ln343_1370 = icmp eq i5 %add_ln323, 2" [src/kernel_kernel.cpp:343]   --->   Operation 131 'icmp' 'icmp_ln343_1370' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1507)   --->   "%select_ln343_1506 = select i1 %icmp_ln343_1370, float %tmp_1261_load_1, float %select_ln343_1505" [src/kernel_kernel.cpp:343]   --->   Operation 132 'select' 'select_ln343_1506' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.63ns)   --->   "%icmp_ln343_1371 = icmp eq i5 %add_ln323, 3" [src/kernel_kernel.cpp:343]   --->   Operation 133 'icmp' 'icmp_ln343_1371' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_1507 = select i1 %icmp_ln343_1371, float %tmp_1262_load_1, float %select_ln343_1506" [src/kernel_kernel.cpp:343]   --->   Operation 134 'select' 'select_ln343_1507' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.63ns)   --->   "%icmp_ln343_1372 = icmp eq i5 %add_ln323, 4" [src/kernel_kernel.cpp:343]   --->   Operation 135 'icmp' 'icmp_ln343_1372' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1509)   --->   "%select_ln343_1508 = select i1 %icmp_ln343_1372, float %tmp_1263_load_1, float %select_ln343_1507" [src/kernel_kernel.cpp:343]   --->   Operation 136 'select' 'select_ln343_1508' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.63ns)   --->   "%icmp_ln343_1373 = icmp eq i5 %add_ln323, 5" [src/kernel_kernel.cpp:343]   --->   Operation 137 'icmp' 'icmp_ln343_1373' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_1509 = select i1 %icmp_ln343_1373, float %tmp_1264_load_1, float %select_ln343_1508" [src/kernel_kernel.cpp:343]   --->   Operation 138 'select' 'select_ln343_1509' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.63ns)   --->   "%icmp_ln343_1374 = icmp eq i5 %add_ln323, 6" [src/kernel_kernel.cpp:343]   --->   Operation 139 'icmp' 'icmp_ln343_1374' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1511)   --->   "%select_ln343_1510 = select i1 %icmp_ln343_1374, float %tmp_1265_load_1, float %select_ln343_1509" [src/kernel_kernel.cpp:343]   --->   Operation 140 'select' 'select_ln343_1510' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.63ns)   --->   "%icmp_ln343_1375 = icmp eq i5 %add_ln323, 7" [src/kernel_kernel.cpp:343]   --->   Operation 141 'icmp' 'icmp_ln343_1375' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_1511 = select i1 %icmp_ln343_1375, float %tmp_1266_load_1, float %select_ln343_1510" [src/kernel_kernel.cpp:343]   --->   Operation 142 'select' 'select_ln343_1511' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 143 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1511, %tmp_1277" [src/kernel_kernel.cpp:343]   --->   Operation 143 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 144 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1511, %tmp_1277" [src/kernel_kernel.cpp:343]   --->   Operation 144 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 145 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1511, %tmp_1277" [src/kernel_kernel.cpp:343]   --->   Operation 145 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 146 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1511, %tmp_1277" [src/kernel_kernel.cpp:343]   --->   Operation 146 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 147 [7/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 147 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 148 [6/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 148 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 149 [5/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 149 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 150 [4/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 150 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 151 [3/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 151 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 152 [2/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 152 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 153 [1/7] (2.34ns)   --->   "%tmp_128 = fsub float %tmp_1268, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 153 'fsub' 'tmp_128' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_283 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str373)" [src/kernel_kernel.cpp:315]   --->   Operation 154 'specregionbegin' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 155 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_128)" [src/kernel_kernel.cpp:345]   --->   Operation 156 'write' <Predicate = (icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "br label %hls_label_236_end" [src/kernel_kernel.cpp:345]   --->   Operation 157 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%empty_1209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str373, i32 %tmp_283)" [src/kernel_kernel.cpp:348]   --->   Operation 158 'specregionend' 'empty_1209' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 159 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [22]  (0.603 ns)

 <State 2>: 0.637ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [22]  (0 ns)
	'icmp' operation ('icmp_ln315', src/kernel_kernel.cpp:315) [23]  (0.637 ns)

 <State 3>: 1.44ns
The critical path consists of the following:
	fifo read on port 'fifo_V_in_V' (src/kernel_kernel.cpp:322) [31]  (1.22 ns)
	'select' operation ('select_ln323', src/kernel_kernel.cpp:323) [34]  (0.227 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [90]  (2.33 ns)

 <State 16>: 1.55ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln343', src/kernel_kernel.cpp:343) [105]  (0.637 ns)
	'select' operation ('select_ln343_1505', src/kernel_kernel.cpp:343) [106]  (0.227 ns)
	'select' operation ('select_ln343_1506', src/kernel_kernel.cpp:343) [108]  (0 ns)
	'select' operation ('select_ln343_1507', src/kernel_kernel.cpp:343) [110]  (0.227 ns)
	'select' operation ('select_ln343_1508', src/kernel_kernel.cpp:343) [112]  (0 ns)
	'select' operation ('select_ln343_1509', src/kernel_kernel.cpp:343) [114]  (0.227 ns)
	'select' operation ('select_ln343_1510', src/kernel_kernel.cpp:343) [116]  (0 ns)
	'select' operation ('select_ln343_1511', src/kernel_kernel.cpp:343) [118]  (0.227 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [119]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [119]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [119]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [119]  (2.32 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [120]  (2.34 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_V_out_V' (src/kernel_kernel.cpp:345) [124]  (1.22 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
