	component nios_ii is
		port (
			clk_clk                        : in  std_logic := 'X'; -- clk
			i2c_0_i2c_serial_sda_in        : in  std_logic := 'X'; -- sda_in
			i2c_0_i2c_serial_scl_in        : in  std_logic := 'X'; -- scl_in
			i2c_0_i2c_serial_sda_oe        : out std_logic;        -- sda_oe
			i2c_0_i2c_serial_scl_oe        : out std_logic;        -- scl_oe
			led_external_connection_export : out std_logic;        -- export
			reset_reset_n                  : in  std_logic := 'X'  -- reset_n
		);
	end component nios_ii;

