

================================================================
== Vivado HLS Report for 'ap_ctl_handler'
================================================================
* Date:           Sat Jan 24 11:46:44 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        Ap_Ctl_Handler
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.73|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     16|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |current_status_V_1_fu_94_p3  |  Select  |      0|  0|   3|           1|           3|
    |current_status_V_fu_86_p3    |  Select  |      0|  0|   3|           1|           3|
    |p_04_1_fu_120_p3             |  Select  |      0|  0|   3|           1|           3|
    |p_s_fu_78_p3                 |  Select  |      0|  0|   4|           1|           4|
    |ap_start_out                 |   icmp   |      0|  0|   3|           3|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  16|           7|          14|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_start         |  in |    1| ap_ctrl_hs |  ap_ctl_handler | return value |
|ap_done          | out |    1| ap_ctrl_hs |  ap_ctl_handler | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  ap_ctl_handler | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  ap_ctl_handler | return value |
|ap_start_enable  |  in |    1|   ap_none  | ap_start_enable |    scalar    |
|ap_start_out     | out |    1|   ap_none  |   ap_start_out  |    pointer   |
|ap_ready_in      |  in |    1|   ap_none  |   ap_ready_in   |    scalar    |
|ap_done_in       |  in |    1|   ap_none  |    ap_done_in   |    scalar    |
|ap_idle_in       |  in |    1|   ap_none  |    ap_idle_in   |    scalar    |
|ap_status_out_V  |  in |    3|   ap_none  | ap_status_out_V |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 5.73ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %ap_start_enable), !map !7

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ap_start_out), !map !13

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %ap_ready_in), !map !17

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %ap_done_in), !map !21

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %ap_idle_in), !map !25

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i3* %ap_status_out_V), !map !29

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_1: ap_idle_in_read [1/1] 0.00ns
:7  %ap_idle_in_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %ap_idle_in)

ST_1: ap_done_in_read [1/1] 0.00ns
:8  %ap_done_in_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %ap_done_in)

ST_1: ap_ready_in_read [1/1] 0.00ns
:9  %ap_ready_in_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %ap_ready_in)

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecIFCore(i3* %ap_status_out_V, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecWire(i1 %ap_done_in, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i1 %ap_start_enable, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i3* %ap_status_out_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_16 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i1 %ap_idle_in, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_17 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1 %ap_ready_in, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_18 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i1* %ap_start_out, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_19 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i1 %ap_start_enable, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: p_s [1/1] 1.37ns
:18  %p_s = select i1 %ap_ready_in_read, i3 -4, i3 0

ST_1: current_status_V [1/1] 1.37ns
:19  %current_status_V = select i1 %ap_ready_in_read, i3 -2, i3 2

ST_1: current_status_V_1 [1/1] 1.37ns
:20  %current_status_V_1 = select i1 %ap_done_in_read, i3 %current_status_V, i3 %p_s

ST_1: tmp_1 [1/1] 0.00ns
:21  %tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %current_status_V_1, i32 1, i32 2)

ST_1: current_status_V_2 [1/1] 0.00ns
:22  %current_status_V_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_1, i1 true)

ST_1: p_04_1 [1/1] 1.37ns
:23  %p_04_1 = select i1 %ap_idle_in_read, i3 %current_status_V_2, i3 %current_status_V_1

ST_1: tmp [1/1] 1.62ns
:24  %tmp = icmp ne i3 %p_04_1, 0

ST_1: stg_27 [1/1] 0.00ns
:25  call void @_ssdm_op_Write.ap_none.i1P(i1* %ap_start_out, i1 %tmp)

ST_1: stg_28 [1/1] 0.00ns
:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ap_start_enable]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x28ed090; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_start_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3d67750; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_ready_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3deaf90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_done_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cb3400; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_idle_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3de8ec0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_status_out_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x3bdcc40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2              (specbitsmap   ) [ 00]
stg_3              (specbitsmap   ) [ 00]
stg_4              (specbitsmap   ) [ 00]
stg_5              (specbitsmap   ) [ 00]
stg_6              (specbitsmap   ) [ 00]
stg_7              (specbitsmap   ) [ 00]
stg_8              (spectopmodule ) [ 00]
ap_idle_in_read    (read          ) [ 01]
ap_done_in_read    (read          ) [ 01]
ap_ready_in_read   (read          ) [ 00]
stg_12             (specifcore    ) [ 00]
stg_13             (specwire      ) [ 00]
stg_14             (specifcore    ) [ 00]
stg_15             (specwire      ) [ 00]
stg_16             (specwire      ) [ 00]
stg_17             (specwire      ) [ 00]
stg_18             (specwire      ) [ 00]
stg_19             (specwire      ) [ 00]
p_s                (select        ) [ 00]
current_status_V   (select        ) [ 00]
current_status_V_1 (select        ) [ 00]
tmp_1              (partselect    ) [ 00]
current_status_V_2 (bitconcatenate) [ 00]
p_04_1             (select        ) [ 00]
tmp                (icmp          ) [ 00]
stg_27             (write         ) [ 00]
stg_28             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_start_enable">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_start_enable"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_start_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_start_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_ready_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_ready_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ap_done_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_done_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ap_idle_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_idle_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ap_status_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_status_out_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ap_idle_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ap_idle_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="ap_done_in_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ap_done_in_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ap_ready_in_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ap_ready_in_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="stg_27_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="current_status_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_status_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="current_status_V_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_status_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="3" slack="0"/>
<pin id="107" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="current_status_V_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="current_status_V_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_04_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_04_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="64" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="64" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="58" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="86" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="78" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="94" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="102" pin="4"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="52" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="112" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="94" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="2"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ap_start_out | {1 }
  - Chain level:
	State 1
		current_status_V_1 : 1
		tmp_1 : 2
		current_status_V_2 : 3
		p_04_1 : 4
		tmp : 5
		stg_27 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_78          |    0    |    3    |
|  select  |    current_status_V_fu_86   |    0    |    3    |
|          |   current_status_V_1_fu_94  |    0    |    3    |
|          |        p_04_1_fu_120        |    0    |    3    |
|----------|-----------------------------|---------|---------|
|   icmp   |          tmp_fu_128         |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |  ap_idle_in_read_read_fu_52 |    0    |    0    |
|   read   |  ap_done_in_read_read_fu_58 |    0    |    0    |
|          | ap_ready_in_read_read_fu_64 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |      stg_27_write_fu_70     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_1_fu_102        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|  current_status_V_2_fu_112  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    15   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   15   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   15   |
+-----------+--------+--------+
