// Seed: 1633325979
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  wire  id_2,
    output tri1  id_3
);
  wire id_5;
  id_6(
      .id_0(id_2), .id_1(id_0)
  );
endmodule
module module_1 #(
    parameter id_5 = 32'd43,
    parameter id_6 = 32'd35
) (
    input  tri  id_0,
    input  wand id_1,
    output wor  id_2
);
  wire id_4;
  defparam id_5.id_6 = 1; module_0(
      id_2, id_0, id_0, id_2
  );
endmodule
module module_2 (
    input wand id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    input wor id_14,
    input tri1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input wand id_18,
    input tri0 id_19
);
  assign id_9 = 1;
  nor (
      id_9,
      id_11,
      id_7,
      id_16,
      id_17,
      id_14,
      id_6,
      id_19,
      id_2,
      id_18,
      id_15,
      id_12,
      id_5,
      id_8,
      id_3
  );
  module_0(
      id_10, id_11, id_2, id_9
  );
endmodule
