// Seed: 634897349
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input wand id_6,
    output tri id_7
);
  wire id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    output logic id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6
);
  wire id_8;
  always
    if (1) id_3 <= -1;
    else begin : LABEL_0
      id_3 = -1;
    end
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_6,
      id_0,
      id_4,
      id_5,
      id_6
  );
  assign modCall_1.id_7 = 0;
endmodule
