\doxysection{Peripheral I2S clock source selection}
\label{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e}\index{Peripheral I2S clock source selection@{Peripheral I2S clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PIN}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+HSI}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_ga5041b0a62b6756ff24c4337807b02715}} 
\index{Peripheral I2S clock source selection@{Peripheral I2S clock source selection}!LL\_RCC\_I2S\_CLKSOURCE\_HSI@{LL\_RCC\_I2S\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_I2S\_CLKSOURCE\_HSI@{LL\_RCC\_I2S\_CLKSOURCE\_HSI}!Peripheral I2S clock source selection@{Peripheral I2S clock source selection}}
\doxysubsubsection{LL\_RCC\_I2S\_CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+HSI~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1})}

HSI clock used as I2S clock source 

Definition at line \textbf{ 409} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_gadcdba2c1cfe379e2f293e4c02ff0e06d}} 
\index{Peripheral I2S clock source selection@{Peripheral I2S clock source selection}!LL\_RCC\_I2S\_CLKSOURCE\_PIN@{LL\_RCC\_I2S\_CLKSOURCE\_PIN}}
\index{LL\_RCC\_I2S\_CLKSOURCE\_PIN@{LL\_RCC\_I2S\_CLKSOURCE\_PIN}!Peripheral I2S clock source selection@{Peripheral I2S clock source selection}}
\doxysubsubsection{LL\_RCC\_I2S\_CLKSOURCE\_PIN}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PIN~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}}

EXT clock used as I2S clock source 

Definition at line \textbf{ 408} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_gab9097da0ef4c1503e8379c55a2c61594}} 
\index{Peripheral I2S clock source selection@{Peripheral I2S clock source selection}!LL\_RCC\_I2S\_CLKSOURCE\_PLL@{LL\_RCC\_I2S\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_I2S\_CLKSOURCE\_PLL@{LL\_RCC\_I2S\_CLKSOURCE\_PLL}!Peripheral I2S clock source selection@{Peripheral I2S clock source selection}}
\doxysubsubsection{LL\_RCC\_I2S\_CLKSOURCE\_PLL}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PLL~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}}

PLL clock used as I2S clock source 

Definition at line \textbf{ 407} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_ga08173bc0d173fc5b6c66f5455785b7f8}} 
\index{Peripheral I2S clock source selection@{Peripheral I2S clock source selection}!LL\_RCC\_I2S\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2S\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_I2S\_CLKSOURCE\_SYSCLK@{LL\_RCC\_I2S\_CLKSOURCE\_SYSCLK}!Peripheral I2S clock source selection@{Peripheral I2S clock source selection}}
\doxysubsubsection{LL\_RCC\_I2S\_CLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~0x00000000U}

System clock used as I2S clock source 

Definition at line \textbf{ 406} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

