
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035466                       # Number of seconds simulated
sim_ticks                                 35465620650                       # Number of ticks simulated
final_tick                               565030000587                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283433                       # Simulator instruction rate (inst/s)
host_op_rate                                   367083                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3113357                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908036                       # Number of bytes of host memory used
host_seconds                                 11391.44                       # Real time elapsed on the host
sim_insts                                  3228713368                       # Number of instructions simulated
sim_ops                                    4181604855                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1777536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       643456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1804160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4230528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1236864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1236864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5027                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14095                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33051                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9663                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9663                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50119974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18143091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50870673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119285323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             151583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34875014                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34875014                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34875014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50119974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18143091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50870673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154160336                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85049451                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004878                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25440099                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011333                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12913420                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085972                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159833                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87029                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31967881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170005778                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004878                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245805                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36555347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10779856                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6622321                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15639965                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83882791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47327444     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647816      4.35%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198484      3.81%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3428649      4.09%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3033611      3.62%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1568328      1.87%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023125      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2693225      3.21%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962109     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83882791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364551                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998905                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33643836                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6194765                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34760207                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       553174                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8730800                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5072164                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201688157                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50964                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8730800                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35304014                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2710031                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       767173                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33622378                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2748387                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194870772                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         8788                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1733800                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745702                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          104                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270577074                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908611021                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908611021                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102317810                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33471                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17449                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7257147                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19256842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242534                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3018562                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183824435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147677646                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280891                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60977480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186393349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83882791                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29740205     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17882641     21.32%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11855586     14.13%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7604524      9.07%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7583406      9.04%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4429226      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377714      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751689      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657800      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83882791                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083386     69.96%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205012     13.24%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260062     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121500251     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011039      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15703525     10.63%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8446809      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147677646                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736374                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548500                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010486                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381067470                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244836435                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143532992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149226146                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7044713                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8730800                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1974316                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161461                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183857897                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19256842                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17440                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7563                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1224535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1133336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357871                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145096858                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14771562                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580784                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22972891                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20574804                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8201329                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706029                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143678355                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143532992                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93648535                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261638643                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687642                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357931                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61439481                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035429                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75151991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29855424     39.73%     39.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448676     27.21%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8370063     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294952      5.72%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679693      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1805080      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1986542      2.64%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007650      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3703911      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75151991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3703911                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255309481                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376461804                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1166660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850495                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850495                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175787                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175787                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655052829                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196860455                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189113087                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85049451                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32038001                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26139413                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2139752                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13605445                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12622247                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3315785                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94019                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33214823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174079606                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32038001                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15938032                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37732911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11161141                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4790268                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16172497                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84741733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47008822     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3101418      3.66%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4618628      5.45%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3217138      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2244656      2.65%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2194913      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1338406      1.58%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2845185      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18172567     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84741733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376699                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.046805                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34155347                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5024569                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36033715                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       524658                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9003438                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5395334                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208512974                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9003438                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36065789                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         509111                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1756200                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34608876                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2798314                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202319583                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1166838                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       952459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283815306                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    941814376                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    941814376                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174698602                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109116641                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36504                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17416                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8306640                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18552007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9495269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113299                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3145903                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188544434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150616833                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       301017                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62859298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192399296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84741733                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777363                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915268                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30188411     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16873971     19.91%     55.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12459479     14.70%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8161418      9.63%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8156168      9.62%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3948560      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3501769      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       654092      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       797865      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84741733                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         821968     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162807     14.12%     85.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168405     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125993841     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1901728      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17354      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14808435      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7895475      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150616833                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770932                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1153180                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387429595                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251438893                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146448502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151770013                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       471401                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7200312                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          394                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2276648                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9003438                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         267674                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49760                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188579203                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       651923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18552007                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9495269                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17413                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          394                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1305176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2467540                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147848751                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13834801                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2768081                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21541987                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21009944                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7707186                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738386                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146511889                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146448502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94887281                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269605179                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721922                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351949                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101574385                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125204780                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63374643                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2156885                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75738295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175155                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28873950     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21732521     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8208662     10.84%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4596409      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3905621      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1747349      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1672800      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1138185      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3862798      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75738295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101574385                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125204780                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18570312                       # Number of memory references committed
system.switch_cpus1.commit.loads             11351691                       # Number of loads committed
system.switch_cpus1.commit.membars              17354                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18165843                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112716554                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2589588                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3862798                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260454920                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386168049                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 307718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101574385                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125204780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101574385                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837312                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837312                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194298                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194298                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664017008                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203748835                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191625312                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34708                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85049451                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31036588                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27138857                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1961960                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15584705                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14934166                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2229160                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62273                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36594094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172724772                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31036588                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17163326                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35563661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9635801                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4111593                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18039044                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       777016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83932026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.368569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48368365     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1762769      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3234434      3.85%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3019878      3.60%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4987339      5.94%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5179582      6.17%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1227580      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          921814      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15230265     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83932026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364924                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030875                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37746965                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3973675                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34416770                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137608                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7657007                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3372386                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5652                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193210591                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7657007                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39330400                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1340990                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       455630                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32956004                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2191994                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188132355                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        752006                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       881089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249715475                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    856319204                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    856319204                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162741780                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86973663                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22136                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10835                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5874533                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28976530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6292126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104759                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2101061                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178104927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150386485                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       199533                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53292427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146412378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83932026                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791765                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28929662     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15688984     18.69%     53.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13688789     16.31%     69.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8380679      9.99%     79.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8773052     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5177742      6.17%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2271763      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       604450      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       416905      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83932026                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         590282     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189737     21.32%     87.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110109     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117935759     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1183927      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10824      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25910768     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5345207      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150386485                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768224                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             890128                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005919                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385794656                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231419488                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145504777                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151276613                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       368321                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8241658                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          853                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1538745                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7657007                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         710632                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62621                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178126588                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       208478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28976530                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6292126                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10835                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1047050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1153746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2200796                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147592350                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24910382                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2794134                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30125243                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22314246                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5214861                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735371                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145666855                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145504777                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89400009                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218087584                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710826                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409927                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109362191                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124211453                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53915845                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1967160                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76275019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628468                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34966898     45.84%     45.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16210860     21.25%     67.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9074232     11.90%     78.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3069646      4.02%     83.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2941617      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1226873      1.61%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3291363      4.32%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       954060      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4539470      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76275019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109362191                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124211453                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25488247                       # Number of memory references committed
system.switch_cpus2.commit.loads             20734866                       # Number of loads committed
system.switch_cpus2.commit.membars              10822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19453189                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108423328                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1677223                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4539470                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249862847                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          363918051                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1117425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109362191                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124211453                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109362191                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.777686                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.777686                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.285866                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.285866                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       682814142                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190670447                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199239124                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21644                       # number of misc regfile writes
system.l2.replacements                          33051                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1039296                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65819                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.790213                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           701.074077                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.946841                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6473.283636                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2276.395402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.522568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6400.532515                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7380.950820                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3270.751536                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6233.584579                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.197549                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069470                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.195329                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.225249                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.099815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.190234                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81880                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28502                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39879                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  150261                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            37226                       # number of Writeback hits
system.l2.Writeback_hits::total                 37226                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39879                       # number of demand (read+write) hits
system.l2.demand_hits::total                   150261                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81880                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28502                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39879                       # number of overall hits
system.l2.overall_hits::total                  150261                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13887                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5027                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14095                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33051                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5027                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14095                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33051                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13887                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5027                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14095                       # number of overall misses
system.l2.overall_misses::total                 33051                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    770277747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       726659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    280096874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       678558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    759475631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1811669488                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    770277747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       726659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    280096874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       678558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    759475631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1811669488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    770277747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       726659                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    280096874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       678558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    759475631                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1811669488                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              183312                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        37226                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             37226                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95767                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33529                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               183312                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95767                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33529                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              183312                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.149930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180299                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145008                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149930                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261144                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180299                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145008                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149930                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261144                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180299                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41401.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55467.541370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42744.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55718.494927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45237.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53882.627244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54814.362289                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41401.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55467.541370                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42744.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55718.494927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45237.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53882.627244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54814.362289                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41401.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55467.541370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42744.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55718.494927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45237.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53882.627244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54814.362289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9663                       # number of writebacks
system.l2.writebacks::total                      9663                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13887                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5027                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33051                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33051                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       355819                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    690515985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       627949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    250995620                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       591609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    677746938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1620833920                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       355819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    690515985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       627949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    250995620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       591609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    677746938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1620833920                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       355819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    690515985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       627949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    250995620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       591609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    677746938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1620833920                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.149930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180299                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.149930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.149930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180299                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35581.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49723.913372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36938.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49929.504675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39440.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48084.209862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49040.389701                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35581.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49723.913372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36938.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49929.504675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39440.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48084.209862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49040.389701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35581.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49723.913372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36938.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49929.504675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39440.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48084.209862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49040.389701                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015647615                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846632.027273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15639954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15639954                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15639954                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15639954                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15639954                       # number of overall hits
system.cpu0.icache.overall_hits::total       15639954                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       498664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       498664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       498664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       498664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       498664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       498664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15639965                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15639965                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15639965                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15639965                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15639965                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15639965                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45333.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45333.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45333.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45333.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45333.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45333.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       424689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       424689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       424689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       424689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       424689                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       424689                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42468.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42468.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42468.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42468.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42468.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42468.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95767                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191873475                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96023                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1998.203295                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.478576                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.521424                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915932                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084068                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11609426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11609426                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16745                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19318886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19318886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19318886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19318886                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357208                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357273                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357273                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357273                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357273                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10222952976                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10222952976                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2438128                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2438128                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10225391104                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10225391104                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10225391104                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10225391104                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11966634                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11966634                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19676159                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19676159                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19676159                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19676159                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029850                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029850                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018158                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28619.048218                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28619.048218                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37509.661538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37509.661538                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28620.665721                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28620.665721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28620.665721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28620.665721                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17254                       # number of writebacks
system.cpu0.dcache.writebacks::total            17254                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261441                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261441                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261506                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261506                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95767                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95767                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95767                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95767                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95767                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95767                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1570925797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1570925797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1570925797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1570925797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1570925797                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1570925797                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004867                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004867                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004867                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16403.623346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16403.623346                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16403.623346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16403.623346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16403.623346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16403.623346                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.010685                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022523043                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208473.095032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.010685                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025658                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740402                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16172478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16172478                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16172478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16172478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16172478                       # number of overall hits
system.cpu1.icache.overall_hits::total       16172478                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       888493                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       888493                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       888493                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       888493                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       888493                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       888493                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16172497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16172497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16172497                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16172497                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16172497                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16172497                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46762.789474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46762.789474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46762.789474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46762.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46762.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46762.789474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       761660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       761660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       761660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       761660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       761660                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       761660                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44803.529412                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44803.529412                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44803.529412                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44803.529412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44803.529412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44803.529412                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33529                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164890689                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33785                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4880.588693                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.009306                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.990694                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902380                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097620                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10531339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10531339                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7183913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7183913                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17381                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17381                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17354                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17715252                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17715252                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17715252                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17715252                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68479                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68479                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68479                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68479                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68479                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1858620557                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1858620557                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1858620557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1858620557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1858620557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1858620557                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10599818                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10599818                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7183913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7183913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17783731                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17783731                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17783731                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17783731                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006460                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27141.467559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27141.467559                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27141.467559                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27141.467559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27141.467559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27141.467559                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7930                       # number of writebacks
system.cpu1.dcache.writebacks::total             7930                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34950                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34950                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34950                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33529                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33529                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33529                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    534405691                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    534405691                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    534405691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    534405691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    534405691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    534405691                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15938.611083                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15938.611083                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15938.611083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15938.611083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15938.611083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15938.611083                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993916                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929505018                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1714953.907749                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993916                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024029                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18039028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18039028                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18039028                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18039028                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18039028                       # number of overall hits
system.cpu2.icache.overall_hits::total       18039028                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       786294                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       786294                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       786294                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       786294                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       786294                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       786294                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18039044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18039044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18039044                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18039044                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18039044                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18039044                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49143.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49143.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49143.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49143.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49143.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49143.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       702582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       702582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       702582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       702582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       702582                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       702582                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46838.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46838.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46838.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46838.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46838.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46838.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53974                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232346090                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54230                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4284.456758                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   211.401785                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    44.598215                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.825788                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.174212                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22623512                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22623512                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4731717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4731717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10835                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10835                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27355229                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27355229                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27355229                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27355229                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       168222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       168222                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       168222                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        168222                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       168222                       # number of overall misses
system.cpu2.dcache.overall_misses::total       168222                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6730658663                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6730658663                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6730658663                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6730658663                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6730658663                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6730658663                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22791734                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22791734                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4731717                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4731717                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27523451                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27523451                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27523451                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27523451                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007381                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007381                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006112                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006112                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006112                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006112                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40010.573308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40010.573308                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40010.573308                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40010.573308                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40010.573308                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40010.573308                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12042                       # number of writebacks
system.cpu2.dcache.writebacks::total            12042                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114248                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114248                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114248                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114248                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114248                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114248                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53974                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53974                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53974                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53974                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53974                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53974                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1096816565                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1096816565                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1096816565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1096816565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1096816565                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1096816565                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001961                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001961                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20321.202153                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20321.202153                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20321.202153                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20321.202153                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20321.202153                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20321.202153                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
