{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621439047900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621439047900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 21:14:07 2021 " "Processing started: Wed May 19 21:14:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621439047900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439047900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-proc -c IITB-proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439047900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621439048228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621439048228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behv " "Found design unit 1: controller-behv" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439057253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 8 4 " "Found 8 design units, including 4 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_prop-behv " "Found design unit 1: adder_prop-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-behv " "Found design unit 2: adder-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand16-behv " "Found design unit 3: nand16-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ALU-behv " "Found design unit 4: ALU-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_prop " "Found entity 1: adder_prop" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand16 " "Found entity 3: nand16" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439057253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439057268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behv " "Found design unit 1: RF-behv" {  } { { "RF.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/RF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/RF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439057268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behv " "Found design unit 1: datapath-behv" {  } { { "datapath.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439057268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitbproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitbproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitbproc-behv " "Found design unit 1: iitbproc-behv" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitbproc " "Found entity 1: iitbproc" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621439057268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439057268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitbproc " "Elaborating entity \"iitbproc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621439057505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "iitbproc.vhd" "dp" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439057604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dp\|ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"datapath:dp\|ALU:alu_instance\"" {  } { { "datapath.vhd" "alu_instance" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439057658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|ALU:alu_instance\|adder:add " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|ALU:alu_instance\|adder:add\"" {  } { { "ALU.vhd" "add" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439057820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bx ALU.vhd(54) " "Verilog HDL or VHDL warning at ALU.vhd(54): object \"bx\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621439057820 "|iitbproc|datapath:dp|ALU:alu_instance|adder:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_prop datapath:dp\|ALU:alu_instance\|adder:add\|adder_prop:\\lvl1:15:GP1 " "Elaborating entity \"adder_prop\" for hierarchy \"datapath:dp\|ALU:alu_instance\|adder:add\|adder_prop:\\lvl1:15:GP1\"" {  } { { "ALU.vhd" "\\lvl1:15:GP1" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439057939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 datapath:dp\|ALU:alu_instance\|nand16:logic " "Elaborating entity \"nand16\" for hierarchy \"datapath:dp\|ALU:alu_instance\|nand16:logic\"" {  } { { "ALU.vhd" "logic" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439057971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:memory_instance " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:memory_instance\"" {  } { { "datapath.vhd" "memory_instance" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439058137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF datapath:dp\|RF:rf_instance " "Elaborating entity \"RF\" for hierarchy \"datapath:dp\|RF:rf_instance\"" {  } { { "datapath.vhd" "rf_instance" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439058357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:con " "Elaborating entity \"controller\" for hierarchy \"controller:con\"" {  } { { "iitbproc.vhd" "con" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439058365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621439059132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621439059132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[0\] " "No output dependent on input pin \"wa\[0\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[1\] " "No output dependent on input pin \"wa\[1\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[2\] " "No output dependent on input pin \"wa\[2\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[3\] " "No output dependent on input pin \"wa\[3\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[4\] " "No output dependent on input pin \"wa\[4\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[5\] " "No output dependent on input pin \"wa\[5\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[6\] " "No output dependent on input pin \"wa\[6\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[7\] " "No output dependent on input pin \"wa\[7\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[8\] " "No output dependent on input pin \"wa\[8\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[9\] " "No output dependent on input pin \"wa\[9\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[10\] " "No output dependent on input pin \"wa\[10\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[11\] " "No output dependent on input pin \"wa\[11\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[12\] " "No output dependent on input pin \"wa\[12\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[13\] " "No output dependent on input pin \"wa\[13\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[14\] " "No output dependent on input pin \"wa\[14\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[15\] " "No output dependent on input pin \"wa\[15\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|wa[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[0\] " "No output dependent on input pin \"inst\[0\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[1\] " "No output dependent on input pin \"inst\[1\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[2\] " "No output dependent on input pin \"inst\[2\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[3\] " "No output dependent on input pin \"inst\[3\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[4\] " "No output dependent on input pin \"inst\[4\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[5\] " "No output dependent on input pin \"inst\[5\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[6\] " "No output dependent on input pin \"inst\[6\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[7\] " "No output dependent on input pin \"inst\[7\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[8\] " "No output dependent on input pin \"inst\[8\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[9\] " "No output dependent on input pin \"inst\[9\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[10\] " "No output dependent on input pin \"inst\[10\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[11\] " "No output dependent on input pin \"inst\[11\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[12\] " "No output dependent on input pin \"inst\[12\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[13\] " "No output dependent on input pin \"inst\[13\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[14\] " "No output dependent on input pin \"inst\[14\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[15\] " "No output dependent on input pin \"inst\[15\]\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|inst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_w " "No output dependent on input pin \"mem_w\"" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621439059147 "|iitbproc|mem_w"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621439059147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621439059163 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621439059163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621439059163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621439059179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 21:14:19 2021 " "Processing ended: Wed May 19 21:14:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621439059179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621439059179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621439059179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621439059179 ""}
