$comment
	File created using the following command:
		vcd file arch.msim.vcd -direction
$end
$date
	Thu Mar 13 16:56:42 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module hadd8_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " B0 $end
$var wire 1 # OVF $end
$var wire 1 $ S [7] $end
$var wire 1 % S [6] $end
$var wire 1 & S [5] $end
$var wire 1 ' S [4] $end
$var wire 1 ( S [3] $end
$var wire 1 ) S [2] $end
$var wire 1 * S [1] $end
$var wire 1 + S [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 B0~combout $end
$var wire 1 4 inst2|inst~combout $end
$var wire 1 5 inst7|inst~0_combout $end
$var wire 1 6 inst7|inst~combout $end
$var wire 1 7 inst7|inst2~0_combout $end
$var wire 1 8 inst7|inst2~combout $end
$var wire 1 9 inst5|inst~combout $end
$var wire 1 : inst6|inst2~combout $end
$var wire 1 ; inst5|inst2~combout $end
$var wire 1 < inst4|inst2~combout $end
$var wire 1 = inst3|inst2~combout $end
$var wire 1 > inst2|inst2~combout $end
$var wire 1 ? inst1|inst2~combout $end
$var wire 1 @ inst|inst2~combout $end
$var wire 1 A A~combout [7] $end
$var wire 1 B A~combout [6] $end
$var wire 1 C A~combout [5] $end
$var wire 1 D A~combout [4] $end
$var wire 1 E A~combout [3] $end
$var wire 1 F A~combout [2] $end
$var wire 1 G A~combout [1] $end
$var wire 1 H A~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
1"
1#
0+
0*
0)
0(
0'
0&
0%
0$
x,
0-
1.
x/
10
11
12
13
14
15
16
07
08
19
0:
0;
0<
0=
0>
0?
0@
1H
1G
1F
1E
1D
1C
1B
1A
$end
#1000000
