# Generated by Yosys 0.9 (git sha1 1979e0b)

.model microsd
.inputs CLK CMD DAT[0] DAT[1] DAT[2] DAT[3]
.outputs SD_CLK LED CMD DAT[0] DAT[1] DAT[2] DAT[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:380$43_Y[2] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30385[1]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32093
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24695[0]_new_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30385[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32214$new_n280_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32094 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32098 I3=$false O=$abc$32214$auto$wreduce.cc:455:run$24695[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=resp_delay[1] I1=resp_delay[3] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32102 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32114 O=$abc$32214$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32110 I1=CMD I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:380$43_Y[4] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30385[1]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:380$43_Y[5] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30385[1]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32101
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[2]_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[1]_new_inv_ I3=sd_cmd[41] O=$abc$32214$eq$microsd.v:387$44_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[42] I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[45] I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 I1=sd_mem_state[0] I2=$false I3=$false O=$abc$32214$procmux$24457.B_AND_S[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=sd_mem_state[1] O=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$new_n679_ I1=$abc$32214$new_n318_ I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$28588_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32109
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$new_n302_ I1=$abc$32214$new_n303_ I2=$abc$32214$new_n681_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 O=$abc$32214$new_n298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$32214$new_n308_ I1=$abc$32214$new_n309_ I2=$abc$32214$new_n683_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 O=$abc$32214$new_n304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 O=$abc$32214$new_n316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 I1=sd_clk I2=$false I3=$false O=$abc$32214$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$techmap$shiftx$microsd.v:325$35.$13\buffer[47:0][0]_new_inv_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32110 I3=sd_clk O=$abc$32214$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$false O=$abc$32214$new_n324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=sd_cmd_ptr[4] O=$abc$32214$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$32214$new_n337_ I1=$abc$32214$new_n338_ I2=sd_cmd_ptr[4] I3=$abc$32214$new_n339_ O=$abc$32214$techmap$shiftx$microsd.v:325$35.$11\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=sd_cmd_ptr[4] O=$abc$32214$new_n339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29754[1]_new_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I2=CMD I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$28588_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29754[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[0] I3=sd_mem_state[1] O=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:380$43_Y[0] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30385[1]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$procmux$24584.B_AND_S[23]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29408_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32117
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[7] I1=$abc$32214$new_n346_ I2=$abc$32214$new_n350_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29408_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$new_n349_ I1=$abc$32214$new_n348_ I2=$abc$32214$new_n347_ I3=$false O=$abc$32214$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=sd_clk I2=$false I3=$false O=$abc$32214$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd_resp_ptr_r2[3] I1=sd_cmd_resp_ptr_r2[4] I2=sd_cmd_resp_ptr_r2[5] I3=sd_cmd_resp_ptr_r2[6] O=$abc$32214$new_n348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32106 I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32118 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32122 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32146 O=$abc$32214$new_n349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32118 I1=$abc$32214$new_n347_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32118 I1=$abc$32214$sub$microsd.v:390$45_Y[7] I2=$abc$32214$new_n352_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24584.B_AND_S[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I2=$false I3=$false O=$abc$32214$new_n352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32214$procmux$24584.B_AND_S[18]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29388_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[2] I1=$abc$32214$new_n346_ I2=$abc$32214$new_n355_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29388_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32122 I1=$abc$32214$new_n347_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32122 I1=$abc$32214$sub$microsd.v:390$45_Y[2] I2=$abc$32214$new_n352_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24584.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$procmux$24545.B_AND_S[12]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29454_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24698[0] I1=$abc$32214$new_n359_ I2=$abc$32214$new_n362_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29454_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32130 I1=$abc$32214$new_n361_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126 I3=$abc$32214$new_n360_ O=$abc$32214$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=sd_clk I2=$false I3=$false O=$abc$32214$new_n360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32138 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32142 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32134 O=$abc$32214$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126 I1=$abc$32214$new_n360_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126 I1=$abc$32214$auto$wreduce.cc:455:run$24698[0] I2=$abc$32214$new_n364_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24545.B_AND_S[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I2=$false I3=$false O=$abc$32214$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126 I2=$false I3=$false O=$abc$32214$new_n367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$procmux$24545.B_AND_S[14]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29462_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32133
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24698[2] I1=$abc$32214$new_n359_ I2=$abc$32214$new_n371_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29462_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32134 I1=$abc$32214$new_n360_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32134 I1=$abc$32214$auto$wreduce.cc:455:run$24698[2] I2=$abc$32214$new_n364_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24545.B_AND_S[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$procmux$24545.B_AND_S[15]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29466_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24698[3] I1=$abc$32214$new_n359_ I2=$abc$32214$new_n375_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29466_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32138 I1=$abc$32214$new_n360_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32138 I1=$abc$32214$auto$wreduce.cc:455:run$24698[3] I2=$abc$32214$new_n364_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24545.B_AND_S[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$procmux$24545.B_AND_S[17]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29474_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32141
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24698[5] I1=$abc$32214$new_n359_ I2=$abc$32214$new_n379_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29474_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32142 I1=$abc$32214$new_n360_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32142 I1=$abc$32214$auto$wreduce.cc:455:run$24698[5] I2=$abc$32214$new_n364_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24545.B_AND_S[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$procmux$24584.B_AND_S[16]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29380_new_inv_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[0] I1=$abc$32214$new_n346_ I2=$abc$32214$new_n383_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29380_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32146 I1=$abc$32214$new_n347_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$false O=$abc$32214$new_n383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32146 I1=$abc$32214$sub$microsd.v:390$45_Y[0] I2=$abc$32214$new_n352_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$procmux$24584.B_AND_S[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32214$new_n386_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I3=$abc$32214$procmux$24509.B_AND_S[6]_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I1=$abc$32214$new_n387_ I2=$false I3=$false O=$abc$32214$new_n386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$wreduce.cc:455:run$24695[0]_new_ I2=$false I3=$false O=$abc$32214$new_n387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:333$37_Y[0] I1=$abc$32214$new_n389_ I2=$abc$32214$new_n392_ I3=$false O=$abc$32214$procmux$24509.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:326$36_Y_new_ I1=sd_clk I2=$false I3=$false O=$abc$32214$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$new_n391_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I3=$false O=$abc$32214$eq$microsd.v:326$36_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 O=$abc$32214$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I3=$false O=$abc$32214$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32214$new_n386_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I3=$abc$32214$procmux$24509.B_AND_S[7]_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 I1=sd_clk I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ O=$abc$32214$procmux$24509.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$32214$new_n386_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I3=$abc$32214$procmux$24509.B_AND_S[8]_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32157
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:333$37_Y[2] I1=$abc$32214$new_n389_ I2=$abc$32214$new_n397_ I3=$false O=$abc$32214$procmux$24509.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I3=$false O=$abc$32214$new_n397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32214$new_n386_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I3=$abc$32214$procmux$24509.B_AND_S[9]_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32161
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:333$37_Y[3] I1=$abc$32214$new_n389_ I2=$abc$32214$new_n400_ I3=$false O=$abc$32214$procmux$24509.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I3=$false O=$abc$32214$new_n400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32214$new_n386_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I3=$abc$32214$procmux$24509.B_AND_S[11]_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32165
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:333$37_Y[5] I1=$abc$32214$new_n389_ I2=$abc$32214$new_n403_ I3=$false O=$abc$32214$procmux$24509.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I3=$false O=$abc$32214$new_n403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I1=$abc$32214$new_n405_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=$abc$32214$sub$microsd.v:193$13_Y[0] I2=$abc$32214$new_n406_ I3=$abc$32214$sub$microsd.v:251$29_Y[0] O=$abc$32214$new_n405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26185_new_ I2=$false I3=$false O=$abc$32214$new_n406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$new_n408_ I1=$abc$32214$new_n409_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$false O=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I2=$false I3=$false O=$abc$32214$new_n408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data_ptr[6] I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170 O=$abc$32214$new_n409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I1=crc_state[0] I2=crc_state[1] I3=$false O=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26185_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_state[2] I1=crc_state[3] I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I3=$false O=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=crc_state[3] I3=crc_state[2] O=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29865_new_inv_ I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32214$new_n406_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29865_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:251$29_Y[2] I1=$abc$32214$new_n406_ I2=$abc$32214$new_n417_ I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I3=$false O=$abc$32214$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:251$29_Y[3] I1=$abc$32214$new_n406_ I2=$abc$32214$new_n419_ I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I3=$false O=$abc$32214$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:251$29_Y[5] I1=$abc$32214$new_n406_ I2=$abc$32214$new_n421_ I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:193$13_Y[5] I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I3=$false O=$abc$32214$new_n421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24817[0]_new_inv_ I1=clkdiv[4] I2=clkdiv[5] I3=clkdiv[6] O=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clkdiv[3] I1=clkdiv[0] I2=clkdiv[1] I3=clkdiv[2] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24817[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[1] I3=sd_mem_state[3] O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101101101
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26735_new_inv_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26558_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_ I3=$false O=$0\sd_cmd[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32214$new_n427_ I1=$abc$32214$new_n429_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26732[1]_new_inv_ I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26735_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[17] I1=sd_cmd[18] I2=sd_cmd[19] I3=$abc$32214$new_n428_ O=$abc$32214$new_n427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[8] I1=sd_cmd[10] I2=sd_cmd[12] I3=sd_cmd[14] O=$abc$32214$new_n428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[9] I1=sd_cmd[11] I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[3]_new_inv_ I3=$abc$32214$new_n431_ O=$abc$32214$new_n429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[20] I1=sd_cmd[21] I2=sd_cmd[22] I3=sd_cmd[23] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[13] I1=sd_cmd[15] I2=sd_cmd[16] I3=$false O=$abc$32214$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[6]_new_inv_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[4]_new_inv_ I2=$abc$32214$new_n435_ I3=$abc$32214$new_n436_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26732[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[33] I2=sd_cmd[34] I3=sd_cmd[35] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[25] I2=sd_cmd[26] I3=sd_cmd[27] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[31] I2=sd_cmd[36] I3=sd_cmd[37] O=$abc$32214$new_n435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[39] I2=sd_cmd[28] I3=sd_cmd[38] O=$abc$32214$new_n436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32214$new_n438_ I1=sd_cmd[40] I2=sd_cmd[41] I3=$false O=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26558_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[44] I2=sd_cmd[42] I3=sd_cmd[45] O=$abc$32214$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[46] I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$new_n490_ I1=$abc$32214$new_n441_ I2=sd_cmd[4] I3=$abc$32214$new_n470_ O=$0\sd_cmd[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$0\sd_cmd[47:0][43] I1=$abc$32214$new_n445_ I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_ I3=$abc$32214$new_n462_ O=$abc$32214$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26558_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26735_new_inv_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_ O=$0\sd_cmd[47:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[2]_new_inv_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$27086[8]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[41] I2=sd_cmd[43] I3=sd_cmd[42] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$27086[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27155_new_inv_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26692_new_inv_ I2=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26972_new_inv_ I3=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26790_new_inv_ O=$abc$32214$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32214$new_n427_ I1=$abc$32214$new_n429_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26732[1]_new_inv_ I3=$abc$32214$auto$simplemap.cc:168:logic_reduce$27144[4]_new_inv_ O=$abc$32214$auto$simplemap.cc:168:logic_reduce$27155_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[46] I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[2]_new_inv_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$27086[8]_new_inv_ O=$abc$32214$auto$simplemap.cc:168:logic_reduce$27144[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$new_n427_ I1=$abc$32214$new_n429_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26732[1]_new_inv_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26726[4]_new_inv_ O=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26692_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[9]_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[1]_new_inv_ I3=sd_cmd[41] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26726[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[45] I2=sd_cmd[47] I3=sd_cmd[46] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32214$new_n427_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26732[1]_new_inv_ I2=$abc$32214$new_n452_ I3=$abc$32214$new_n454_ O=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26972_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[3]_new_inv_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[9]_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26591_new_inv_ I3=$false O=$abc$32214$new_n452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[41] I2=sd_cmd[42] I3=sd_cmd[43] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26591_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32214$new_n455_ I1=sd_cmd[15] I2=$false I3=$false O=$abc$32214$new_n454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[9] I1=sd_cmd[11] I2=sd_cmd[13] I3=sd_cmd[16] O=$abc$32214$new_n455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32214$new_n427_ I1=$abc$32214$new_n429_ I2=$abc$32214$new_n457_ I3=$abc$32214$new_n459_ O=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26790_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32214$new_n435_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_ I2=$abc$32214$new_n458_ I3=$false O=$abc$32214$new_n457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[39] I2=sd_cmd[28] I3=sd_cmd[38] O=$abc$32214$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[6]_new_inv_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26715[4]_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26540[1]_new_inv_ I3=$abc$32214$new_n461_ O=$abc$32214$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[43] I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26540[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[44] I2=sd_cmd[40] I3=sd_cmd[45] O=$abc$32214$new_n461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$new_n466_ I1=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ O=$abc$32214$new_n462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26558_new_inv_ I2=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26538_new_inv_ I3=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26506_new_inv_ O=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26540[1]_new_inv_ I1=$abc$32214$new_n461_ I2=$false I3=$false O=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26538_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[1]_new_inv_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[2]_new_inv_ I2=sd_cmd[40] I3=sd_cmd[41] O=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26506_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_ I1=$abc$32214$procmux$24348_CMP_new_ I2=$false I3=$false O=$abc$32214$new_n466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$25091[2]_new_inv_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26591_new_inv_ I2=$false I3=$false O=$abc$32214$procmux$24348_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[1] O=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[0] O=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ I1=crc_buffer[3] I2=$abc$32214$procmux$24340.B_AND_S[17]_new_ I3=$abc$32214$procmux$24457.B_AND_S[24]_new_ O=$abc$32214$new_n470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=sd_cmd[4] I1=$abc$32214$ne$microsd.v:272$31_Y_new_inv_ I2=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_ I3=$false O=$abc$32214$procmux$24340.B_AND_S[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$32214$new_n474_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24969[1]_new_inv_ I3=crc_buffer[3] O=$abc$32214$ne$microsd.v:272$31_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=crc_buffer[4] I1=crc_buffer[5] I2=crc_buffer[6] I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24969[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=crc_buffer[2] I1=crc_buffer[1] I2=$false I3=$false O=$abc$32214$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ I2=$false I3=$false O=$abc$32214$procmux$24457.B_AND_S[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$32214$new_n474_ I2=crc_buffer[0] I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24969[1]_new_inv_ O=$abc$32214$ne$microsd.v:283$32_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32214$new_n441_ I1=sd_cmd[1] I2=$abc$32214$new_n479_ I3=$false O=$0\sd_cmd[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$32214$new_n482_ I1=$abc$32214$new_n480_ I2=$abc$32214$procmux$24457.B_AND_S[24]_new_ I3=$false O=$abc$32214$new_n479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_cmd[1] I1=$abc$32214$new_n491_ I2=crc_buffer[0] I3=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ O=$abc$32214$new_n480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110100001111
.gate SB_LUT4 I0=$abc$32214$procmux$24348_CMP_new_ I1=$abc$32214$ne$microsd.v:283$32_Y_new_inv_ I2=$false I3=$false O=$abc$32214$new_n482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32214$new_n486_ I1=$abc$32214$new_n441_ I2=sd_cmd[2] I3=$abc$32214$new_n484_ O=$0\sd_cmd[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ I1=crc_buffer[1] I2=$abc$32214$new_n485_ I3=$abc$32214$procmux$24457.B_AND_S[24]_new_ O=$abc$32214$new_n484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32214$ne$microsd.v:272$31_Y_new_inv_ I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_ I2=$abc$32214$new_n482_ I3=$false O=$abc$32214$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32214$new_n466_ I1=$abc$32214$procmux$24457.B_AND_S[24]_new_ I2=$false I3=$false O=$abc$32214$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$new_n490_ I1=$abc$32214$new_n441_ I2=sd_cmd[3] I3=$abc$32214$new_n488_ O=$0\sd_cmd[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$32214$new_n489_ I1=crc_buffer[2] I2=$false I3=$false O=$abc$32214$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ I1=$abc$32214$procmux$24457.B_AND_S[24]_new_ I2=$false I3=$false O=$abc$32214$new_n489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$new_n491_ I1=$abc$32214$procmux$24457.B_AND_S[24]_new_ I2=$false I3=$false O=$abc$32214$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$ne$microsd.v:283$32_Y_new_inv_ I1=$abc$32214$procmux$24348_CMP_new_ I2=$abc$32214$ne$microsd.v:272$31_Y_new_inv_ I3=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_ O=$abc$32214$new_n491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$32214$new_n490_ I1=$abc$32214$new_n441_ I2=sd_cmd[5] I3=$abc$32214$new_n493_ O=$0\sd_cmd[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$32214$new_n489_ I1=crc_buffer[4] I2=$false I3=$false O=$abc$32214$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32214$new_n441_ I1=sd_cmd[6] I2=$abc$32214$procmux$24353_Y[5]_new_inv_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ O=$0\sd_cmd[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=sd_cmd[6] I1=crc_buffer[5] I2=$abc$32214$new_n497_ I3=$false O=$abc$32214$procmux$24353_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32214$new_n466_ I1=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ I2=$abc$32214$new_n491_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ O=$abc$32214$new_n497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$32214$new_n486_ I1=$abc$32214$new_n441_ I2=sd_cmd[7] I3=$abc$32214$new_n500_ O=$0\sd_cmd[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$32214$auto$opt_reduce.cc:132:opt_mux$24676_new_inv_ I1=crc_buffer[6] I2=$abc$32214$new_n485_ I3=$abc$32214$procmux$24457.B_AND_S[24]_new_ O=$abc$32214$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29754[1]_new_ I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30510
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26735_new_inv_ I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$26610_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_ I3=$false O=$0\sd_cmd[47:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][45] I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26692_new_inv_ I2=$false I3=$false O=$0\sd_cmd[47:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$0\sd_cmd[47:0][38] I1=$0\sd_cmd[47:0][44] I2=$false I3=$false O=$0\sd_cmd[47:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_cmd_resp[38] I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26790_new_inv_ I2=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26972_new_inv_ I3=$false O=$0\sd_cmd[47:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26692_new_inv_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26972_new_inv_ I2=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26790_new_inv_ I3=$false O=$0\sd_cmd[47:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$0\sd_cmd[47:0][43] I1=$abc$32214$new_n445_ I2=$false I3=$false O=$0\sd_cmd[47:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29754[1]_new_ I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30606
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26079_new_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ I2=cmd_read I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29754[1]_new_ O=$0\cmd_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$32214$new_n528_ I1=crc_buffer[1] I2=$abc$32214$new_n531_ I3=$false O=$0\crc_buffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32214$procmux$24416.B_AND_S[10]_new_ I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26100_new_ I2=$false I3=$false O=$abc$32214$new_n528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_state[0] I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I2=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I3=crc_state[1] O=$abc$32214$procmux$24416.B_AND_S[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I3=$false O=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26100_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=sd_cmd[41] I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I3=crc_buffer[0] O=$abc$32214$new_n531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I1=crc_state[0] I2=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I3=crc_state[1] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$new_n528_ I1=crc_buffer[2] I2=$abc$32214$new_n534_ I3=$false O=$0\crc_buffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[42] I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I3=crc_buffer[1] O=$abc$32214$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I2=$abc$32214$procmux$24528.B_AND_S[9]_new_ I3=$abc$32214$new_n536_ O=$0\crc_buffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=sd_cmd[43] I2=$abc$32214$procmux$24416.B_AND_S[10]_new_ I3=crc_buffer[3] O=$abc$32214$new_n536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[3] I1=crc_buffer[7] I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26100_new_ I3=$false O=$abc$32214$procmux$24528.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32214$new_n528_ I1=crc_buffer[4] I2=$abc$32214$new_n539_ I3=$false O=$0\crc_buffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=sd_cmd[44] I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I3=crc_buffer[3] O=$abc$32214$new_n539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32214$new_n528_ I1=crc_buffer[5] I2=$abc$32214$new_n541_ I3=$false O=$0\crc_buffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=sd_cmd[45] I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I3=crc_buffer[4] O=$abc$32214$new_n541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32214$new_n528_ I1=crc_buffer[6] I2=$abc$32214$new_n543_ I3=$false O=$0\crc_buffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=sd_cmd[46] I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I3=crc_buffer[5] O=$abc$32214$new_n543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I1=crc_buffer[6] I2=$abc$32214$new_n545_ I3=$false O=$0\crc_buffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$procmux$24416.B_AND_S[10]_new_ I3=crc_buffer[7] O=$abc$32214$new_n545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32214$new_n547_ I1=sd_cmd_ptr[4] I2=$abc$32214$new_n548_ I3=$false O=$0\sd_cmd_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I2=$abc$32214$new_n386_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ O=$abc$32214$new_n547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$32214$new_n389_ I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I2=$abc$32214$sub$microsd.v:333$37_Y[4] I3=$false O=$abc$32214$new_n548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 I1=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30504 I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32214$new_n359_ I1=$abc$32214$new_n346_ I2=sd_clk I3=$abc$32214$procmux$24457.B_AND_S[10]_new_ O=$abc$32214$procmux$24457.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$32214$new_n556_ I1=$abc$32214$new_n558_ I2=$abc$32214$new_n559_ I3=$false O=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24832[0]_new_inv_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32190 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32194 I3=$false O=$abc$32214$new_n556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=init_delay[0] I1=init_delay[1] I2=init_delay[2] I3=init_delay[3] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$24832[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[10] I1=init_delay[11] I2=init_delay[12] I3=init_delay[13] O=$abc$32214$new_n558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[5] I1=init_delay[7] I2=init_delay[8] I3=init_delay[9] O=$abc$32214$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[0] I3=sd_mem_state[3] O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29766[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26735_new_inv_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26506_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_ O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29761[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:326$36_Y_new_ I1=sd_clk I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_ I1=$abc$32214$procmux$24457.B_AND_S[29]_new_ I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_ O=$0\sd_mem_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$32214$new_n346_ I1=$abc$32214$new_n359_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=sd_clk O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26735_new_inv_ I1=$abc$32214$auto$simplemap.cc:256:simplemap_eqne$26506_new_inv_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$26694[19]_new_inv_ I3=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_ O=$abc$32214$procmux$24457.B_AND_S[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I1=$abc$32214$new_n386_ I2=$abc$32214$procmux$24457.B_AND_S[10]_new_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29754[1]_new_ O=$0\sd_mem_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29761[3]_new_ I1=$abc$32214$new_n570_ I2=$false I3=$false O=$0\sd_mem_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$simplemap.cc:309:simplemap_lut$25342_new_ I2=$abc$32214$eq$microsd.v:326$36_Y_new_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29766[0]_new_ O=$abc$32214$new_n570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$32214$new_n406_ I1=$abc$32214$sub$microsd.v:251$29_Y[4] I2=$abc$32214$procmux$24448.B_AND_S[18]_new_ I3=$false O=$0\data_ptr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I1=data_ptr[4] I2=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I3=$false O=$abc$32214$procmux$24448.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I1=$abc$32214$sub$microsd.v:193$13_Y[6] I2=$abc$32214$new_n406_ I3=$abc$32214$sub$microsd.v:251$29_Y[6] O=$0\data_ptr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29934[1]_new_ I1=$abc$32214$new_n575_ I2=$false I3=$false O=$0\crc_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I1=crc_buffer[7] I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26185_new_ I3=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ O=$abc$32214$new_n575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I1=$abc$32214$new_n577_ I2=$false I3=$false O=$0\crc_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I2=crc_state[1] I3=crc_state[0] O=$abc$32214$new_n577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100111111
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I3=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ O=$0\crc_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$32214$new_n583_ I1=$abc$32214$new_n585_ I2=$abc$32214$new_n586_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I1=data_ptr[4] I2=$false I3=$false O=$abc$32214$new_n584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n588_ I1=$abc$32214$new_n589_ I2=$abc$32214$new_n590_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n593_ I1=$abc$32214$new_n594_ I2=$abc$32214$new_n595_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n597_ I1=$abc$32214$new_n598_ I2=$abc$32214$new_n599_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n602_ I1=$abc$32214$new_n603_ I2=$abc$32214$new_n604_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n606_ I1=$abc$32214$new_n607_ I2=$abc$32214$new_n608_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n615_ I1=$abc$32214$new_n611_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 O=$abc$32214$new_n610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$32214$new_n612_ I1=$abc$32214$new_n613_ I2=$abc$32214$new_n614_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32214$new_n616_ I1=$abc$32214$new_n617_ I2=$abc$32214$new_n618_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 O=$abc$32214$new_n615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n408_ O=$abc$32214$new_n616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I3=$abc$32214$new_n584_ O=$abc$32214$new_n617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I3=data_ptr[4] O=$abc$32214$new_n618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I2=$abc$32214$procmux$24416.B_AND_S[10]_new_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26185_new_ O=$abc$32214$new_n619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$32214$auto$simplemap.cc:168:logic_reduce$27173_new_inv_ I2=$abc$32214$procmux$24397.B_AND_S[2]_new_ I3=$false O=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30018[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[0] I1=crc_buffer[7] I2=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26100_new_ I3=$false O=$abc$32214$procmux$24397.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32214$eq$microsd.v:387$44_Y_new_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32142 I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126 I3=$abc$32214$new_n626_ O=$abc$32214$new_n625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32130 I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32134 I2=sd_cmd_resp_ptr[4] I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32138 O=$abc$32214$new_n626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32110 I1=CMD I2=$abc$32214$new_n625_ I3=sd_cmd_resp[38] O=$abc$32214$procmux$345_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000001111111
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32114 I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30385[1]_new_inv_ I2=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371 I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I2=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][46] I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31641 I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$32214$procmux$24457.B_AND_S[24]_new_ I1=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31717 I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31641
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:168:logic_reduce$27170[1]_new_inv_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$31501[0]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31717 I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=init_delay[0] I1=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24695[0]_new_ I1=resp_delay[1] I2=$false I3=$false O=$abc$32214$procmux$24643_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24695[0]_new_ I1=$abc$32214$sub$microsd.v:380$43_Y[3] I2=$false I3=$false O=$abc$32214$procmux$24643_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\init_delay[13:0][4] I1=$false I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\init_delay[13:0][6] I1=$false I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32193
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32094 I1=$false I2=$false I3=$false O=resp_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32098 I1=$false I2=$false I3=$false O=resp_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32102 I1=$false I2=$false I3=$false O=resp_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32106 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32110 I1=$false I2=$false I3=$false O=cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32114 I1=$false I2=$false I3=$false O=resp_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32118 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32122 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32130 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32134 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32138 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32142 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32146 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150 I1=$false I2=$false I3=$false O=sd_cmd_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 I1=$false I2=$false I3=$false O=sd_cmd_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I1=$false I2=$false I3=$false O=sd_cmd_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I1=$false I2=$false I3=$false O=sd_cmd_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I1=$false I2=$false I3=$false O=sd_cmd_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170 I1=$false I2=$false I3=$false O=data_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 I1=$false I2=$false I3=$false O=data_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178 I1=$false I2=$false I3=$false O=data_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182 I1=$false I2=$false I3=$false O=data_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186 I1=$false I2=$false I3=$false O=data_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32190 I1=$false I2=$false I3=$false O=init_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32214$auto$ice40_ffinit.cc:141:execute$32194 I1=$false I2=$false I3=$false O=init_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clkdiv[1] I1=$false I2=$false I3=$false O=$abc$32214$add$microsd.v:116$3_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init_delay[1] I1=$false I2=$false I3=$false O=$0\init_delay[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_read I1=$false I2=$false I3=$false O=$abc$32214$auto$rtlil.cc:1832:Not$24674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd_clk I1=$false I2=$false I3=$false O=$0\sd_clk[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\sd_cmd[47:0][46] I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30614[1]_new_inv_ I2=$false I3=$false O=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I1=sd_clk I2=sd_mem_state[0] I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32146 O=$abc$32214$new_n672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32214$new_n672_ I1=$abc$32214$eq$microsd.v:387$44_Y_new_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32106 I3=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 O=$abc$32214$new_n673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100011111111
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ I1=$abc$32214$new_n673_ I2=$false I3=$false O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32105
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32214$new_n298_ I1=$abc$32214$new_n304_ I2=sd_cmd_ptr[4] I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 O=$abc$32214$new_n675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$32214$new_n315_ I1=$abc$32214$new_n316_ I2=$abc$32214$new_n716_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 O=$abc$32214$new_n678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$32214$new_n678_ I1=sd_cmd_ptr[4] I2=$abc$32214$new_n675_ I3=$abc$32214$new_n317_ O=$abc$32214$new_n679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$new_n680_ O=$abc$32214$new_n681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$new_n682_ O=$abc$32214$new_n683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sd_cmd[16] I1=sd_cmd[24] I2=sd_cmd_ptr[4] I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 I3=$false O=$abc$32214$techmap$shiftx$microsd.v:325$35.$1\buffer[47:0][8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32214$techmap$shiftx$microsd.v:325$35.$1\buffer[47:0][8]_new_ I1=$abc$32214$new_n684_ I2=sd_cmd_ptr[4] I3=$abc$32214$new_n333_ O=$abc$32214$techmap$shiftx$microsd.v:325$35.$7\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011100110000
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[10] I1=sd_cmd[42] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$new_n689_ O=$abc$32214$new_n690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$32214$new_n324_ I1=$abc$32214$new_n690_ I2=sd_cmd_ptr[4] I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 O=$abc$32214$new_n691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I1=sd_clk I2=sd_mem_state[0] I3=$abc$32214$new_n367_ O=$abc$32214$new_n692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32130 I2=$abc$32214$new_n692_ I3=$abc$32214$auto$simplemap.cc:309:simplemap_lut$26278_new_ O=$abc$32214$auto$ice40_ffinit.cc:140:execute$32129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=$abc$32214$new_n352_ I1=$abc$32214$new_n346_ I2=sd_mem_state[0] I3=$false O=$abc$32214$new_n694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[3] I1=sd_cmd_resp_ptr_r2[3] I2=$abc$32214$new_n694_ I3=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 O=$0\sd_cmd_resp_ptr_r2[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32214$new_n352_ I1=$abc$32214$new_n346_ I2=sd_mem_state[0] I3=$false O=$abc$32214$new_n696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[4] I1=sd_cmd_resp_ptr_r2[4] I2=$abc$32214$new_n696_ I3=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 O=$0\sd_cmd_resp_ptr_r2[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32214$new_n352_ I1=$abc$32214$new_n346_ I2=sd_mem_state[0] I3=$false O=$abc$32214$new_n698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[5] I1=sd_cmd_resp_ptr_r2[5] I2=$abc$32214$new_n698_ I3=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 O=$0\sd_cmd_resp_ptr_r2[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32214$new_n352_ I1=$abc$32214$new_n346_ I2=sd_mem_state[0] I3=$false O=$abc$32214$new_n700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32214$sub$microsd.v:390$45_Y[6] I1=sd_cmd_resp_ptr_r2[6] I2=$abc$32214$new_n700_ I3=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 O=$0\sd_cmd_resp_ptr_r2[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32214$new_n364_ I1=$abc$32214$new_n359_ I2=sd_mem_state[0] I3=$false O=$abc$32214$new_n702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32214$auto$wreduce.cc:455:run$24698[4] I1=sd_cmd_resp_ptr[4] I2=$abc$32214$new_n702_ I3=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 O=$0\sd_cmd_resp_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065 I1=$abc$32214$new_n387_ I2=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 I3=sd_mem_state[2] O=$abc$32214$new_n704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=sd_mem_state[1] I1=$abc$32214$new_n704_ I2=sd_mem_state[3] I3=sd_mem_state[2] O=$abc$32214$new_n705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000100
.gate SB_LUT4 I0=$abc$32214$procmux$24457.B_AND_S[24]_new_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29766[0]_new_ I2=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29761[3]_new_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_ O=$abc$32214$new_n706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32214$new_n705_ I1=sd_mem_state[0] I2=$abc$32214$procmux$24457.B_AND_S[8]_new_ I3=$abc$32214$new_n706_ O=$0\sd_mem_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$32214$new_n601_ I1=$abc$32214$new_n605_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170 O=$abc$32214$new_n708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$32214$new_n592_ I1=$abc$32214$new_n596_ I2=$abc$32214$new_n587_ I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170 O=$abc$32214$new_n709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$32214$new_n582_ I1=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174 I2=$abc$32214$new_n709_ I3=$abc$32214$new_n708_ O=$abc$32214$new_n710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111100010000
.gate SB_LUT4 I0=$abc$32214$new_n610_ I1=$abc$32214$auto$wreduce.cc:455:run$24688[2]_new_ I2=$abc$32214$new_n619_ I3=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30018[1]_new_inv_ O=$abc$32214$new_n711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$32214$new_n619_ I1=$abc$32214$auto$simplemap.cc:127:simplemap_reduce$30018[1]_new_inv_ I2=$abc$32214$new_n711_ I3=$abc$32214$new_n710_ O=$0\crc_buffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[38] I2=sd_clk I3=$abc$32214$new_n625_ O=$abc$32214$procmux$326_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$32214$procmux$345_Y_new_inv_ I1=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$30355[2]_new_inv_ I2=$abc$32214$procmux$326_Y_new_ I3=$abc$32214$procmux$24457.B_AND_S[10]_new_ O=$0\sd_cmd_resp[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 O=$abc$32214$new_n715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 I3=$abc$32214$new_n715_ O=$abc$32214$new_n716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$32214$techmap$shiftx$microsd.v:325$35.$7\buffer[47:0][0]_new_inv_ I1=$abc$32214$techmap$shiftx$microsd.v:325$35.$11\buffer[47:0][0]_new_inv_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158 O=$abc$32214$new_n717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166 O=$abc$32214$new_n718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162 I3=$abc$32214$new_n718_ O=$abc$32214$new_n719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$32214$new_n719_ I2=$abc$32214$new_n329_ I3=$false O=$abc$32214$techmap$shiftx$microsd.v:325$35.$11\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32214$techmap$shiftx$microsd.v:325$35.$11\buffer[47:0][2]_new_inv_ I1=$abc$32214$new_n691_ I2=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154 I3=$abc$32214$new_n717_ O=$abc$32214$techmap$shiftx$microsd.v:325$35.$13\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=$false I1=$true I2=clkdiv[0] I3=$false O=$add$microsd.v:116$3_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clkdiv[0] CO=$auto$alumacc.cc:474:replace_alu$24719.C[2] I0=$false I1=clkdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[2] I3=$auto$alumacc.cc:474:replace_alu$24719.C[2] O=$add$microsd.v:116$3_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24719.C[2] CO=$auto$alumacc.cc:474:replace_alu$24719.C[3] I0=$false I1=clkdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[3] I3=$auto$alumacc.cc:474:replace_alu$24719.C[3] O=$add$microsd.v:116$3_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24719.C[3] CO=$auto$alumacc.cc:474:replace_alu$24719.C[4] I0=$false I1=clkdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[4] I3=$auto$alumacc.cc:474:replace_alu$24719.C[4] O=$add$microsd.v:116$3_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24719.C[4] CO=$auto$alumacc.cc:474:replace_alu$24719.C[5] I0=$false I1=clkdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[5] I3=$auto$alumacc.cc:474:replace_alu$24719.C[5] O=$add$microsd.v:116$3_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24719.C[5] CO=$auto$alumacc.cc:474:replace_alu$24719.C[6] I0=$false I1=clkdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[6] I3=$auto$alumacc.cc:474:replace_alu$24719.C[6] O=$add$microsd.v:116$3_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:116|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[0] I2=$false I3=$true O=$0\init_delay[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[10] O=$0\init_delay[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[10] CO=$auto$alumacc.cc:474:replace_alu$24722.C[11] I0=init_delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[11] O=$0\init_delay[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[11] CO=$auto$alumacc.cc:474:replace_alu$24722.C[12] I0=init_delay[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[12] O=$0\init_delay[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[12] CO=$auto$alumacc.cc:474:replace_alu$24722.C[13] I0=init_delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[13] O=$0\init_delay[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=init_delay[0] CO=$auto$alumacc.cc:474:replace_alu$24722.C[2] I0=init_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[2] O=$0\init_delay[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[2] CO=$auto$alumacc.cc:474:replace_alu$24722.C[3] I0=init_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[3] O=$0\init_delay[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[3] CO=$auto$alumacc.cc:474:replace_alu$24722.C[4] I0=init_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[4] O=$0\init_delay[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[4] CO=$auto$alumacc.cc:474:replace_alu$24722.C[5] I0=init_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[5] O=$0\init_delay[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[5] CO=$auto$alumacc.cc:474:replace_alu$24722.C[6] I0=init_delay[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[6] O=$0\init_delay[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[6] CO=$auto$alumacc.cc:474:replace_alu$24722.C[7] I0=init_delay[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[7] O=$0\init_delay[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[7] CO=$auto$alumacc.cc:474:replace_alu$24722.C[8] I0=init_delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[8] O=$0\init_delay[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[8] CO=$auto$alumacc.cc:474:replace_alu$24722.C[9] I0=init_delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24722.C[9] O=$0\init_delay[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24722.C[9] CO=$auto$alumacc.cc:474:replace_alu$24722.C[10] I0=init_delay[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:128|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$true I3=$true O=$abc$32214$sub$microsd.v:193$13_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:193|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$24725.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:193|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24725.C[5] O=$abc$32214$sub$microsd.v:193$13_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:193|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24725.C[5] CO=$auto$alumacc.cc:474:replace_alu$24725.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:193|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24725.C[6] O=$abc$32214$sub$microsd.v:193$13_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:193|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$false I3=$true O=$abc$32214$sub$microsd.v:251$29_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24728.C[2] I0=data_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24728.C[2] O=$abc$32214$sub$microsd.v:251$29_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[2] CO=$auto$alumacc.cc:474:replace_alu$24728.C[3] I0=data_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24728.C[3] O=$abc$32214$sub$microsd.v:251$29_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[3] CO=$auto$alumacc.cc:474:replace_alu$24728.C[4] I0=data_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24728.C[4] O=$abc$32214$sub$microsd.v:251$29_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[4] CO=$auto$alumacc.cc:474:replace_alu$24728.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24728.C[5] O=$abc$32214$sub$microsd.v:251$29_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[5] CO=$auto$alumacc.cc:474:replace_alu$24728.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24728.C[6] O=$abc$32214$sub$microsd.v:251$29_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:251|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[0] I2=$false I3=$true O=$abc$32214$sub$microsd.v:333$37_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24731.C[2] I0=sd_cmd_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[2] O=$abc$32214$sub$microsd.v:333$37_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[2] CO=$auto$alumacc.cc:474:replace_alu$24731.C[3] I0=sd_cmd_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[3] O=$abc$32214$sub$microsd.v:333$37_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[3] CO=$auto$alumacc.cc:474:replace_alu$24731.C[4] I0=sd_cmd_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[4] O=$abc$32214$sub$microsd.v:333$37_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[4] CO=$auto$alumacc.cc:474:replace_alu$24731.C[5] I0=sd_cmd_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[5] O=$abc$32214$sub$microsd.v:333$37_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=resp_delay[0] I2=$false I3=$true O=$abc$32214$sub$microsd.v:380$43_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resp_delay[0] CO=$auto$alumacc.cc:474:replace_alu$24734.C[2] I0=resp_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24734.C[2] O=$abc$32214$sub$microsd.v:380$43_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24734.C[2] CO=$auto$alumacc.cc:474:replace_alu$24734.C[3] I0=resp_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24734.C[3] O=$abc$32214$sub$microsd.v:380$43_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24734.C[3] CO=$auto$alumacc.cc:474:replace_alu$24734.C[4] I0=resp_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24734.C[4] O=$abc$32214$sub$microsd.v:380$43_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24734.C[4] CO=$auto$alumacc.cc:474:replace_alu$24734.C[5] I0=resp_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24734.C[5] O=$abc$32214$sub$microsd.v:380$43_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:380|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[0] I2=$false I3=$true O=$abc$32214$sub$microsd.v:390$45_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr_r2[0] CO=$auto$alumacc.cc:474:replace_alu$24737.C[2] I0=sd_cmd_resp_ptr_r2[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[2] O=$abc$32214$sub$microsd.v:390$45_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[2] CO=$auto$alumacc.cc:474:replace_alu$24737.C[3] I0=sd_cmd_resp_ptr_r2[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[3] O=$abc$32214$sub$microsd.v:390$45_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[3] CO=$auto$alumacc.cc:474:replace_alu$24737.C[4] I0=sd_cmd_resp_ptr_r2[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[4] O=$abc$32214$sub$microsd.v:390$45_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[4] CO=$auto$alumacc.cc:474:replace_alu$24737.C[5] I0=sd_cmd_resp_ptr_r2[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[5] O=$abc$32214$sub$microsd.v:390$45_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[5] CO=$auto$alumacc.cc:474:replace_alu$24737.C[6] I0=sd_cmd_resp_ptr_r2[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[6] O=$abc$32214$sub$microsd.v:390$45_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[6] CO=$auto$alumacc.cc:474:replace_alu$24737.C[7] I0=sd_cmd_resp_ptr_r2[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[7] O=$abc$32214$sub$microsd.v:390$45_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:390|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$false I3=$true O=$abc$32214$auto$wreduce.cc:455:run$24698[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24740.C[2] I0=sd_cmd_resp_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[2] O=$abc$32214$auto$wreduce.cc:455:run$24698[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24740.C[2] CO=$auto$alumacc.cc:474:replace_alu$24740.C[3] I0=sd_cmd_resp_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[3] O=$abc$32214$auto$wreduce.cc:455:run$24698[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24740.C[3] CO=$auto$alumacc.cc:474:replace_alu$24740.C[4] I0=sd_cmd_resp_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[4] O=$abc$32214$auto$wreduce.cc:455:run$24698[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24740.C[4] CO=$auto$alumacc.cc:474:replace_alu$24740.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[5] O=$abc$32214$auto$wreduce.cc:455:run$24698[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:395|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=cmd E=$abc$32214$auto$rtlil.cc:1832:Not$24674 Y=CMD
.attr src "microsd.v:600"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32113 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32114
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32214$procmux$24643_Y[1] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30410 Q=resp_delay[1] R=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32093 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32094
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32214$procmux$24643_Y[3] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371 Q=resp_delay[3] R=$abc$32214$auto$simplemap.cc:250:simplemap_eqne$25065
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32097 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32098
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32101 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30371 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32102
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_clk[0:0] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30504 Q=sd_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32109 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30510 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32110
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32145 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32146
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32105 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32106
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32121 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32122
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][3] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=sd_cmd_resp_ptr_r2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][4] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=sd_cmd_resp_ptr_r2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][5] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=sd_cmd_resp_ptr_r2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][6] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=sd_cmd_resp_ptr_r2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32117 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32118
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][38] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30564 Q=sd_cmd_resp[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32125 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32126
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32129 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32130
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32133 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32134
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32137 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32138
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr[5:0][4] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=sd_cmd_resp_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32141 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30516 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32142
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_read[0:0] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30606 Q=cmd_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30627 Q=sd_cmd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][1] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][2] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][3] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][4] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][5] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][6] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][7] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$30631 Q=sd_cmd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][38] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][38] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][40] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][41] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][46] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$30688 Q=sd_cmd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32149 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32150
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32153 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32154
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32157 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32158
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32161 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32162
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_ptr[5:0][4] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 Q=sd_cmd_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32165 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31433 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32166
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][0] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31469 Q=sd_mem_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][1] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31469 Q=sd_mem_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][2] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31469 Q=sd_mem_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][3] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31469 Q=sd_mem_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32169 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32170
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32173 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32174
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32177 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32178
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32181 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32182
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][4] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=data_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32185 E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32186
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][6] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31508 Q=data_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][0] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31641 Q=crc_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][1] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31641 Q=crc_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][2] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31641 Q=crc_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31641 Q=crc_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][0] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31717 Q=crc_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][1] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][2] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][3] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][4] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][5] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][6] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][7] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31736 Q=crc_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:135|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][0] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][1] E=$abc$32214$auto$dff2dffe.cc:175:make_patterns_logic$31875 Q=init_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][2] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][3] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32189 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32190
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][5] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$32214$auto$ice40_ffinit.cc:140:execute$32193 E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=$abc$32214$auto$ice40_ffinit.cc:141:execute$32194
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][7] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][8] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][9] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][10] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][11] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][12] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][13] E=$abc$32214$auto$dff2dffe.cc:158:make_patterns_logic$31854 Q=init_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:123|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:116$3_Y[0] Q=clkdiv[0] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$32214$add$microsd.v:116$3_Y[1] E=clkdiv[0] Q=clkdiv[1] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:116$3_Y[2] Q=clkdiv[2] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:116$3_Y[3] Q=clkdiv[3] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:116$3_Y[4] Q=clkdiv[4] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:116$3_Y[5] Q=clkdiv[5] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:116$3_Y[6] Q=clkdiv[6] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\one_hundredkhz[0:0] Q=one_hundredkhz
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:107|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\crc_state[3:0][3]
1 1
.names $true $0\sd_cmd[47:0][0]
1 1
.names $false $0\sd_cmd[47:0][8]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][9]
1 1
.names $false $0\sd_cmd[47:0][10]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][11]
1 1
.names $false $0\sd_cmd[47:0][12]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][13]
1 1
.names $false $0\sd_cmd[47:0][14]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][15]
1 1
.names $false $0\sd_cmd[47:0][17]
1 1
.names $false $0\sd_cmd[47:0][18]
1 1
.names $false $0\sd_cmd[47:0][19]
1 1
.names $false $0\sd_cmd[47:0][20]
1 1
.names $false $0\sd_cmd[47:0][21]
1 1
.names $false $0\sd_cmd[47:0][22]
1 1
.names $false $0\sd_cmd[47:0][23]
1 1
.names $false $0\sd_cmd[47:0][24]
1 1
.names $false $0\sd_cmd[47:0][25]
1 1
.names $false $0\sd_cmd[47:0][26]
1 1
.names $false $0\sd_cmd[47:0][27]
1 1
.names $0\sd_cmd[47:0][38] $0\sd_cmd[47:0][28]
1 1
.names $false $0\sd_cmd[47:0][29]
1 1
.names $false $0\sd_cmd[47:0][30]
1 1
.names $false $0\sd_cmd[47:0][31]
1 1
.names $false $0\sd_cmd[47:0][32]
1 1
.names $false $0\sd_cmd[47:0][33]
1 1
.names $false $0\sd_cmd[47:0][34]
1 1
.names $false $0\sd_cmd[47:0][35]
1 1
.names $false $0\sd_cmd[47:0][36]
1 1
.names $false $0\sd_cmd[47:0][37]
1 1
.names $false $0\sd_cmd[47:0][39]
1 1
.names $0\sd_cmd[47:0][44] $0\sd_cmd[47:0][42]
1 1
.names $false $0\sd_cmd[47:0][47]
1 1
.names $abc$32214$add$microsd.v:116$3_Y[1] $add$microsd.v:116$3_Y[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$24719.C[0]
1 1
.names clkdiv[0] $auto$alumacc.cc:474:replace_alu$24719.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24722.C[0]
1 1
.names init_delay[0] $auto$alumacc.cc:474:replace_alu$24722.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24725.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24725.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24725.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24725.C[3]
1 1
.names data_ptr[3] $auto$alumacc.cc:474:replace_alu$24725.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24728.C[0]
1 1
.names data_ptr[0] $auto$alumacc.cc:474:replace_alu$24728.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24731.C[0]
1 1
.names sd_cmd_ptr[0] $auto$alumacc.cc:474:replace_alu$24731.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24734.C[0]
1 1
.names resp_delay[0] $auto$alumacc.cc:474:replace_alu$24734.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24737.C[0]
1 1
.names sd_cmd_resp_ptr_r2[0] $auto$alumacc.cc:474:replace_alu$24737.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24740.C[0]
1 1
.names sd_cmd_resp_ptr[0] $auto$alumacc.cc:474:replace_alu$24740.C[1]
1 1
.names $true DAT[0]
1 1
.names $true DAT[1]
1 1
.names $true DAT[2]
1 1
.names $true DAT[3]
1 1
.names $false LED
1 1
.names sd_clk SD_CLK
1 1
.names $false crc_counter[0]
1 1
.names $false crc_counter[1]
1 1
.names $false crc_counter[2]
1 1
.names $false crc_counter[3]
1 1
.names $false crc_counter[4]
1 1
.names $false crc_counter[5]
1 1
.names $false crc_counter[6]
1 1
.names $false crc_counter[7]
1 1
.names $true dat[0]
1 1
.names $true dat[1]
1 1
.names $true dat[2]
1 1
.names $true dat[3]
1 1
.names $false dat_read
1 1
.names $false led
1 1
.names $false sd_cmd_resp[0]
1 1
.names $false sd_cmd_resp[1]
1 1
.names $false sd_cmd_resp[2]
1 1
.names $false sd_cmd_resp[3]
1 1
.names $false sd_cmd_resp[4]
1 1
.names $false sd_cmd_resp[5]
1 1
.names $false sd_cmd_resp[6]
1 1
.names $false sd_cmd_resp[7]
1 1
.names $false sd_cmd_resp[8]
1 1
.names $false sd_cmd_resp[9]
1 1
.names $false sd_cmd_resp[10]
1 1
.names $false sd_cmd_resp[11]
1 1
.names $false sd_cmd_resp[12]
1 1
.names $false sd_cmd_resp[13]
1 1
.names $false sd_cmd_resp[14]
1 1
.names $false sd_cmd_resp[15]
1 1
.names $false sd_cmd_resp[16]
1 1
.names $false sd_cmd_resp[17]
1 1
.names $false sd_cmd_resp[18]
1 1
.names $false sd_cmd_resp[19]
1 1
.names $false sd_cmd_resp[20]
1 1
.names $false sd_cmd_resp[21]
1 1
.names $false sd_cmd_resp[22]
1 1
.names $false sd_cmd_resp[23]
1 1
.names $false sd_cmd_resp[24]
1 1
.names $false sd_cmd_resp[25]
1 1
.names $false sd_cmd_resp[26]
1 1
.names $false sd_cmd_resp[27]
1 1
.names $false sd_cmd_resp[28]
1 1
.names $false sd_cmd_resp[29]
1 1
.names $false sd_cmd_resp[30]
1 1
.names $false sd_cmd_resp[31]
1 1
.names $false sd_cmd_resp[32]
1 1
.names $false sd_cmd_resp[33]
1 1
.names $false sd_cmd_resp[34]
1 1
.names $false sd_cmd_resp[35]
1 1
.names $false sd_cmd_resp[36]
1 1
.names $false sd_cmd_resp[37]
1 1
.names $false sd_cmd_resp[39]
1 1
.names $false sd_cmd_resp[40]
1 1
.names $false sd_cmd_resp[41]
1 1
.names $false sd_cmd_resp[42]
1 1
.names $false sd_cmd_resp[43]
1 1
.names $false sd_cmd_resp[44]
1 1
.names $false sd_cmd_resp[45]
1 1
.names $false sd_cmd_resp[46]
1 1
.names $false sd_cmd_resp[47]
1 1
.names $false sd_cmd_resp_r2[0]
1 1
.names $false sd_cmd_resp_r2[1]
1 1
.names $false sd_cmd_resp_r2[2]
1 1
.names $false sd_cmd_resp_r2[3]
1 1
.names $false sd_cmd_resp_r2[4]
1 1
.names $false sd_cmd_resp_r2[5]
1 1
.names $false sd_cmd_resp_r2[6]
1 1
.names $false sd_cmd_resp_r2[7]
1 1
.names $false sd_cmd_resp_r2[8]
1 1
.names $false sd_cmd_resp_r2[9]
1 1
.names $false sd_cmd_resp_r2[10]
1 1
.names $false sd_cmd_resp_r2[11]
1 1
.names $false sd_cmd_resp_r2[12]
1 1
.names $false sd_cmd_resp_r2[13]
1 1
.names $false sd_cmd_resp_r2[14]
1 1
.names $false sd_cmd_resp_r2[15]
1 1
.names $false sd_cmd_resp_r2[16]
1 1
.names $false sd_cmd_resp_r2[17]
1 1
.names $false sd_cmd_resp_r2[18]
1 1
.names $false sd_cmd_resp_r2[19]
1 1
.names $false sd_cmd_resp_r2[20]
1 1
.names $false sd_cmd_resp_r2[21]
1 1
.names $false sd_cmd_resp_r2[22]
1 1
.names $false sd_cmd_resp_r2[23]
1 1
.names $false sd_cmd_resp_r2[24]
1 1
.names $false sd_cmd_resp_r2[25]
1 1
.names $false sd_cmd_resp_r2[26]
1 1
.names $false sd_cmd_resp_r2[27]
1 1
.names $false sd_cmd_resp_r2[28]
1 1
.names $false sd_cmd_resp_r2[29]
1 1
.names $false sd_cmd_resp_r2[30]
1 1
.names $false sd_cmd_resp_r2[31]
1 1
.names $false sd_cmd_resp_r2[32]
1 1
.names $false sd_cmd_resp_r2[33]
1 1
.names $false sd_cmd_resp_r2[34]
1 1
.names $false sd_cmd_resp_r2[35]
1 1
.names $false sd_cmd_resp_r2[36]
1 1
.names $false sd_cmd_resp_r2[37]
1 1
.names $false sd_cmd_resp_r2[38]
1 1
.names $false sd_cmd_resp_r2[39]
1 1
.names $false sd_cmd_resp_r2[40]
1 1
.names $false sd_cmd_resp_r2[41]
1 1
.names $false sd_cmd_resp_r2[42]
1 1
.names $false sd_cmd_resp_r2[43]
1 1
.names $false sd_cmd_resp_r2[44]
1 1
.names $false sd_cmd_resp_r2[45]
1 1
.names $false sd_cmd_resp_r2[46]
1 1
.names $false sd_cmd_resp_r2[47]
1 1
.names $false sd_cmd_resp_r2[48]
1 1
.names $false sd_cmd_resp_r2[49]
1 1
.names $false sd_cmd_resp_r2[50]
1 1
.names $false sd_cmd_resp_r2[51]
1 1
.names $false sd_cmd_resp_r2[52]
1 1
.names $false sd_cmd_resp_r2[53]
1 1
.names $false sd_cmd_resp_r2[54]
1 1
.names $false sd_cmd_resp_r2[55]
1 1
.names $false sd_cmd_resp_r2[56]
1 1
.names $false sd_cmd_resp_r2[57]
1 1
.names $false sd_cmd_resp_r2[58]
1 1
.names $false sd_cmd_resp_r2[59]
1 1
.names $false sd_cmd_resp_r2[60]
1 1
.names $false sd_cmd_resp_r2[61]
1 1
.names $false sd_cmd_resp_r2[62]
1 1
.names $false sd_cmd_resp_r2[63]
1 1
.names $false sd_cmd_resp_r2[64]
1 1
.names $false sd_cmd_resp_r2[65]
1 1
.names $false sd_cmd_resp_r2[66]
1 1
.names $false sd_cmd_resp_r2[67]
1 1
.names $false sd_cmd_resp_r2[68]
1 1
.names $false sd_cmd_resp_r2[69]
1 1
.names $false sd_cmd_resp_r2[70]
1 1
.names $false sd_cmd_resp_r2[71]
1 1
.names $false sd_cmd_resp_r2[72]
1 1
.names $false sd_cmd_resp_r2[73]
1 1
.names $false sd_cmd_resp_r2[74]
1 1
.names $false sd_cmd_resp_r2[75]
1 1
.names $false sd_cmd_resp_r2[76]
1 1
.names $false sd_cmd_resp_r2[77]
1 1
.names $false sd_cmd_resp_r2[78]
1 1
.names $false sd_cmd_resp_r2[79]
1 1
.names $false sd_cmd_resp_r2[80]
1 1
.names $false sd_cmd_resp_r2[81]
1 1
.names $false sd_cmd_resp_r2[82]
1 1
.names $false sd_cmd_resp_r2[83]
1 1
.names $false sd_cmd_resp_r2[84]
1 1
.names $false sd_cmd_resp_r2[85]
1 1
.names $false sd_cmd_resp_r2[86]
1 1
.names $false sd_cmd_resp_r2[87]
1 1
.names $false sd_cmd_resp_r2[88]
1 1
.names $false sd_cmd_resp_r2[89]
1 1
.names $false sd_cmd_resp_r2[90]
1 1
.names $false sd_cmd_resp_r2[91]
1 1
.names $false sd_cmd_resp_r2[92]
1 1
.names $false sd_cmd_resp_r2[93]
1 1
.names $false sd_cmd_resp_r2[94]
1 1
.names $false sd_cmd_resp_r2[95]
1 1
.names $false sd_cmd_resp_r2[96]
1 1
.names $false sd_cmd_resp_r2[97]
1 1
.names $false sd_cmd_resp_r2[98]
1 1
.names $false sd_cmd_resp_r2[99]
1 1
.names $false sd_cmd_resp_r2[100]
1 1
.names $false sd_cmd_resp_r2[101]
1 1
.names $false sd_cmd_resp_r2[102]
1 1
.names $false sd_cmd_resp_r2[103]
1 1
.names $false sd_cmd_resp_r2[104]
1 1
.names $false sd_cmd_resp_r2[105]
1 1
.names $false sd_cmd_resp_r2[106]
1 1
.names $false sd_cmd_resp_r2[107]
1 1
.names $false sd_cmd_resp_r2[108]
1 1
.names $false sd_cmd_resp_r2[109]
1 1
.names $false sd_cmd_resp_r2[110]
1 1
.names $false sd_cmd_resp_r2[111]
1 1
.names $false sd_cmd_resp_r2[112]
1 1
.names $false sd_cmd_resp_r2[113]
1 1
.names $false sd_cmd_resp_r2[114]
1 1
.names $false sd_cmd_resp_r2[115]
1 1
.names $false sd_cmd_resp_r2[116]
1 1
.names $false sd_cmd_resp_r2[117]
1 1
.names $false sd_cmd_resp_r2[118]
1 1
.names $false sd_cmd_resp_r2[119]
1 1
.names $false sd_cmd_resp_r2[120]
1 1
.names $false sd_cmd_resp_r2[121]
1 1
.names $false sd_cmd_resp_r2[122]
1 1
.names $false sd_cmd_resp_r2[123]
1 1
.names $false sd_cmd_resp_r2[124]
1 1
.names $false sd_cmd_resp_r2[125]
1 1
.names $false sd_cmd_resp_r2[126]
1 1
.names $false sd_cmd_resp_r2[127]
1 1
.names $false sd_cmd_resp_r2[128]
1 1
.names $false sd_cmd_resp_r2[129]
1 1
.names $false sd_cmd_resp_r2[130]
1 1
.names $false sd_cmd_resp_r2[131]
1 1
.names $false sd_cmd_resp_r2[132]
1 1
.names $false sd_cmd_resp_r2[133]
1 1
.names $false sd_cmd_resp_r2[134]
1 1
.names $false sd_cmd_resp_r2[135]
1 1
.end
