---
title: 逻辑门
date: 2024-06-02
category: 体系结构
tags: ["逻辑门"]

mermaid: true
mathjax: true
---

已知，**NAND(Not AND)可以构建 AND 和 NOT，AND 和 NOT 可以构建其他的逻辑门**。

来点运算规则吧

Commutative Laws(交换律)

- (x AND y) = (y AND x)
- (x OR y) = (y OR x)

Associative Laws(结合律)

- (x AND (y AND z)) = ((x AND y) AND z)
- (x OR (y OR z)) = ((x OR y) OR z)

Distributivr Laws(分配律）

- (x AND (y OR z)) = (x AND y) OR (x AND z)
- (x OR (y AND z)) = (x OR y) AND (x OR z)

De Morgan Laws(德摩根定律)

- NOT(x AND y) = NOT(x) OR NOT(y)
- NOT(x OR y) = NOT(x) AND NOT(y)

# Nand(given)

- (x NAND Y) = NOT(x AND y)
- NOT(x) = (x NAND x)
- (x AND y) = NOT(x NADA y)

| x   | y   | NAND |
| --- | --- | ---- |
| 0   | 0   | 1    |
| 0   | 1   | 1    |
| 1   | 0   | 1    |
| 1   | 1   | 0    |

# Not

真值表(truth table)

| a   | Not |
| --- | --- |
| 0   | 1   |
| 1   | 0   |

硬件描述语言 HDL(Hardware Description Language )

```vhdl
/**
 * Not gate:
 * if (in) out = 0, else out = 1
 */
CHIP Not {
    IN in;
    OUT out;

    PARTS:
    Nand(a=in , b= true, out=out );
}
```

# And

| a   | b   | And |
| --- | --- | --- |
| 0   | 0   | 0   |
| 0   | 1   | 0   |
| 1   | 0   | 0   |
| 1   | 1   | 1   |

```vhdl
/**
 * And gate:
 * if (a and b) out = 1, else out = 0
 */
CHIP And {
    IN a, b;
    OUT out;

    PARTS:
    Nand(a= a, b=b , out=res0 );
    Not(in=res0 , out=out );
}
```

# Or

| a   | b   | Or  |
| --- | --- | --- |
| 0   | 0   | 0   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 1   |

```vhdl
/**
 * Or gate:
 * if (a or b) out = 1, else out = 0
 */
CHIP Or {
    IN a, b;
    OUT out;

    PARTS:
    Not(in=a , out= nota);
    Not(in=b , out= notb);
    And(a=nota , b= notb, out= notaAndnotb);
    Not(in= notaAndnotb, out= out);
}
```

# Xor

| a   | b   | Xor |
| --- | --- | --- |
| 0   | 0   | 0   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 0   |

```vhdl
/**
 * Exclusive-or gate:
 * if ((a and Not(b)) or (Not(a) and b)) out = 1, else out = 0
 */
CHIP Xor {
    IN a, b;
    OUT out;

    PARTS:
    Not(in=a , out=nota );
    Not(in=b , out= notb);
    And(a=a , b=notb , out=aAndnotb );
    And(a=nota , b=b , out=bAndnota );
    Or(a=aAndnotb , b=bAndnota , out=out );
}
```

# Mux

| a   | b   | sel | out |
| --- | --- | --- | --- |
| 0   | 0   | 0   | 0   |
| 0   | 1   | 0   | 0   |
| 1   | 0   | 0   | 1   |
| 1   | 1   | 0   | 1   |
| 0   | 0   | 1   | 0   |
| 0   | 1   | 1   | 1   |
| 1   | 0   | 1   | 0   |
| 1   | 1   | 1   | 1   |

```vhdl
/**
 * Multiplexor:
 * if (sel = 0) out = a, else out = b
 */
CHIP Mux {
    IN a, b, sel;
    OUT out;

    PARTS:
    Not(in=sel , out= notsel);
    And(a=notsel , b=a , out=notselAnda );
    And(a=sel, b=b , out=selAndb );
    Or(a=notselAnda , b= selAndb, out=out );
}
```

# DMux

| in  | sel | a   | b   |
| --- | --- | --- | --- |
| 0   | 0   | 0   | 0   |
| 0   | 1   | 0   | 0   |
| 1   | 0   | 1   | 0   |
| 1   | 1   | 0   | 1   |

```vhdl
/**
 * Demultiplexor:
 * [a, b] = [in, 0] if sel = 0
 *          [0, in] if sel = 1
 */
CHIP DMux {
    IN in, sel;
    OUT a, b;

    PARTS:
    Not(in= sel, out= notSel);
    And(a=in , b=notSel , out=a );
    And(a=in , b=sel , out=b );
}
```

# Not16,And16,Or16,Mux16

```vhdl
    Not(in=in[0] , out=out[0] );
    ...
		And(a=a[0],b=b[0],out=out[0]);
		...
		Or(a=a[0],b=b[0],out=out[0]);
		...
		Mux(a=a[0],b=b[0],sel=sel;out=out[0]);
		...
```

# Or-8-Way

| in       | out |
| -------- | --- |
| 00000000 | 0   |
| 11111111 | 1   |
| 10000000 | 1   |

...8 位中有 1 就行。

```vhdl
/**
 * 8-way Or gate:
 * out = in[0] Or in[1] Or ... Or in[7]
 */
CHIP Or8Way {
    IN in[8];
    OUT out;

    PARTS:
    Or(a=in[0] , b=in[1] , out=temporary1 );
    Or(a=temporary1 , b=in[2] , out=temporary2 );
    Or(a=temporary2 , b=in[3] , out=temporary3 );
    Or(a=temporary3 , b=in[4] , out=temporary4 );
    Or(a=temporary4 , b=in[5] , out=temporary5 );
    Or(a=temporary5 , b=in[6] , out=temporary6 );
    Or(a=temporary6 , b=in[7] , out=out );
}
```

# Mux-4-Way-16

| sel[1] | sel[0] | out |
| ------ | ------ | --- |
| 0      | 0      | a   |
| 0      | 1      | b   |
| 1      | 0      | c   |
| 1      | 1      | d   |

```vhdl
/**
 * 4-way 16-bit multiplexor:
 * out = a if sel = 00
 *       b if sel = 01
 *       c if sel = 10
 *       d if sel = 11
 */
CHIP Mux4Way16 {
    IN a[16], b[16], c[16], d[16], sel[2];
	OUT out[16];
	PARTS:

    Mux16(a = a, b = b, sel = sel[0], out = ab);
    Mux16(a = c, b = d, sel = sel[0], out = cd);
    Mux16(a = ab, b = cd, sel = sel[1], out = out);
}
```

# Mux-8-Way-16

| sel[2] | sel[1] | sel[0] | out |
| ------ | ------ | ------ | --- |
| 0      | 0      | 0      | a   |
| 0      | 0      | 1      | b   |
| 0      | 1      | 0      | c   |
| 0      | 1      | 1      | d   |
| 1      | 0      | 0      | e   |
| 1      | 0      | 1      | f   |
| 1      | 1      | 0      | g   |
| 1      | 1      | 1      | h   |

```vhdl
/**
 * 8-way 16-bit multiplexor:
 * out = a if sel = 000
 *       b if sel = 001
 *       c if sel = 010
 *       d if sel = 011
 *       e if sel = 100
 *       f if sel = 101
 *       g if sel = 110
 *       h if sel = 111
 */
CHIP Mux8Way16 {
    IN a[16], b[16], c[16], d[16],
       e[16], f[16], g[16], h[16],
       sel[3];
    OUT out[16];

    PARTS:
    Mux4Way16(a = a, b = b, c = c, d = d, sel = sel[0..1], out = c1);
    Mux4Way16(a = e, b = f, c = g, d = h, sel = sel[0..1], out = c2);
    Mux16(a = c1, b = c2, sel = sel[2], out = out);
}
```

# DMux-4-Way

| in  | sel[1] | sel[0] | a   | b   | c   | d   |
| --- | ------ | ------ | --- | --- | --- | --- |
| 0   | 0      | 0      | 0   | 0   | 0   | 0   |
| 0   | 0      | 1      | 0   | 0   | 0   | 0   |
| 0   | 1      | 0      | 0   | 0   | 0   | 0   |
| 0   | 1      | 1      | 0   | 0   | 0   | 0   |
| 1   | 0      | 0      | 1   | 0   | 0   | 0   |
| 1   | 0      | 1      | 0   | 1   | 0   | 0   |
| 1   | 1      | 0      | 0   | 0   | 1   | 0   |
| 1   | 1      | 1      | 0   | 0   | 0   | 1   |

```vhdl
/**
 * 4-way demultiplexor:
 * {a, b, c, d} = {in, 0, 0, 0} if sel == 00
 *                {0, in, 0, 0} if sel == 01
 *                {0, 0, in, 0} if sel == 10
 *                {0, 0, 0, in} if sel == 11
 */

CHIP DMux4Way {
    IN in, sel[2];
    OUT a, b, c, d;

    PARTS:
    Not(in = sel[0], out = nsel0);
    Not(in = sel[1], out = nsel1);
    And(a = nsel1, b = nsel0, out = s00);
    And(a = in, b = s00, out = a);
    And(a = nsel1, b = sel[0], out = s01);
    And(a = in, b = s01, out = b);
    And(a = sel[1], b = nsel0, out = s10);
    And(a = in, b = s10, out = c);
    And(a = sel[1], b = sel[0], out = s11);
    And(a = in, b = s11, out = d);
}
```

# DMux-8-Way

```vhdl
/**
 * 8-way demultiplexor:
 * [a, b, c, d, e, f, g, h] = [in, 0,  0,  0,  0,  0,  0,  0] if sel = 000
 *                            [0, in,  0,  0,  0,  0,  0,  0] if sel = 001
 *                            [0,  0, in,  0,  0,  0,  0,  0] if sel = 010
 *                            [0,  0,  0, in,  0,  0,  0,  0] if sel = 011
 *                            [0,  0,  0,  0, in,  0,  0,  0] if sel = 100
 *                            [0,  0,  0,  0,  0, in,  0,  0] if sel = 101
 *                            [0,  0,  0,  0,  0,  0, in,  0] if sel = 110
 *                            [0,  0,  0,  0,  0,  0,  0, in] if sel = 111
 */
```

[可以在这测试！](https://nand2tetris.github.io/web-ide/chip/)

> PS.这篇基本抄下来的，Mux 下面都没写出来，抄一遍也比不会强吧，我个菜狗。

参考链接：

[耶路撒冷希伯来大学-从与非门到俄罗斯方块](https://www.coursera.org/learn/build-a-computer/supplement/Mko1W/module-0-the-nand-to-tetris-journey)

[博客园-Nand2tetris](https://www.cnblogs.com/YjmStr/p/15371886.html#dmux4way)
