

================================================================
== Vivado HLS Report for 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s'
================================================================
* Date:           Wed Sep  8 18:15:19 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      5|       -|      -|    -|
|Expression       |        -|      -|       0|    300|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        0|      -|     648|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     648|    460|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-----------------------------------+-----------+
    |                Instance                |               Module              | Expression|
    +----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_17ns_18s_26_3_1_U404  |myproject_mul_mul_17ns_18s_26_3_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_18s_26_3_1_U405  |myproject_mul_mul_17ns_18s_26_3_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_18s_26_3_1_U406  |myproject_mul_mul_17ns_18s_26_3_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_18s_26_3_1_U407  |myproject_mul_mul_17ns_18s_26_3_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_18s_26_3_1_U408  |myproject_mul_mul_17ns_18s_26_3_1  |  i0 * i1  |
    +----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb  |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                              |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_10_fu_318_p2          |     +    |      0|  0|  25|          18|          18|
    |p_Val2_14_fu_407_p2          |     +    |      0|  0|  25|          18|          18|
    |p_Val2_3_fu_254_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_6_fu_276_p2           |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_393_p2            |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_304_p2              |     +    |      0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_426_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_336_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_444_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_354_p2           |    or    |      0|  0|   2|           1|           1|
    |p_Val2_11_fu_376_p3          |  select  |      0|  0|  18|           1|          18|
    |p_Val2_7_fu_268_p3           |  select  |      0|  0|  18|           1|          17|
    |p_Val2_8_fu_290_p3           |  select  |      0|  0|  18|           1|          17|
    |select_ln340_3_fu_460_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_360_p3       |  select  |      0|  0|  18|           1|          17|
    |select_ln388_1_fu_468_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_368_p3       |  select  |      0|  0|  19|           1|          19|
    |y_V_5_fu_476_p3              |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_348_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_432_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_3_fu_438_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_342_p2          |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_1_fu_420_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_330_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 300|         131|         246|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |exp_res_0_V_reg_636          |  17|   0|   17|          0|
    |exp_res_1_V_reg_642          |  17|   0|   17|          0|
    |exp_res_2_V_reg_648          |  17|   0|   17|          0|
    |exp_res_3_V_reg_654          |  17|   0|   17|          0|
    |exp_res_4_V_reg_677          |  17|   0|   17|          0|
    |inv_exp_sum_V_reg_700        |  18|   0|   18|          0|
    |mul_ln1118_1_reg_744         |  26|   0|   26|          0|
    |mul_ln1118_2_reg_749         |  26|   0|   26|          0|
    |mul_ln1118_3_reg_754         |  26|   0|   26|          0|
    |mul_ln1118_4_reg_759         |  26|   0|   26|          0|
    |mul_ln1118_reg_739           |  26|   0|   26|          0|
    |p_Val2_11_reg_684            |  18|   0|   18|          0|
    |p_Val2_7_reg_665             |  18|   0|   18|          0|
    |p_Val2_8_reg_671             |  18|   0|   18|          0|
    |y_V_4_reg_631                |  10|   0|   10|          0|
    |y_V_4_reg_631_pp0_iter1_reg  |  10|   0|   10|          0|
    |y_V_5_reg_690                |  10|   0|   10|          0|
    |exp_res_0_V_reg_636          |  64|  32|   17|          0|
    |exp_res_1_V_reg_642          |  64|  32|   17|          0|
    |exp_res_2_V_reg_648          |  64|  32|   17|          0|
    |exp_res_3_V_reg_654          |  64|  32|   17|          0|
    |exp_res_4_V_reg_677          |  64|  32|   17|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 648| 160|  413|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_done        | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | softmax_latency<ap_fixed,ap_fixed,softmax_config13> | return value |
|data_0_V_read  |  in |   16|   ap_none  |                    data_0_V_read                    |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                    data_1_V_read                    |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                    data_2_V_read                    |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                    data_3_V_read                    |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                    data_4_V_read                    |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 12 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 13 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 14 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 15 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 16 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_0_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 17 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 18 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 19 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 20 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_1_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 21 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 22 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_1" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 23 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 24 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_2_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 25 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln251_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 26 'zext' 'zext_ln251_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_2" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 27 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 28 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_V_3 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_3_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 29 'partselect' 'y_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln251_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 30 'zext' 'zext_ln251_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_3" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 31 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 32 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%y_V_4 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_4_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 33 'partselect' 'y_V_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 34 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 35 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 36 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 37 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 38 'zext' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_2 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 39 'zext' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_4 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 40 'zext' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_5 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 41 'zext' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln251_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 42 'zext' 'zext_ln251_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 43 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 44 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 45 [1/1] (2.10ns)   --->   "%p_Val2_3 = add i18 %p_Val2_2, %p_Val2_s" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 45 'add' 'p_Val2_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_3, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.75ns)   --->   "%p_Val2_7 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_3" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 47 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.10ns)   --->   "%p_Val2_6 = add i18 %p_Val2_5, %p_Val2_4" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 48 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 49 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.75ns)   --->   "%p_Val2_8 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_6" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 50 'select' 'p_Val2_8' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 51 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_7 to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 52 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_8 to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 53 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 54 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 55 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.13ns)   --->   "%p_Val2_10 = add i18 %p_Val2_8, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 56 'add' 'p_Val2_10' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_10, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 57 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 58 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_15, %xor_ln786" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 59 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%xor_ln340 = xor i1 %p_Result_15, %p_Result_16" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 60 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%xor_ln340_1 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 61 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%or_ln340 = or i1 %p_Result_16, %xor_ln340_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 62 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%select_ln340 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 63 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 64 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 65 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 66 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_11 to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 67 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %exp_res_4_V to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 68 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.13ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 69 'add' 'ret_V_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 70 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.13ns)   --->   "%p_Val2_14 = add i18 %p_Val2_11, %zext_ln203_4" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 71 'add' 'p_Val2_14' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 72 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 73 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_17, %xor_ln786_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 74 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_2 = xor i1 %p_Result_17, %p_Result_18" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 75 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_3 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 76 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_1 = or i1 %p_Result_18, %xor_ln340_3" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 77 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_14, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 78 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_3 = select i1 %xor_ln340_2, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 79 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 80 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_1, i10 %select_ln340_3, i10 %select_ln388_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 81 'select' 'y_V_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 82 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln259" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 83 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 84 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 85 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 86 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 87 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 88 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 89 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 90 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 91 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 92 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 93 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 94 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 95 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 96 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 97 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 97 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 98 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 99 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 100 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 100 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 101 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 102 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 102 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 103 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:224]   --->   Operation 107 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 113 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 114 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 115 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 116 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 117 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1      (read         ) [ 000000000000]
data_3_V_read_1      (read         ) [ 000000000000]
data_2_V_read_1      (read         ) [ 000000000000]
data_1_V_read_1      (read         ) [ 000000000000]
data_0_V_read_1      (read         ) [ 000000000000]
y_V                  (partselect   ) [ 000000000000]
zext_ln251           (zext         ) [ 000000000000]
exp_table1_addr      (getelementptr) [ 011000000000]
y_V_1                (partselect   ) [ 000000000000]
zext_ln251_1         (zext         ) [ 000000000000]
exp_table1_addr_1    (getelementptr) [ 011000000000]
y_V_2                (partselect   ) [ 000000000000]
zext_ln251_2         (zext         ) [ 000000000000]
exp_table1_addr_2    (getelementptr) [ 011000000000]
y_V_3                (partselect   ) [ 000000000000]
zext_ln251_3         (zext         ) [ 000000000000]
exp_table1_addr_3    (getelementptr) [ 011000000000]
y_V_4                (partselect   ) [ 011100000000]
exp_res_0_V          (load         ) [ 010111111000]
exp_res_1_V          (load         ) [ 010111111000]
exp_res_2_V          (load         ) [ 010111111000]
exp_res_3_V          (load         ) [ 010111111000]
p_Val2_s             (zext         ) [ 000000000000]
p_Val2_2             (zext         ) [ 000000000000]
p_Val2_4             (zext         ) [ 000000000000]
p_Val2_5             (zext         ) [ 000000000000]
zext_ln251_4         (zext         ) [ 000000000000]
exp_table1_addr_4    (getelementptr) [ 010010000000]
p_Val2_3             (add          ) [ 000000000000]
p_Result_s           (bitselect    ) [ 000000000000]
p_Val2_7             (select       ) [ 010010000000]
p_Val2_6             (add          ) [ 000000000000]
p_Result_14          (bitselect    ) [ 000000000000]
p_Val2_8             (select       ) [ 010010000000]
exp_res_4_V          (load         ) [ 010001111000]
lhs_V                (sext         ) [ 000000000000]
rhs_V                (sext         ) [ 000000000000]
ret_V                (add          ) [ 000000000000]
p_Result_15          (bitselect    ) [ 000000000000]
p_Val2_10            (add          ) [ 000000000000]
p_Result_16          (bitselect    ) [ 000000000000]
xor_ln786            (xor          ) [ 000000000000]
underflow            (and          ) [ 000000000000]
xor_ln340            (xor          ) [ 000000000000]
xor_ln340_1          (xor          ) [ 000000000000]
or_ln340             (or           ) [ 000000000000]
select_ln340         (select       ) [ 000000000000]
select_ln388         (select       ) [ 000000000000]
p_Val2_11            (select       ) [ 010001000000]
zext_ln203_4         (zext         ) [ 000000000000]
lhs_V_1              (sext         ) [ 000000000000]
rhs_V_1              (zext         ) [ 000000000000]
ret_V_1              (add          ) [ 000000000000]
p_Result_17          (bitselect    ) [ 000000000000]
p_Val2_14            (add          ) [ 000000000000]
p_Result_18          (bitselect    ) [ 000000000000]
xor_ln786_1          (xor          ) [ 000000000000]
underflow_1          (and          ) [ 000000000000]
xor_ln340_2          (xor          ) [ 000000000000]
xor_ln340_3          (xor          ) [ 000000000000]
or_ln340_1           (or           ) [ 000000000000]
tmp                  (partselect   ) [ 000000000000]
select_ln340_3       (select       ) [ 000000000000]
select_ln388_1       (select       ) [ 000000000000]
y_V_5                (select       ) [ 010000100000]
zext_ln259           (zext         ) [ 000000000000]
invert_table2_addr   (getelementptr) [ 010000010000]
inv_exp_sum_V        (load         ) [ 010000001000]
sext_ln1116          (sext         ) [ 010000000110]
zext_ln1118          (zext         ) [ 010000000110]
zext_ln1118_1        (zext         ) [ 010000000110]
zext_ln1118_2        (zext         ) [ 010000000110]
zext_ln1118_3        (zext         ) [ 010000000110]
zext_ln1118_4        (zext         ) [ 010000000110]
mul_ln1118           (mul          ) [ 010000000001]
mul_ln1118_1         (mul          ) [ 010000000001]
mul_ln1118_2         (mul          ) [ 010000000001]
mul_ln1118_3         (mul          ) [ 010000000001]
mul_ln1118_4         (mul          ) [ 010000000001]
specpipeline_ln224   (specpipeline ) [ 000000000000]
res_0_V_write_assign (partselect   ) [ 000000000000]
res_1_V_write_assign (partselect   ) [ 000000000000]
res_2_V_write_assign (partselect   ) [ 000000000000]
res_3_V_write_assign (partselect   ) [ 000000000000]
res_4_V_write_assign (partselect   ) [ 000000000000]
mrv                  (insertvalue  ) [ 000000000000]
mrv_1                (insertvalue  ) [ 000000000000]
mrv_2                (insertvalue  ) [ 000000000000]
mrv_3                (insertvalue  ) [ 000000000000]
mrv_4                (insertvalue  ) [ 000000000000]
ret_ln264            (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="data_4_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_3_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_2_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_1_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_0_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="exp_table1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="17" slack="0"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="8" bw="10" slack="0"/>
<pin id="127" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="128" dir="0" index="10" bw="0" slack="0"/>
<pin id="138" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="139" dir="0" index="13" bw="17" slack="2147483647"/>
<pin id="140" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="151" dir="0" index="17" bw="17" slack="2147483647"/>
<pin id="152" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="17" slack="1"/>
<pin id="117" dir="1" index="7" bw="17" slack="1"/>
<pin id="129" dir="1" index="11" bw="17" slack="1"/>
<pin id="141" dir="1" index="15" bw="17" slack="1"/>
<pin id="153" dir="1" index="19" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/1 exp_res_1_V/1 exp_res_2_V/1 exp_res_3_V/1 exp_res_4_V/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exp_table1_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exp_table1_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="17" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exp_table1_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="17" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exp_table1_addr_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="invert_table2_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="18" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="y_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln251_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="y_V_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="5" slack="0"/>
<pin id="188" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln251_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="y_V_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln251_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="y_V_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="0" index="3" bw="5" slack="0"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln251_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="y_V_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="0" index="3" bw="5" slack="0"/>
<pin id="233" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_4/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Val2_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="1"/>
<pin id="240" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="17" slack="1"/>
<pin id="243" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="1"/>
<pin id="246" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="1"/>
<pin id="249" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln251_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="2"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Val2_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="0" index="1" bw="17" slack="0"/>
<pin id="257" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Val2_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="18" slack="0"/>
<pin id="271" dir="0" index="2" bw="18" slack="0"/>
<pin id="272" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="0"/>
<pin id="278" dir="0" index="1" bw="17" slack="0"/>
<pin id="279" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_14_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="18" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Val2_8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="18" slack="0"/>
<pin id="293" dir="0" index="2" bw="18" slack="0"/>
<pin id="294" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lhs_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="1"/>
<pin id="300" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="rhs_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="1"/>
<pin id="303" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ret_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="18" slack="0"/>
<pin id="307" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_15_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="19" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_10_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="1"/>
<pin id="320" dir="0" index="1" bw="18" slack="1"/>
<pin id="321" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_16_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="18" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln786_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="underflow_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln340_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln340_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln340_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln340_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="18" slack="0"/>
<pin id="363" dir="0" index="2" bw="18" slack="0"/>
<pin id="364" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln388_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="18" slack="0"/>
<pin id="371" dir="0" index="2" bw="18" slack="0"/>
<pin id="372" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Val2_11_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="18" slack="0"/>
<pin id="379" dir="0" index="2" bw="18" slack="0"/>
<pin id="380" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln203_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="1"/>
<pin id="386" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lhs_V_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="18" slack="1"/>
<pin id="389" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rhs_V_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="1"/>
<pin id="392" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ret_V_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="0"/>
<pin id="395" dir="0" index="1" bw="17" slack="0"/>
<pin id="396" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_17_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="19" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Val2_14_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="18" slack="1"/>
<pin id="409" dir="0" index="1" bw="17" slack="0"/>
<pin id="410" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_18_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln786_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="underflow_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln340_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln340_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln340_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="18" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln340_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln388_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="10" slack="0"/>
<pin id="472" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="y_V_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="0" index="2" bw="10" slack="0"/>
<pin id="480" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_5/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln259_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="1"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln1116_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="18" slack="1"/>
<pin id="490" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1118_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="17" slack="6"/>
<pin id="493" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1118_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="17" slack="6"/>
<pin id="496" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln1118_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="17" slack="6"/>
<pin id="499" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1118_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="6"/>
<pin id="502" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln1118_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="17" slack="4"/>
<pin id="505" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="res_0_V_write_assign_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="26" slack="1"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="res_1_V_write_assign_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="26" slack="1"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="res_2_V_write_assign_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="26" slack="1"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="res_3_V_write_assign_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="26" slack="1"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="res_4_V_write_assign_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="26" slack="1"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="mrv_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="80" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="mrv_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="80" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="mrv_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="80" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="mrv_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="80" slack="0"/>
<pin id="571" dir="0" index="1" bw="16" slack="0"/>
<pin id="572" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="mrv_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="80" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/11 "/>
</bind>
</comp>

<comp id="581" class="1007" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="17" slack="0"/>
<pin id="583" dir="0" index="1" bw="18" slack="0"/>
<pin id="584" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/8 "/>
</bind>
</comp>

<comp id="587" class="1007" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="17" slack="0"/>
<pin id="589" dir="0" index="1" bw="18" slack="0"/>
<pin id="590" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/8 "/>
</bind>
</comp>

<comp id="593" class="1007" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="17" slack="0"/>
<pin id="595" dir="0" index="1" bw="18" slack="0"/>
<pin id="596" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/8 "/>
</bind>
</comp>

<comp id="599" class="1007" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="0"/>
<pin id="601" dir="0" index="1" bw="18" slack="0"/>
<pin id="602" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/8 "/>
</bind>
</comp>

<comp id="605" class="1007" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="17" slack="0"/>
<pin id="607" dir="0" index="1" bw="18" slack="0"/>
<pin id="608" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/8 "/>
</bind>
</comp>

<comp id="611" class="1005" name="exp_table1_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="1"/>
<pin id="613" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="exp_table1_addr_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="1"/>
<pin id="618" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="exp_table1_addr_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="1"/>
<pin id="623" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="exp_table1_addr_3_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="1"/>
<pin id="628" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="y_V_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="2"/>
<pin id="633" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="636" class="1005" name="exp_res_0_V_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="17" slack="1"/>
<pin id="638" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="642" class="1005" name="exp_res_1_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="17" slack="1"/>
<pin id="644" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="648" class="1005" name="exp_res_2_V_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="17" slack="1"/>
<pin id="650" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="exp_res_3_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="17" slack="1"/>
<pin id="656" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="exp_table1_addr_4_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_Val2_7_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="1"/>
<pin id="667" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="671" class="1005" name="p_Val2_8_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="18" slack="1"/>
<pin id="673" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="677" class="1005" name="exp_res_4_V_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="17" slack="1"/>
<pin id="679" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="684" class="1005" name="p_Val2_11_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="690" class="1005" name="y_V_5_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="1"/>
<pin id="692" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_5 "/>
</bind>
</comp>

<comp id="695" class="1005" name="invert_table2_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="1"/>
<pin id="697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="inv_exp_sum_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="18" slack="1"/>
<pin id="702" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="705" class="1005" name="sext_ln1116_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="26" slack="1"/>
<pin id="707" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="714" class="1005" name="zext_ln1118_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="26" slack="1"/>
<pin id="716" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="719" class="1005" name="zext_ln1118_1_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="26" slack="1"/>
<pin id="721" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln1118_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="26" slack="1"/>
<pin id="726" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="zext_ln1118_3_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="26" slack="1"/>
<pin id="731" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_3 "/>
</bind>
</comp>

<comp id="734" class="1005" name="zext_ln1118_4_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="26" slack="1"/>
<pin id="736" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_4 "/>
</bind>
</comp>

<comp id="739" class="1005" name="mul_ln1118_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="26" slack="1"/>
<pin id="741" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="744" class="1005" name="mul_ln1118_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="26" slack="1"/>
<pin id="746" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="mul_ln1118_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="26" slack="1"/>
<pin id="751" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="754" class="1005" name="mul_ln1118_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="26" slack="1"/>
<pin id="756" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

<comp id="759" class="1005" name="mul_ln1118_4_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="26" slack="1"/>
<pin id="761" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="101" pin=5"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="101" pin=8"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="101" pin=10"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="88" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="82" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="76" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="70" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="64" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="258"><net_src comp="241" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="238" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="254" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="247" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="244" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="276" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="310" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="310" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="322" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="310" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="322" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="342" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="28" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="318" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="336" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="318" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="354" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="360" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="368" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="384" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="399" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="399" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="412" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="399" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="412" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="407" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="465"><net_src comp="432" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="450" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="426" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="450" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="444" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="460" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="468" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="521"><net_src comp="56" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="58" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="56" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="58" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="60" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="548"><net_src comp="56" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="58" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="62" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="506" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="515" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="524" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="533" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="542" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="491" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="488" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="494" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="488" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="497" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="488" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="500" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="488" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="503" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="488" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="94" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="619"><net_src comp="107" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="624"><net_src comp="119" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="101" pin=5"/></net>

<net id="629"><net_src comp="131" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="101" pin=8"/></net>

<net id="634"><net_src comp="228" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="639"><net_src comp="101" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="645"><net_src comp="101" pin="7"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="651"><net_src comp="101" pin="11"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="657"><net_src comp="101" pin="15"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="663"><net_src comp="143" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="101" pin=10"/></net>

<net id="668"><net_src comp="268" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="674"><net_src comp="290" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="680"><net_src comp="101" pin="19"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="687"><net_src comp="376" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="693"><net_src comp="476" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="698"><net_src comp="155" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="703"><net_src comp="162" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="708"><net_src comp="488" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="717"><net_src comp="491" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="722"><net_src comp="494" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="727"><net_src comp="497" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="732"><net_src comp="500" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="737"><net_src comp="503" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="742"><net_src comp="581" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="747"><net_src comp="587" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="752"><net_src comp="593" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="757"><net_src comp="599" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="762"><net_src comp="605" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="542" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : data_0_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : data_1_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : data_2_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : data_3_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : data_4_V_read | {1 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : exp_table1 | {1 2 3 4 }
	Port: softmax_latency<ap_fixed,ap_fixed,softmax_config13> : invert_table2 | {6 7 }
  - Chain level:
	State 1
		zext_ln251 : 1
		exp_table1_addr : 2
		exp_res_0_V : 3
		zext_ln251_1 : 1
		exp_table1_addr_1 : 2
		exp_res_1_V : 3
		zext_ln251_2 : 1
		exp_table1_addr_2 : 2
		exp_res_2_V : 3
		zext_ln251_3 : 1
		exp_table1_addr_3 : 2
		exp_res_3_V : 3
	State 2
	State 3
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
		p_Val2_3 : 1
		p_Result_s : 2
		p_Val2_7 : 3
		p_Val2_6 : 1
		p_Result_14 : 2
		p_Val2_8 : 3
	State 4
		ret_V : 1
		p_Result_15 : 2
		p_Result_16 : 1
		xor_ln786 : 2
		underflow : 2
		xor_ln340 : 3
		xor_ln340_1 : 3
		or_ln340 : 3
		select_ln340 : 3
		select_ln388 : 2
		p_Val2_11 : 3
	State 5
		ret_V_1 : 1
		p_Result_17 : 2
		p_Val2_14 : 1
		p_Result_18 : 2
		xor_ln786_1 : 3
		underflow_1 : 3
		xor_ln340_2 : 3
		xor_ln340_3 : 3
		or_ln340_1 : 3
		tmp : 2
		select_ln340_3 : 3
		select_ln388_1 : 3
		y_V_5 : 4
	State 6
		invert_table2_addr : 1
		inv_exp_sum_V : 2
	State 7
	State 8
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_3 : 1
		mul_ln1118_4 : 1
	State 9
	State 10
	State 11
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		ret_ln264 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_3_fu_254       |    0    |    0    |    24   |
|          |       p_Val2_6_fu_276       |    0    |    0    |    24   |
|    add   |         ret_V_fu_304        |    0    |    0    |    25   |
|          |       p_Val2_10_fu_318      |    0    |    0    |    25   |
|          |        ret_V_1_fu_393       |    0    |    0    |    25   |
|          |       p_Val2_14_fu_407      |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_7_fu_268       |    0    |    0    |    18   |
|          |       p_Val2_8_fu_290       |    0    |    0    |    18   |
|          |     select_ln340_fu_360     |    0    |    0    |    18   |
|  select  |     select_ln388_fu_368     |    0    |    0    |    18   |
|          |       p_Val2_11_fu_376      |    0    |    0    |    18   |
|          |    select_ln340_3_fu_460    |    0    |    0    |    10   |
|          |    select_ln388_1_fu_468    |    0    |    0    |    10   |
|          |         y_V_5_fu_476        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_330      |    0    |    0    |    2    |
|          |       xor_ln340_fu_342      |    0    |    0    |    2    |
|    xor   |      xor_ln340_1_fu_348     |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_420     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_432     |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_438     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_581         |    1    |    0    |    0    |
|          |          grp_fu_587         |    1    |    0    |    0    |
|    mul   |          grp_fu_593         |    1    |    0    |    0    |
|          |          grp_fu_599         |    1    |    0    |    0    |
|          |          grp_fu_605         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       underflow_fu_336      |    0    |    0    |    2    |
|          |      underflow_1_fu_426     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln340_fu_354       |    0    |    0    |    2    |
|          |      or_ln340_1_fu_444      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_64 |    0    |    0    |    0    |
|          |  data_3_V_read_1_read_fu_70 |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_76 |    0    |    0    |    0    |
|          |  data_1_V_read_1_read_fu_82 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_88 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          y_V_fu_168         |    0    |    0    |    0    |
|          |         y_V_1_fu_183        |    0    |    0    |    0    |
|          |         y_V_2_fu_198        |    0    |    0    |    0    |
|          |         y_V_3_fu_213        |    0    |    0    |    0    |
|          |         y_V_4_fu_228        |    0    |    0    |    0    |
|partselect|          tmp_fu_450         |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_506 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_515 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_524 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_533 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_542 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln251_fu_178      |    0    |    0    |    0    |
|          |     zext_ln251_1_fu_193     |    0    |    0    |    0    |
|          |     zext_ln251_2_fu_208     |    0    |    0    |    0    |
|          |     zext_ln251_3_fu_223     |    0    |    0    |    0    |
|          |       p_Val2_s_fu_238       |    0    |    0    |    0    |
|          |       p_Val2_2_fu_241       |    0    |    0    |    0    |
|          |       p_Val2_4_fu_244       |    0    |    0    |    0    |
|          |       p_Val2_5_fu_247       |    0    |    0    |    0    |
|   zext   |     zext_ln251_4_fu_250     |    0    |    0    |    0    |
|          |     zext_ln203_4_fu_384     |    0    |    0    |    0    |
|          |        rhs_V_1_fu_390       |    0    |    0    |    0    |
|          |      zext_ln259_fu_484      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_491     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_494    |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_497    |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_500    |    0    |    0    |    0    |
|          |     zext_ln1118_4_fu_503    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_260      |    0    |    0    |    0    |
|          |      p_Result_14_fu_282     |    0    |    0    |    0    |
| bitselect|      p_Result_15_fu_310     |    0    |    0    |    0    |
|          |      p_Result_16_fu_322     |    0    |    0    |    0    |
|          |      p_Result_17_fu_399     |    0    |    0    |    0    |
|          |      p_Result_18_fu_412     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         lhs_V_fu_298        |    0    |    0    |    0    |
|   sext   |         rhs_V_fu_301        |    0    |    0    |    0    |
|          |        lhs_V_1_fu_387       |    0    |    0    |    0    |
|          |      sext_ln1116_fu_488     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_551         |    0    |    0    |    0    |
|          |         mrv_1_fu_557        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_563        |    0    |    0    |    0    |
|          |         mrv_3_fu_569        |    0    |    0    |    0    |
|          |         mrv_4_fu_575        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   288   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exp_res_0_V_reg_636   |   17   |
|    exp_res_1_V_reg_642   |   17   |
|    exp_res_2_V_reg_648   |   17   |
|    exp_res_3_V_reg_654   |   17   |
|    exp_res_4_V_reg_677   |   17   |
| exp_table1_addr_1_reg_616|   10   |
| exp_table1_addr_2_reg_621|   10   |
| exp_table1_addr_3_reg_626|   10   |
| exp_table1_addr_4_reg_660|   10   |
|  exp_table1_addr_reg_611 |   10   |
|   inv_exp_sum_V_reg_700  |   18   |
|invert_table2_addr_reg_695|   10   |
|   mul_ln1118_1_reg_744   |   26   |
|   mul_ln1118_2_reg_749   |   26   |
|   mul_ln1118_3_reg_754   |   26   |
|   mul_ln1118_4_reg_759   |   26   |
|    mul_ln1118_reg_739    |   26   |
|     p_Val2_11_reg_684    |   18   |
|     p_Val2_7_reg_665     |   18   |
|     p_Val2_8_reg_671     |   18   |
|    sext_ln1116_reg_705   |   26   |
|       y_V_4_reg_631      |   10   |
|       y_V_5_reg_690      |   10   |
|   zext_ln1118_1_reg_719  |   26   |
|   zext_ln1118_2_reg_724  |   26   |
|   zext_ln1118_3_reg_729  |   26   |
|   zext_ln1118_4_reg_734  |   26   |
|    zext_ln1118_reg_714   |   26   |
+--------------------------+--------+
|           Total          |   523  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_101 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_101 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_581    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_581    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_587    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_587    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_593    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_593    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_599    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_599    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_605    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_605    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   444  ||  28.304 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   288  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   523  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   28   |   523  |   432  |
+-----------+--------+--------+--------+--------+
