{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 12:47:39 2004 " "Info: Processing started: Tue Dec 21 12:47:39 2004" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdvb0 EP1C20F324C6 " "Info: Selected device EP1C20F324C6 for design hdvb0" {  } {  } 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll2:pll2_inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL pll2:pll2_inst\|altpll:altpll_component\|pll" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2_inst\|altpll:altpll_component\|_clk0 10 7 0 0 " "Info: Implementing clock multiplication of 10, clock division of 7, and phase shift of 0 degrees (0 ps) for pll2:pll2_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0}  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 489 -1 0 } }  } 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll1:pll1_inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL pll1:pll1_inst\|altpll:altpll_component\|pll" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll1_inst\|altpll:altpll_component\|_clk0 25 13 0 0 " "Info: Implementing clock multiplication of 25, clock division of 13, and phase shift of 0 degrees (0 ps) for pll1:pll1_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0}  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 481 -1 0 } }  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C6 " "Info: Device EP1C4F324C6 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C6 " "Info: Device EP1C12F324C6 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "rxclka_p " "Info: Promoted signal rxclka_p to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka_p" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { rxclka_p } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "pll2:pll2_inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal pll2:pll2_inst\|altpll:altpll_component\|_clk0 to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pll2:pll2_inst\|altpll:altpll_component\|_clk0" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { pll2:pll2_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { pll2:pll2_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "rxclkb_p " "Info: Promoted signal rxclkb_p to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb_p" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { rxclkb_p } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "pll1:pll1_inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal pll1:pll1_inst\|altpll:altpll_component\|_clk0 to use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pll1:pll1_inst\|altpll:altpll_component\|_clk0" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { pll1:pll1_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { pll1:pll1_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkoa Global clock in PIN J4 " "Info: Automatically promoted some destinations of signal txclkoa to use Global clock in PIN J4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclka " "Info: Destination txclka may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 21 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkob Global clock in PIN J16 " "Info: Automatically promoted some destinations of signal txclkob to use Global clock in PIN J16" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclkb " "Info: Destination txclkb may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 21 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclka2 Global clock " "Info: Automatically promoted some destinations of signal txclka2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 916 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkb2 Global clock " "Info: Automatically promoted some destinations of signal txclkb2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 922 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll2:pll2_inst\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pll2:pll2_inst\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 489 -1 0 } }  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll1:pll1_inst\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pll1:pll1_inst\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 481 -1 0 } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "64 " "Info: Fitter placement preparation operations ending: elapsed time = 64 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.685 ns register register " "Info: Estimated most critical path is register to register delay of 10.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_detect:U11A\|count\[1\] 1 REG LAB_X11_Y20 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y20; Fanout = 31; REG Node = 'video_detect:U11A\|count\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { video_detect:U11A|count[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.443 ns) 1.205 ns edh:U12A\|add~168COUT1 2 COMB LAB_X9_Y20 2 " "Info: 2: + IC(0.762 ns) + CELL(0.443 ns) = 1.205 ns; Loc. = LAB_X9_Y20; Fanout = 2; COMB Node = 'edh:U12A\|add~168COUT1'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.205 ns" { video_detect:U11A|count[1] edh:U12A|add~168COUT1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.267 ns edh:U12A\|add~169COUT1 3 COMB LAB_X9_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.267 ns; Loc. = LAB_X9_Y20; Fanout = 2; COMB Node = 'edh:U12A\|add~169COUT1'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.062 ns" { edh:U12A|add~168COUT1 edh:U12A|add~169COUT1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.329 ns edh:U12A\|add~170COUT1 4 COMB LAB_X9_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.329 ns; Loc. = LAB_X9_Y20; Fanout = 2; COMB Node = 'edh:U12A\|add~170COUT1'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.062 ns" { edh:U12A|add~169COUT1 edh:U12A|add~170COUT1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.391 ns edh:U12A\|add~171COUT1 5 COMB LAB_X9_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 1.391 ns; Loc. = LAB_X9_Y20; Fanout = 2; COMB Node = 'edh:U12A\|add~171COUT1'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.062 ns" { edh:U12A|add~170COUT1 edh:U12A|add~171COUT1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 1.590 ns edh:U12A\|add~172COUT 6 COMB LAB_X9_Y20 6 " "Info: 6: + IC(0.000 ns) + CELL(0.199 ns) = 1.590 ns; Loc. = LAB_X9_Y20; Fanout = 6; COMB Node = 'edh:U12A\|add~172COUT'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.199 ns" { edh:U12A|add~171COUT1 edh:U12A|add~172COUT } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.105 ns) 1.695 ns edh:U12A\|add~177COUT 7 COMB LAB_X9_Y19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.105 ns) = 1.695 ns; Loc. = LAB_X9_Y19; Fanout = 1; COMB Node = 'edh:U12A\|add~177COUT'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.105 ns" { edh:U12A|add~172COUT edh:U12A|add~177COUT } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.523 ns) 2.218 ns edh:U12A\|add~178 8 COMB LAB_X9_Y19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.523 ns) = 2.218 ns; Loc. = LAB_X9_Y19; Fanout = 1; COMB Node = 'edh:U12A\|add~178'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.523 ns" { edh:U12A|add~177COUT edh:U12A|add~178 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.340 ns) 3.187 ns edh:U12A\|edhcount\[11\]~316 9 COMB LAB_X8_Y21 1 " "Info: 9: + IC(0.629 ns) + CELL(0.340 ns) = 3.187 ns; Loc. = LAB_X8_Y21; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[11\]~316'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.969 ns" { edh:U12A|add~178 edh:U12A|edhcount[11]~316 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.088 ns) 3.630 ns edh:U12A\|edhcount\[11\]~317 10 COMB LAB_X8_Y21 1 " "Info: 10: + IC(0.355 ns) + CELL(0.088 ns) = 3.630 ns; Loc. = LAB_X8_Y21; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[11\]~317'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|edhcount[11]~316 edh:U12A|edhcount[11]~317 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.225 ns) 4.853 ns edh:U12A\|edhcount\[11\]~229 11 COMB LAB_X12_Y19 1 " "Info: 11: + IC(0.998 ns) + CELL(0.225 ns) = 4.853 ns; Loc. = LAB_X12_Y19; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[11\]~229'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.223 ns" { edh:U12A|edhcount[11]~317 edh:U12A|edhcount[11]~229 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 5.296 ns edh:U12A\|reduce_nor~424 12 COMB LAB_X12_Y19 1 " "Info: 12: + IC(-0.011 ns) + CELL(0.454 ns) = 5.296 ns; Loc. = LAB_X12_Y19; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~424'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|edhcount[11]~229 edh:U12A|reduce_nor~424 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.340 ns) 5.739 ns edh:U12A\|reduce_nor~425 13 COMB LAB_X12_Y19 1 " "Info: 13: + IC(0.103 ns) + CELL(0.340 ns) = 5.739 ns; Loc. = LAB_X12_Y19; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~425'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.454 ns) 6.718 ns edh:U12A\|reduce_nor~426 14 COMB LAB_X13_Y16 5 " "Info: 14: + IC(0.525 ns) + CELL(0.454 ns) = 6.718 ns; Loc. = LAB_X13_Y16; Fanout = 5; COMB Node = 'edh:U12A\|reduce_nor~426'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.979 ns" { edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.340 ns) 7.336 ns edh:U12A\|reduce_nor~430 15 COMB LAB_X14_Y16 2 " "Info: 15: + IC(0.278 ns) + CELL(0.340 ns) = 7.336 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'edh:U12A\|reduce_nor~430'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~430 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.225 ns) 7.779 ns edh:U12A\|reduce_nor~431 16 COMB LAB_X14_Y16 8 " "Info: 16: + IC(0.218 ns) + CELL(0.225 ns) = 7.779 ns; Loc. = LAB_X14_Y16; Fanout = 8; COMB Node = 'edh:U12A\|reduce_nor~431'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|reduce_nor~430 edh:U12A|reduce_nor~431 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.225 ns) 8.690 ns edh:U12A\|edhword\[8\]~798 17 COMB LAB_X12_Y16 1 " "Info: 17: + IC(0.686 ns) + CELL(0.225 ns) = 8.690 ns; Loc. = LAB_X12_Y16; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[8\]~798'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.911 ns" { edh:U12A|reduce_nor~431 edh:U12A|edhword[8]~798 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 9.133 ns edh:U12A\|edhword\[8\]~799 18 COMB LAB_X12_Y16 1 " "Info: 18: + IC(-0.011 ns) + CELL(0.454 ns) = 9.133 ns; Loc. = LAB_X12_Y16; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[8\]~799'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|edhword[8]~798 edh:U12A|edhword[8]~799 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.225 ns) 9.751 ns edh:U12A\|edhword\[8\]~24 19 COMB LAB_X13_Y16 2 " "Info: 19: + IC(0.393 ns) + CELL(0.225 ns) = 9.751 ns; Loc. = LAB_X13_Y16; Fanout = 2; COMB Node = 'edh:U12A\|edhword\[8\]~24'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { edh:U12A|edhword[8]~799 edh:U12A|edhword[8]~24 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 10.194 ns edh:U12A\|Mux~583 20 COMB LAB_X13_Y16 1 " "Info: 20: + IC(-0.011 ns) + CELL(0.454 ns) = 10.194 ns; Loc. = LAB_X13_Y16; Fanout = 1; COMB Node = 'edh:U12A\|Mux~583'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { edh:U12A|edhword[8]~24 edh:U12A|Mux~583 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.089 ns) 10.685 ns edh:U12A\|data_out\[8\] 21 REG LAB_X13_Y16 1 " "Info: 21: + IC(0.402 ns) + CELL(0.089 ns) = 10.685 ns; Loc. = LAB_X13_Y16; Fanout = 1; REG Node = 'edh:U12A\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.491 ns" { edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.369 ns 50.25 % " "Info: Total cell delay = 5.369 ns ( 50.25 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.316 ns 49.75 % " "Info: Total interconnect delay = 5.316 ns ( 49.75 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "10.685 ns" { video_detect:U11A|count[1] edh:U12A|add~168COUT1 edh:U12A|add~169COUT1 edh:U12A|add~170COUT1 edh:U12A|add~171COUT1 edh:U12A|add~172COUT edh:U12A|add~177COUT edh:U12A|add~178 edh:U12A|edhcount[11]~316 edh:U12A|edhcount[11]~317 edh:U12A|edhcount[11]~229 edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~430 edh:U12A|reduce_nor~431 edh:U12A|edhword[8]~798 edh:U12A|edhword[8]~799 edh:U12A|edhword[8]~24 edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Info: Estimated interconnect usage is 18% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "39 " "Info: Fitter placement operations ending: elapsed time = 39 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "62 " "Info: Fitter routing operations ending: elapsed time = 62 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Warning: Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ifclk a permanently disabled " "Info: Pin ifclk has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pa7_flagd_slcs a permanently disabled " "Info: Pin pa7_flagd_slcs has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[15\] a permanently disabled " "Info: Pin fd\[15\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[14\] a permanently disabled " "Info: Pin fd\[14\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[13\] a permanently disabled " "Info: Pin fd\[13\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[12\] a permanently disabled " "Info: Pin fd\[12\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[11\] a permanently disabled " "Info: Pin fd\[11\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[10\] a permanently disabled " "Info: Pin fd\[10\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[9\] a permanently disabled " "Info: Pin fd\[9\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[8\] a permanently disabled " "Info: Pin fd\[8\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[7\] a permanently disabled " "Info: Pin fd\[7\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[6\] a permanently disabled " "Info: Pin fd\[6\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[5\] a permanently disabled " "Info: Pin fd\[5\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[4\] a permanently disabled " "Info: Pin fd\[4\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[3\] a permanently disabled " "Info: Pin fd\[3\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[2\] a permanently disabled " "Info: Pin fd\[2\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[1\] a permanently disabled " "Info: Pin fd\[1\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[0\] a permanently disabled " "Info: Pin fd\[0\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_mutea a permanently disabled " "Info: Pin cd_mutea has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_muteb a permanently disabled " "Info: Pin cd_muteb has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "29 " "Warning: Following 29 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulca VCC " "Info: Pin ulca has VCC driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulca" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { ulca } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { ulca } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulcb VCC " "Info: Pin ulcb has VCC driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulcb" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { ulcb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { ulcb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ldtden GND " "Info: Pin ldtden has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 30 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ldtden" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { ldtden } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { ldtden } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkb_n GND " "Info: Pin fclkb_n has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_n" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fclkb_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclka GND " "Info: Pin prxclka has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclka" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { prxclka } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclkb GND " "Info: Pin prxclkb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclkb" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclkb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { prxclkb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2 GND " "Info: Pin led2 has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 45 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led2" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { led2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { led2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[1\] GND " "Info: Pin rdy\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { rdy[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[0\] GND " "Info: Pin rdy\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { rdy[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ifclk GND " "Info: Pin ifclk has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pa7_flagd_slcs GND " "Info: Pin pa7_flagd_slcs has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[15\] GND " "Info: Pin fd\[15\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[14\] GND " "Info: Pin fd\[14\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[13\] GND " "Info: Pin fd\[13\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[12\] GND " "Info: Pin fd\[12\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[11\] GND " "Info: Pin fd\[11\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[10\] GND " "Info: Pin fd\[10\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[9\] GND " "Info: Pin fd\[9\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[8\] GND " "Info: Pin fd\[8\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[7\] GND " "Info: Pin fd\[7\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[6\] GND " "Info: Pin fd\[6\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[5\] GND " "Info: Pin fd\[5\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[4\] GND " "Info: Pin fd\[4\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[3\] GND " "Info: Pin fd\[3\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[2\] GND " "Info: Pin fd\[2\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[1\] GND " "Info: Pin fd\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[0\] GND " "Info: Pin fd\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_mutea GND " "Info: Pin cd_mutea has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_muteb GND " "Info: Pin cd_muteb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 12:51:39 2004 " "Info: Processing ended: Tue Dec 21 12:51:39 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:03:59 " "Info: Elapsed time: 00:03:59" {  } {  } 0}  } {  } 0}
