<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="lab4_design_clk_wiz_1_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_clk_wiz_1_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_dlmb_bram_if_cntlr_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_dlmb_bram_if_cntlr_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_lmb_bram_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_lmb_bram_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_ilmb_bram_if_cntlr_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_ilmb_bram_if_cntlr_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_lab4_ip_0_6_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_lab4_ip_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_rst_mig_7series_0_100M_6_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_rst_mig_7series_0_100M_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_microblaze_0_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_microblaze_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_dlmb_v10_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_dlmb_v10_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_ilmb_v10_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_ilmb_v10_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="lab4_design_dlmb_v10_5_synth_1"/>
	</Run>
	<Run Id="lab4_design_mdm_1_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_mdm_1_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_auto_cc_0_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_mig_7series_0_7_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_mig_7series_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_rst_clk_wiz_1_100M_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_rst_clk_wiz_1_100M_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_xbar_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_xbar_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_axi_uartlite_0_5_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_axi_uartlite_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_auto_pc_0_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab4_design_axi_uartlite_1_3_synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/lab4_design_axi_uartlite_1_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="lab4_design_clk_wiz_1_5_synth_1"/>
		<Parent Id="lab4_design_dlmb_bram_if_cntlr_5_synth_1"/>
		<Parent Id="lab4_design_lmb_bram_5_synth_1"/>
		<Parent Id="lab4_design_ilmb_bram_if_cntlr_5_synth_1"/>
		<Parent Id="lab4_design_lab4_ip_0_6_synth_1"/>
		<Parent Id="lab4_design_rst_mig_7series_0_100M_6_synth_1"/>
		<Parent Id="lab4_design_microblaze_0_5_synth_1"/>
		<Parent Id="lab4_design_dlmb_v10_5_synth_1"/>
		<Parent Id="lab4_design_ilmb_v10_5_synth_1"/>
		<Parent Id="lab4_design_mdm_1_5_synth_1"/>
		<Parent Id="lab4_design_auto_cc_0_synth_1"/>
		<Parent Id="lab4_design_mig_7series_0_7_synth_1"/>
		<Parent Id="lab4_design_rst_clk_wiz_1_100M_5_synth_1"/>
		<Parent Id="lab4_design_xbar_5_synth_1"/>
		<Parent Id="lab4_design_axi_uartlite_0_5_synth_1"/>
		<Parent Id="lab4_design_auto_pc_0_synth_1"/>
		<Parent Id="lab4_design_axi_uartlite_1_3_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/docquantum/homework/ce446_solovey/final/code/Skrach.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="lab4_design_clk_wiz_1_5_synth_1"/>
		<Parent Id="lab4_design_dlmb_bram_if_cntlr_5_synth_1"/>
		<Parent Id="lab4_design_lmb_bram_5_synth_1"/>
		<Parent Id="lab4_design_ilmb_bram_if_cntlr_5_synth_1"/>
		<Parent Id="lab4_design_lab4_ip_0_6_synth_1"/>
		<Parent Id="lab4_design_rst_mig_7series_0_100M_6_synth_1"/>
		<Parent Id="lab4_design_microblaze_0_5_synth_1"/>
		<Parent Id="lab4_design_dlmb_v10_5_synth_1"/>
		<Parent Id="lab4_design_ilmb_v10_5_synth_1"/>
		<Parent Id="lab4_design_mdm_1_5_synth_1"/>
		<Parent Id="lab4_design_auto_cc_0_synth_1"/>
		<Parent Id="lab4_design_mig_7series_0_7_synth_1"/>
		<Parent Id="lab4_design_rst_clk_wiz_1_100M_5_synth_1"/>
		<Parent Id="lab4_design_xbar_5_synth_1"/>
		<Parent Id="lab4_design_axi_uartlite_0_5_synth_1"/>
		<Parent Id="lab4_design_auto_pc_0_synth_1"/>
		<Parent Id="lab4_design_axi_uartlite_1_3_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

