ISim log file
Running: /home/ise/temp/HardWareProject/Hardware1_9733_9775/regfile_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/temp/HardWareProject/Hardware1_9733_9775/regfile_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/ise/temp/HardWareProject/Hardware1_9733_9775/regfile.v" Line 77.  For instance uut/reg0/, width 32 of formal port Dout is not equal to width 1 of actual signal regDout0.
WARNING: File "/home/ise/temp/HardWareProject/Hardware1_9733_9775/regfile.v" Line 77.  For instance uut/mux1/, width 32 of formal port Din0 is not equal to width 1 of actual signal regDout0.
WARNING: File "/home/ise/temp/HardWareProject/Hardware1_9733_9775/regfile.v" Line 77.  For instance uut/mux2/, width 32 of formal port Din0 is not equal to width 1 of actual signal regDout0.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
