$date
	Thu Sep 13 17:02:56 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0047 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0047 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
1"
0!
#29
0"
#34
1"
#36
1!
#39
0"
#48
1"
0!
#53
0"
#58
1"
#60
1!
#63
0"
#72
1"
0!
#77
0"
#82
1"
#84
1!
#87
0"
#96
1"
0!
#101
0"
#106
1"
#108
1!
#111
0"
#120
1"
0!
#125
0"
#130
1"
#132
1!
#135
0"
#144
1"
0!
#149
0"
#154
1"
#156
1!
#159
0"
#168
1"
0!
#173
0"
#178
1"
#180
1!
#183
0"
#192
1"
0!
#197
0"
#202
1"
#204
1!
#207
0"
#216
1"
0!
#221
0"
#226
1"
#228
1!
#231
0"
#240
1"
0!
#245
0"
#250
1"
#252
1!
#255
0"
#264
1"
0!
#269
0"
#274
1"
#276
1!
#279
0"
#288
1"
0!
#293
0"
#298
1"
#300
1!
#303
0"
#312
1"
0!
#317
0"
#322
1"
#324
1!
#327
0"
#336
1"
0!
#341
0"
#346
1"
#348
1!
#351
0"
#360
1"
0!
#365
0"
#370
1"
#372
1!
#375
0"
#384
1"
0!
#389
0"
#394
1"
#396
1!
#399
0"
#408
1"
0!
#413
0"
#418
1"
#420
1!
#423
0"
#432
1"
0!
#437
0"
#442
1"
#444
1!
#447
0"
#456
1"
0!
#461
0"
#466
1"
#468
1!
#471
0"
#480
1"
0!
