bank   136.006   1232   0.001   0.001
coh_wrapper_l2_inclusive_cache_bank_sched_0   1295.76   0   419.892   2916.2
serial_tl_domain_phy_in_phits_in_async_4_source   0   1232   0.001   0.001
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   209   1201.4   470.555   303.543
(tile_prci_domain_core1)_glue_logic   541.067   1741.09   0.001   0.001
(tile_prci_domain_core2)_glue_logic   679.554   1201.4   0.001   0.001
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   0   1741.1   1066.94   1175.1
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   209   0   857.945   1201.4
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/dfma_fma   0   1232   209   272.943
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpiu   383.872   1741.09   0.001   0.001
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/ifpu   541.067   1741.09   0.001   0.001
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   0   1504.94   383.872   236.153
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/dfma_fma   383.872   1504.94   157.195   236.153
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpiu   679.554   1398.36   0.001   0.001
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/ifpu   679.555   1201.4   0.001   0.001
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   541.067   1504.94   386.858   236.153
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_0   209   0   0.001   0.001
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   1066.94   0   228.818   2916.2
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   924.887   1398.36   0.001   0.001
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   924.887   1398.36   0.001   0.001
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   679.555   1201.4   248.37   303.543
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   927.925   1201.4   139.02   539.697
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   0   0   209   1232
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   1715.65   0   209   2458.4
NONE   -20.14   -21   1984.9   2957.34
