<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_stxx_int_reg Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_stxx_int_reg Union Reference</h1><!-- doxytag: class="cvmx_stxx_int_reg" -->
<p>cvmx_stx::_int_reg  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-stxx-defs_8h_source.html">cvmx-stxx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__stxx__int__reg.html#a7ca21d22e785978f431aa1278cce4402">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg::cvmx_stxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__stxx__int__reg.html#ab23d61431885707af269c32bbce5d7e8">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__stxx__int__reg.html#aed3cd18e9612b603247e2c1a3f39d8b8">cn38xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__stxx__int__reg.html#a972fffb0000baa6a56aa1e273f20dd4e">cn38xxp2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__stxx__int__reg.html#a968987db22e91f7fd7876fe871f1af81">cn58xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__stxx__int__reg.html#a4775992609ef7d1d4840ab7d5a50203c">cn58xxp1</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>cvmx_stx::_int_reg </p>
<p>Notes: * CALPAR0 This bit indicates that the Spi4 calendar table encountered a parity error on bank0 of the calendar table memory. This error bit is associated with the calendar table on the TX interface - the interface that drives the Spi databus. The calendar table is used in Spi4 mode when using the status channel. Parity errors can occur during normal operation when the calendar table is constantly being read for the port information, or during initialization time, when the user has access. This errors will force the the status channel to the reset state and begin driving training sequences. The status channel will also reset. Software must follow the init sequence to resynch the interface. This includes toggling INF_EN which will cancel all outstanding accumulated credits.</p>
<p>* CALPAR1 Identical to CALPAR0 except that it indicates that the error occured on bank1 (instead of bank0).</p>
<p>* OVRBST STX can track upto a 512KB data burst. Any packet larger than that is illegal and will cause confusion in the STX state machine. BMI is responsible for throwing away these out of control packets from the input and the Execs should never generate them on the output. This is a fatal error and should have STX_INT_SYNC[OVRBST] set.</p>
<p>* DATOVR FIFO where the Spi4 data ramps upto its transmit frequency has overflowed. This is a fatal error and should have STX_INT_SYNC[DATOVR] set.</p>
<p>* DIPERR This bit will fire if any DIP2 error is caught by the Spi4 status channel.</p>
<p>* NOSYNC This bit indicates that the number of consecutive DIP2 errors exceeds STX_DIP_CNT[MAXDIP] and that the interface should be taken down. The datapath will be notified and send continuous training sequences until software resynchronizes the interface. This error condition should have STX_INT_SYNC[NOSYNC] set.</p>
<p>* UNXFRM Unexpected framing data was seen on the status channel.</p>
<p>* FRMERR This bit indicates that the number of consecutive unexpected framing sequences STX_DIP_CNT[MAXFRM] and that the interface should be taken down. The datapath will be notified and send continuous training sequences until software resynchronizes the interface. This error condition should have STX_INT_SYNC[FRMERR] set.</p>
<p>* SYNCERR Indicates that an exception marked in STX_INT_SYNC has occured and the TX datapath is disabled. It is recommended that the OVRBST, DATOVR, NOSYNC, and FRMERR error conditions all have their bits set in the STX_INT_SYNC register. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="aed3cd18e9612b603247e2c1a3f39d8b8"></a><!-- doxytag: member="cvmx_stxx_int_reg::cn38xx" ref="aed3cd18e9612b603247e2c1a3f39d8b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a> <a class="el" href="unioncvmx__stxx__int__reg.html#aed3cd18e9612b603247e2c1a3f39d8b8">cvmx_stxx_int_reg::cn38xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a972fffb0000baa6a56aa1e273f20dd4e"></a><!-- doxytag: member="cvmx_stxx_int_reg::cn38xxp2" ref="a972fffb0000baa6a56aa1e273f20dd4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a> <a class="el" href="unioncvmx__stxx__int__reg.html#a972fffb0000baa6a56aa1e273f20dd4e">cvmx_stxx_int_reg::cn38xxp2</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a968987db22e91f7fd7876fe871f1af81"></a><!-- doxytag: member="cvmx_stxx_int_reg::cn58xx" ref="a968987db22e91f7fd7876fe871f1af81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a> <a class="el" href="unioncvmx__stxx__int__reg.html#a968987db22e91f7fd7876fe871f1af81">cvmx_stxx_int_reg::cn58xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4775992609ef7d1d4840ab7d5a50203c"></a><!-- doxytag: member="cvmx_stxx_int_reg::cn58xxp1" ref="a4775992609ef7d1d4840ab7d5a50203c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg_s</a> <a class="el" href="unioncvmx__stxx__int__reg.html#a4775992609ef7d1d4840ab7d5a50203c">cvmx_stxx_int_reg::cn58xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab23d61431885707af269c32bbce5d7e8"></a><!-- doxytag: member="cvmx_stxx_int_reg::s" ref="ab23d61431885707af269c32bbce5d7e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__stxx__int__reg_1_1cvmx__stxx__int__reg__s.html">cvmx_stxx_int_reg::cvmx_stxx_int_reg_s</a>  <a class="el" href="unioncvmx__stxx__int__reg.html#ab23d61431885707af269c32bbce5d7e8">cvmx_stxx_int_reg::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca21d22e785978f431aa1278cce4402"></a><!-- doxytag: member="cvmx_stxx_int_reg::u64" ref="a7ca21d22e785978f431aa1278cce4402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__stxx__int__reg.html#a7ca21d22e785978f431aa1278cce4402">cvmx_stxx_int_reg::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-stxx-defs_8h_source.html">cvmx-stxx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
