library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity states is
	port(	switches  : in std_logic_vector(3 downto 0);
			keys      : in std_logic_vector(3 downto 0);
			clk       : in std_logic;
			hexEn     : out std_logic := '0';
			hex01     : out std_logic_vector(7 downto 0);
			hex23     : out std_logic_vector(7 downto 0));
end states;

architecture Behav of states is
	type state is (I, SB, S, F_N, F_T); 		--	I: Inicial;		SB: Stand By;
	signal PS, NS  : state :=I;					-- S: Start;		F: Final;
	
begin
	sync_proc: process(clk)
		begin
		if (rising_edge(clk)) then
			if (reset = '1') then
				PS <= I;
			else
				PS <= NS;
			end if;
		end if;
	end process;	