#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 25 16:39:22 2016
# Process ID: 2080
# Log file: F:/thujiyuan/pop_cpu/planAhead_run_4/planAhead.log
# Journal file: F:/thujiyuan/pop_cpu/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source F:/thujiyuan/pop_cpu/pa.fromNetlist.tcl
startgroup
set_property package_pin H17 [get_ports {RAM1addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {RAM1addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {RAM1addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {RAM1addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {RAM1addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {RAM1addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {RAM1addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {RAM1addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {RAM1addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {RAM1addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {RAM1addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {RAM1addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {RAM1addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {RAM1addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {RAM1addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {RAM1addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {RAM1addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {RAM1addr[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {RAM1data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {RAM1data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {RAM1data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {RAM1data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {RAM1data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {RAM1data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {RAM1data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {RAM1data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {RAM1data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {RAM1data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {RAM1data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {RAM1data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {RAM1data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {RAM1data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {RAM1data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {RAM1data[0]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {Ram2Addr[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {Ram2Addr[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Ram2Addr[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {Ram2Addr[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {Ram2Addr[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Ram2Addr[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {Ram2Addr[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {Ram2Addr[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {Ram2Addr[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {Ram2Addr[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {Ram2Addr[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {Ram2Addr[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {Ram2Addr[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {Ram2Addr[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {Ram2Addr[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {Ram2Addr[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {Ram2Addr[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Ram2Addr[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Ram2Data[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {Ram2Data[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Ram2Data[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {Ram2Data[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Ram2Data[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {Ram2Data[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {Ram2Data[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Ram2Data[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {Ram2Data[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {Ram2Data[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {Ram2Data[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {Ram2Data[4]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {Ram2Data[3]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {Ram2Data[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {Ram2Data[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {Ram2Data[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin A16 [get_ports dataReady]
endgroup
startgroup
set_property package_pin M15 [get_ports RAM1EN]
endgroup
startgroup
set_property package_pin M16 [get_ports RAM1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports RAM1WE]
endgroup
startgroup
set_property package_pin N10 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2OE]
endgroup
startgroup
set_property package_pin M9 [get_ports Ram2WE]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
save_constraints
