```verilog
module top_module (
    input a,
    input b,
    output sum,
    output cout
);

    // Compute the sum using XOR operation
    assign sum = a ^ b;

    // Compute the carry-out using AND operation
    assign cout = a & b;

endmodule
```