#include "enetc.h"

#define ENETC_RING_UNUSED(R)	(((R)->next_to_clean - (R)->next_to_use - 1 \
				 + (R)->bd_count) % (R)->bd_count)

#define ENETC_CBD(R, i)	(&(((struct enetc_cbd *)((R).bd_base))[i]))

#define ENETC_CBDR_TIMEOUT	1000 /* usecs */

enum enetc_cbdr_stat {
	ENETC_CMD_OK,
	ENETC_CMD_BUSY,
	ENETC_CMD_TIMEOUT,
};

static void enetc_clean_cbdr(struct enetc_si *si)
{
	struct enetc_cbdr *ring = &si->cbd_ring;
	struct enetc_cbd *dest_cbd;
	int i;

	i = ring->next_to_clean;

	while (enetc_rd_reg(ring->cisr) != i) {
		dest_cbd = ENETC_CBD(*ring, i);
		if (dest_cbd->status_flags & ENETC_CBD_STATUS_MASK)
			WARN_ON(1);

		memset(dest_cbd, 0, sizeof(*dest_cbd));

		i = (i + 1) % ring->bd_count;
	}

	ring->next_to_clean = i;
}

static int enetc_send_cmd(struct enetc_si *si, struct enetc_cbd *cbd,
			  bool async)
{
	struct enetc_cbdr *ring = &si->cbd_ring;
	struct enetc_cbd *dest_cbd;
	int i;

	if (!ring->bd_base)
		return -EIO;

	if (async && !ENETC_RING_UNUSED(ring)) {
		// TODO: support true async mode, with interrupts
		// and separate cleanup task

		enetc_clean_cbdr(si);
		return ENETC_CMD_BUSY;
	}

	i = ring->next_to_use;
	dest_cbd = ENETC_CBD(*ring, i);

	/* copy command to the ring */
	*dest_cbd = *cbd;
	i = (i + 1) % ring->bd_count;

	ring->next_to_use = i;
	/* let H/W know BD ring has been updated */
	enetc_wr_reg(ring->cir, i);

	if (!async) {
		int timeout = ENETC_CBDR_TIMEOUT;

		do {
			if (enetc_rd_reg(ring->cisr) == i)
				break;
			udelay(10);
			timeout -= 10;
		} while (timeout);

		if (!timeout)
			return ENETC_CMD_TIMEOUT;
	}

	if (!async)
		enetc_clean_cbdr(si);

	return ENETC_CMD_OK;
}

/* MAC Address Filter Table Entry Set Descriptor */
void enetc_sync_mac_filters(struct enetc_si *si, int si_idx)
{
	struct enetc_mac_filter *f = si->mac_filter;
	struct enetc_cbd cbd;
	bool async = false;
	int i, ret;

	for (i = si_idx; i < si_idx + MADDR_TYPE; i++, f++) {
		bool enable = !!f->mac_addr_cnt;
		bool em = (f->mac_addr_cnt == 1); /* exact match */
		bool mc = (i == MC); /* mcast filter */

		WARN_ON(i - si_idx > ENETC_MAC_FILT_PER_SI);

		memset(&cbd, 0, sizeof(cbd));

		/* fill up the "set" descriptor */
		cbd.cls = 1;
		cbd.status_flags = ENETC_CBD_FLAGS_SF;
		if (async)
			cbd.status_flags |= ENETC_CBD_FLAGS_IE;
		cbd.index = cpu_to_le16(i);
		cbd.opt[3] = cpu_to_le32(si_idx);
		cbd.opt[0] = cpu_to_le32((mc ? BIT(1) : 0) |
					 (em ? BIT(0) : 0));
		if (enable)
			cbd.opt[0] |= BIT(31);

		if (em) {
			u16 upper = ntohs(*(const u16 *)f->mac_addr);
			u32 lower = ntohl(*(const u32 *)(f->mac_addr + 2));

			cbd.addr[0] = cpu_to_le32(lower);
			cbd.addr[1] = cpu_to_le16(upper);
		} else {
			u32 *hash = (u32 *)f->mac_hash_table;

			cbd.addr[0] = cpu_to_le32(*(u32 *)hash);
			cbd.addr[1] = cpu_to_le32(*(u32 *)(hash + 1));
		}

		ret = enetc_send_cmd(si, &cbd, async);
		if (ret) {
			pr_err("MAC filter update failed (%d)!", ret);
			WARN_ON(1);
			// TODO: fallback to promisc mode
		}
	}
}

/* Set entry in RFS table */
int enetc_set_fs_entry(struct enetc_si *si, struct enetc_cmd_rfse *rfse,
		       int index)
{
	struct enetc_cbd cbd = {.cmd = 0};
	bool async = false;
	dma_addr_t dma;
	int err;

	/* fill up the "set" descriptor */
	cbd.cmd = 0;
	cbd.cls = 4;
	cbd.index = cpu_to_le16(index);
	cbd.length = cpu_to_le16(sizeof(*rfse));
	cbd.opt[3] = cpu_to_le32(0); /* SI */

	dma = dma_map_single(&si->pdev->dev, rfse, cbd.length,
			     DMA_TO_DEVICE);
	if (dma_mapping_error(&si->pdev->dev, dma)) {
		netdev_err(si->ndev, "DMA mapping of RFS entry failed!\n");
		return -ENOMEM;
	}

	cbd.addr[0] = lower_32_bits(dma);
	cbd.addr[1] = upper_32_bits(dma);

	if (async)
		cbd.status_flags |= ENETC_CBD_FLAGS_IE;

	err = enetc_send_cmd(si, &cbd, async);
	if (err)
		netdev_err(si->ndev, "FS entry add failed (%d)!", err);
	dma_unmap_single(&si->pdev->dev, dma, cbd.length, DMA_TO_DEVICE);

	return err;
}

/* Set RSS table */
int enetc_set_rss_table(struct enetc_si *si, u16 *table, int len)
{
	struct enetc_cbd cbd = {.cmd = 0};
	dma_addr_t dma;
	int err;

	if (len < 0x80)
		/* HW only takes in a full 64 entry/128B table */
		return -EINVAL;

	/* fill up the "set" descriptor */
	cbd.cmd = 1;
	cbd.cls = 3;
	cbd.length = len;

	dma = dma_map_single(&si->pdev->dev, table, len, DMA_TO_DEVICE);
	if (dma_mapping_error(&si->pdev->dev, dma)) {
		netdev_err(si->ndev, "DMA mapping of RSS table failed!\n");
		return -ENOMEM;
	}

	cbd.addr[0] = lower_32_bits(dma);
	cbd.addr[1] = upper_32_bits(dma);

	err = enetc_send_cmd(si, &cbd, false);
	if (err)
		netdev_err(si->ndev, "RSS table update failed (%d)!", err);
	dma_unmap_single(&si->pdev->dev, dma, cbd.length, DMA_TO_DEVICE);

	return err;
}
