{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666985792074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666985792080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 02:36:31 2022 " "Processing started: Sat Oct 29 02:36:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666985792080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666985792080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR8 -c PR8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR8 -c PR8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666985792080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666985792592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666985792592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr8.v 3 3 " "Found 3 design units, including 3 entities, in source file pr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666985801662 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666985801662 ""} { "Info" "ISGN_ENTITY_NAME" "3 PR8 " "Found entity 3: PR8" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666985801662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666985801662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f PR8.v(101) " "Verilog HDL Implicit Net warning at PR8.v(101): created implicit net for \"f\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666985801662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU PR8.v(19) " "Verilog HDL Parameter Declaration warning at PR8.v(19): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666985801663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PR8 " "Elaborating entity \"PR8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666985801691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "PR8.v" "alu" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666985801701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "PR8.v" "ram" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666985801707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666985802111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666985802111 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_re " "No output dependent on input pin \"wr_re\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|wr_re"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[0\] " "No output dependent on input pin \"instr\[0\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[1\] " "No output dependent on input pin \"instr\[1\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[2\] " "No output dependent on input pin \"instr\[2\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_a\[0\] " "No output dependent on input pin \"addr_a\[0\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_a\[1\] " "No output dependent on input pin \"addr_a\[1\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_a\[2\] " "No output dependent on input pin \"addr_a\[2\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_a\[3\] " "No output dependent on input pin \"addr_a\[3\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_b\[0\] " "No output dependent on input pin \"addr_b\[0\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_b\[1\] " "No output dependent on input pin \"addr_b\[1\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_b\[2\] " "No output dependent on input pin \"addr_b\[2\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_b\[3\] " "No output dependent on input pin \"addr_b\[3\]\"" {  } { { "PR8.v" "" { Text "C:/My_works/4_year/PLIS/PR8/PR8.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666985802133 "|PR8|addr_b[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666985802133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666985802134 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666985802134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666985802134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666985802143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 02:36:42 2022 " "Processing ended: Sat Oct 29 02:36:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666985802143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666985802143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666985802143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666985802143 ""}
