#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 28 08:45:28 2019
# Process ID: 9424
# Current directory: C:/Users/chint/Desktop/RPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3128 C:\Users\chint\Desktop\RPU\RPU.xpr
# Log file: C:/Users/chint/Desktop/RPU/vivado.log
# Journal file: C:/Users/chint/Desktop/RPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd
import_files -fileset sim_1 -norecurse C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd
update_compile_order -fileset sim_1
launch_simulation
source core.tcl
current_wave_config {Untitled 1}
add_wave {{/core/decoder}} 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_unit_alu_RV32I_01 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_RV32I [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
refresh_design
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top core [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_design
launch_simulation
close_project
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top core [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source core.tcl
add_bp {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd} 78
remove_bps -file {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd} -line 78
add_bp {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd} 58
remove_bps -file {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd} -line 58
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
import_files -fileset sim_1 -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
update_compile_order -fileset sim_1
launch_simulation
source core.tcl
close_sim
set_property default_lib work [current_project]
synth_design -rtl -name rtl_1
set_property simulator_language VHDL [current_project]
set_property -name {xsim.elaborate.rangecheck} -value {true} -objects [get_filesets sim_1]
launch_simulation
source core.tcl
close_sim
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd}
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd}
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
close_design
add_files -norecurse -scan_for_includes {C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/core.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/constants.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/register_set.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_decoder_RV32I.vhd}
import_files -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/core.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/constants.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/register_set.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_decoder_RV32I.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
import_files -fileset sim_1 -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
close_design
set_property default_lib xil_defaultlib [current_project]
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset sim_1 -after C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd
reorder_files -fileset sim_1 -front C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd
reorder_files -fileset sim_1 -before C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
launch_simulation
reorder_files -fileset sim_1 -front C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
reorder_files -fileset sim_1 -before C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
launch_simulation
close_project
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd}
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
open_hw
close_hw
close_design
launch_simulation -mode post-synthesis -type functional
close_design
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top core [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source core.tcl
close_sim
close_project
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
import_files -fileset sim_1 -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
launch_simulation
source core.tcl
close_sim
set_property top rpu_core_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property simulator_language Mixed [current_project]
launch_simulation
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.add_positional} -value {true} -objects [get_filesets sim_1]
launch_simulation
launch_simulation
launch_simulation
source rpu_core_tb.tcl
close_sim
close_project
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
launch_simulation
source rpu_core_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rpu_core_tb.tcl
close_sim
close_project
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
