
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.949481                       # Number of seconds simulated
sim_ticks                                1949480655000                       # Number of ticks simulated
final_tick                               1949480655000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 765532                       # Simulator instruction rate (inst/s)
host_op_rate                                  1226249                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1601827577                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662916                       # Number of bytes of host memory used
host_seconds                                  1217.04                       # Real time elapsed on the host
sim_insts                                   931679913                       # Number of instructions simulated
sim_ops                                    1492387768                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1730752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1753216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       825152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          825152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            27043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             887802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                899325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          423268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               423268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          423268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            887802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1322592                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684108                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455644                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3898961310                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679913                       # Number of instructions committed
system.cpu.committedOps                    1492387768                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881056                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571459                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881056                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935020                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692928                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199271                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310535                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026595                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3898961310                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742411                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505291      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024136     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387768                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.518981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1744707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.633426                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.518981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         879797905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        879797905                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380958134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380958134                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56323758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56323758                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437281892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437281892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437281892                       # number of overall hits
system.cpu.dcache.overall_hits::total       437281892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1725974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1725974                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        18733                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18733                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1744707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1744707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1744707                       # number of overall misses
system.cpu.dcache.overall_misses::total       1744707                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  60457093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60457093000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2228784000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2228784000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  62685877000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62685877000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  62685877000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62685877000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026599                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000332                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003974                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003974                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35027.812122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35027.812122                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 118976.351892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118976.351892                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35929.171488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35929.171488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35929.171488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35929.171488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27066                       # number of writebacks
system.cpu.dcache.writebacks::total             27066                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1725974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1725974                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        18733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18733                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1744707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1744707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1744707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1744707                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  58731119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58731119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2210051000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2210051000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  60941170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60941170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  60941170000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60941170000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003974                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34027.812122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34027.812122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 117976.351892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117976.351892                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34929.171488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34929.171488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34929.171488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34929.171488                       # average overall mshr miss latency
system.cpu.dcache.replacements                1743683                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.945314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.259259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.945314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911639                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911639                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455293                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455293                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455293                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57597000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57597000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57597000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455644                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 164094.017094                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 164094.017094                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 164094.017094                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 164094.017094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 164094.017094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 164094.017094                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57246000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57246000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57246000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57246000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 163094.017094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 163094.017094                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 163094.017094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 163094.017094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 163094.017094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 163094.017094                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.620113                       # Cycle average of tags in use
system.l2.tags.total_refs                     3083454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1721475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.791170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       10.524682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.512418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2035.583014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999326                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29631723                       # Number of tag accesses
system.l2.tags.data_accesses                 29631723                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        27066                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27066                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1741                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          31596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31596                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 33337                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33337                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                33337                       # number of overall hits
system.l2.overall_hits::total                   33337                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694378                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711370                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711721                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            1711370                       # number of overall misses
system.l2.overall_misses::total               1711721                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2163671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2163671000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56718500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56718500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  55810400000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55810400000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   57974071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58030789500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56718500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  57974071000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58030789500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        27066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          18733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1725974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1725974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1744707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1745058                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1744707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1745058                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.907062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907062                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.981694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981694                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.980892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980896                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.980892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980896                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 127334.686911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127334.686911                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 161591.168091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 161591.168091                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 32938.576870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 32938.576870                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 161591.168091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 33875.825216                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33902.014113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 161591.168091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 33875.825216                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33902.014113                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               850722                       # number of writebacks
system.l2.writebacks::total                    850722                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       405327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        405327                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694378                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711721                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1993751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1993751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  38866620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  38866620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  40860371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40913579500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  40860371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40913579500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.907062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.981694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981694                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.980892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.980892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980896                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 117334.686911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117334.686911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 151591.168091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 151591.168091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22938.576870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 22938.576870                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 151591.168091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 23875.825216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 23902.014113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 151591.168091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 23875.825216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 23902.014113                       # average overall mshr miss latency
system.l2.replacements                        1719427                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8160.454393                       # Cycle average of tags in use
system.l3.tags.total_refs                     3639851                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     27614                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    131.811798                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      113.793908                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          2.523483                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       8044.137002                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.013891                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000308                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.981950                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996149                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8072                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  58273598                       # Number of tag accesses
system.l3.tags.data_accesses                 58273598                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       850722                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           850722                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data        1684327                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1684327                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1684327                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1684327                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1684327                       # number of overall hits
system.l3.overall_hits::total                 1684327                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        10051                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           10402                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               27043                       # number of demand (read+write) misses
system.l3.demand_misses::total                  27394                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data              27043                       # number of overall misses
system.l3.overall_misses::total                 27394                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1806839000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1806839000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49347500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2543028500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2592376000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49347500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4349867500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4399215000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49347500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4349867500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4399215000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       850722                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       850722                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694378                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694729                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711370                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711721                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711370                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711721                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005932                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.006138                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.015802                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.016004                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.015802                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.016004                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 106334.686911                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 106334.686911                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 140591.168091                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 253012.486320                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 249218.996347                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 140591.168091                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 160850.035129                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 160590.457764                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 140591.168091                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 160850.035129                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 160590.457764                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                12893                       # number of writebacks
system.l3.writebacks::total                     12893                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          523                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           523                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        10051                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        10402                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          27043                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             27394                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         27043                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            27394                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1636919000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1636919000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45837500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   2442518500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2488356000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45837500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4079437500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4125275000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45837500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4079437500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4125275000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005932                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.006138                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.015802                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.016004                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.015802                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.016004                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 96334.686911                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 96334.686911                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 130591.168091                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 243012.486320                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 239218.996347                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 130591.168091                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 150850.035129                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 150590.457764                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 130591.168091                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 150850.035129                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 150590.457764                       # average overall mshr miss latency
system.l3.replacements                          19422                       # number of replacements
system.membus.snoop_filter.tot_requests         46327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        18933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12893                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6027                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10402                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        73708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        73708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27394                       # Request fanout histogram
system.membus.reqLayer2.occupancy            97900000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          136971000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3488781                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1743723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         416061                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       416061                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1726325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       877789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2586347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1725974                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5233097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5233839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113393472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113418496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1720453                       # Total snoops (count)
system.tol2bus.snoopTraffic                  54446272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3465511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3049450     87.99%     87.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 416061     12.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3465511                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1771496500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2617060500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3640374                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1928653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           1026                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         1026                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1949480655000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694729                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       863615                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1084460                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694729                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5352095                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    163996352                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           19422                       # Total snoops (count)
system.tol3bus.snoopTraffic                    825152                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1731143                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000593                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.024338                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1730117     99.94%     99.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1026      0.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1731143                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2670909000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2567581500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
