[11/21 01:44:56      0s] 
[11/21 01:44:56      0s] Cadence Innovus(TM) Implementation System.
[11/21 01:44:56      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/21 01:44:56      0s] 
[11/21 01:44:56      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[11/21 01:44:56      0s] Options:	
[11/21 01:44:56      0s] Date:		Thu Nov 21 01:44:56 2024
[11/21 01:44:56      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[11/21 01:44:56      0s] OS:		Oracle Linux Server 8.10
[11/21 01:44:56      0s] 
[11/21 01:44:56      0s] License:
[11/21 01:44:58      0s] 		[01:44:58.434100] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[11/21 01:44:58      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[11/21 01:44:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/21 01:45:24     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[11/21 01:45:26     15s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[11/21 01:45:26     15s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[11/21 01:45:26     15s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[11/21 01:45:26     15s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[11/21 01:45:26     15s] @(#)CDS: CPE v22.13-s082
[11/21 01:45:26     15s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[11/21 01:45:26     15s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[11/21 01:45:26     15s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[11/21 01:45:26     15s] @(#)CDS: RCDB 11.15.0
[11/21 01:45:26     15s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[11/21 01:45:26     15s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[11/21 01:45:26     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_691921_cae-europractice1.othr.de_cae1_BrfV1V.

[11/21 01:45:26     15s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/21 01:45:27     16s] 
[11/21 01:45:27     16s] **INFO:  MMMC transition support version v31-84 
[11/21 01:45:27     16s] 
[11/21 01:45:27     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/21 01:45:27     16s] <CMD> suppressMessage ENCEXT-2799
[11/21 01:45:28     16s] <CMD> getVersion
[11/21 01:45:28     16s] <CMD> getVersion
[11/21 01:45:28     17s] <CMD> getVersion
[11/21 01:45:28     17s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/21 01:45:29     17s] [INFO] Loading Pegasus 23.11 fill procedures
[11/21 01:45:29     17s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/21 01:45:29     17s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/21 01:45:29     17s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/21 01:45:29     17s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/21 01:45:29     17s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/21 01:45:29     17s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/21 01:45:29     17s] <CMD> win
[11/21 01:45:29     17s] <CMD> set enc_check_rename_command_name 1
[11/21 01:56:02     85s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/21 01:56:02     85s] <CMD> set conf_qxconf_file NULL
[11/21 01:56:02     85s] <CMD> set conf_qxlib_file NULL
[11/21 01:56:02     85s] <CMD> set dbgDualViewAwareXTree 1
[11/21 01:56:02     85s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/21 01:56:02     85s] <CMD> set defHierChar /
[11/21 01:56:02     85s] <CMD> set distributed_client_message_echo 1
[11/21 01:56:02     85s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/21 01:56:02     85s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/21 01:56:02     85s] <CMD> set enc_check_rename_command_name 1
[11/21 01:56:02     85s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/21 01:56:02     85s] <CMD> set init_design_uniquify 1
[11/21 01:56:02     85s] <CMD> set init_gnd_net VSS
[11/21 01:56:02     85s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/sky130_fd_io.lef}
[11/21 01:56:02     85s] <CMD> set init_mmmc_file Fabric.view
[11/21 01:56:02     85s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[11/21 01:56:02     85s] <CMD> set init_pwr_net VDD
[11/21 01:56:02     85s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[11/21 01:56:02     85s] <CMD> get_message -id GLOBAL-100 -suppress
[11/21 01:56:02     85s] <CMD> get_message -id GLOBAL-100 -suppress
[11/21 01:56:02     85s] <CMD> set latch_time_borrow_mode max_borrow
[11/21 01:56:02     85s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/21 01:56:02     85s] <CMD> set pegDefaultResScaleFactor 1
[11/21 01:56:02     85s] <CMD> set pegDetailResScaleFactor 1
[11/21 01:56:02     85s] <CMD> set pegEnableDualViewForTQuantus 1
[11/21 01:56:02     85s] <CMD> get_message -id GLOBAL-100 -suppress
[11/21 01:56:02     85s] <CMD> get_message -id GLOBAL-100 -suppress
[11/21 01:56:02     85s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/21 01:56:02     85s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/21 01:56:02     85s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/21 01:56:02     85s] <CMD> get_message -id GLOBAL-100 -suppress
[11/21 01:56:02     85s] <CMD> get_message -id GLOBAL-100 -suppress
[11/21 01:56:02     85s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/21 01:56:02     85s] <CMD> set defStreamOutCheckUncolored false
[11/21 01:56:02     85s] <CMD> set init_lef_check_antenna 1
[11/21 01:56:02     85s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/21 01:56:02     85s] <CMD> set lefdefInputCheckColoredShape 0
[11/21 01:56:02     85s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/21 01:56:05     86s] <CMD> init_design
[11/21 01:56:05     86s] #% Begin Load MMMC data ... (date=11/21 01:56:05, mem=1420.8M)
[11/21 01:56:05     86s] #% End Load MMMC data ... (date=11/21 01:56:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1422.0M, current mem=1422.0M)
[11/21 01:56:05     86s] 
[11/21 01:56:05     86s] Loading LEF file lef/sky130_scl_9T.tlef ...
[11/21 01:56:05     86s] 
[11/21 01:56:05     86s] Loading LEF file lef/sky130_scl_9T.lef ...
[11/21 01:56:05     86s] Set DBUPerIGU to M2 pitch 460.
[11/21 01:56:05     86s] 
[11/21 01:56:05     86s] Loading LEF file lef/sky130_fd_io.lef ...
[11/21 01:56:05     86s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[11/21 01:56:05     86s] The NOWIREEXTENSIONATPIN statement will be ignored. See file lef/sky130_fd_io.lef at line 2.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__hvclampv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiovrefv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_lvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/21 01:56:05     86s] Type 'man IMPLF-63' for more detail.
[11/21 01:56:05     86s] **WARN: (EMS-27):	Message (IMPLF-63) has exceeded the current message display limit of 20.
[11/21 01:56:05     86s] To increase the message display limit, refer to the product command reference manual.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'FILT_IN_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'pad<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'pad<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'vohref' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'voutref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'vinref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-200' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/21 01:56:05     86s] To increase the message display limit, refer to the product command reference manual.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd' in macro 'sky130_fd_io__top_pwrdetv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 01:56:05     86s] Type 'man IMPLF-201' for more detail.
[11/21 01:56:05     86s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/21 01:56:05     86s] To increase the message display limit, refer to the product command reference manual.
[11/21 01:56:05     86s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/21 01:56:05     86s] Loading view definition file from Fabric.view
[11/21 01:56:05     86s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[11/21 01:56:05     86s] Read 109 cells in library 'sky130_ss_1.62_125' 
[11/21 01:56:05     86s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[11/21 01:56:05     86s] Read 109 cells in library 'sky130_ff_1.98_0' 
[11/21 01:56:05     86s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1505.7M, current mem=1443.5M)
[11/21 01:56:05     86s] *** End library_loading (cpu=0.01min, real=0.00min, mem=33.0M, fe_cpu=1.45min, fe_real=11.15min, fe_mem=1480.5M) ***
[11/21 01:56:05     86s] #% Begin Load netlist data ... (date=11/21 01:56:05, mem=1443.5M)
[11/21 01:56:05     86s] *** Begin netlist parsing (mem=1480.5M) ***
[11/21 01:56:05     86s] Created 109 new cells from 2 timing libraries.
[11/21 01:56:05     86s] Reading netlist ...
[11/21 01:56:05     86s] Backslashed names will retain backslash and a trailing blank character.
[11/21 01:56:05     86s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[11/21 01:56:05     86s] 
[11/21 01:56:05     86s] *** Memory Usage v#1 (Current mem = 1490.508M, initial mem = 635.109M) ***
[11/21 01:56:05     86s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1490.5M) ***
[11/21 01:56:06     86s] #% End Load netlist data ... (date=11/21 01:56:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=1462.7M, current mem=1462.7M)
[11/21 01:56:06     86s] Top level cell is fpga_top.
[11/21 01:56:06     86s] Hooked 218 DB cells to tlib cells.
[11/21 01:56:06     87s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1467.7M, current mem=1467.7M)
[11/21 01:56:06     87s] Starting recursive module instantiation check.
[11/21 01:56:06     87s] No recursion found.
[11/21 01:56:06     87s] Building hierarchical netlist for Cell fpga_top ...
[11/21 01:56:06     87s] ***** UseNewTieNetMode *****.
[11/21 01:56:06     87s] *** Netlist is unique.
[11/21 01:56:06     87s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[11/21 01:56:06     87s] ** info: there are 975 modules.
[11/21 01:56:06     87s] ** info: there are 11552 stdCell insts.
[11/21 01:56:06     87s] ** info: there are 32 Pad insts.
[11/21 01:56:06     87s] 
[11/21 01:56:06     87s] *** Memory Usage v#1 (Current mem = 1553.422M, initial mem = 635.109M) ***
[11/21 01:56:06     87s] Initializing I/O assignment ...
[11/21 01:56:06     87s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[11/21 01:56:06     87s] Start create_tracks
[11/21 01:56:06     87s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/21 01:56:06     87s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/21 01:56:06     87s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/21 01:56:06     87s] Extraction setup Started 
[11/21 01:56:06     87s] eee: Trim Metal Layers: { }
[11/21 01:56:06     87s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/21 01:56:06     87s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/21 01:56:06     87s] eee: __QRC_SADV_USE_LE__ is set 0
[11/21 01:56:06     87s] eee: Metal Layer Id 1 is met1 
[11/21 01:56:06     87s] eee: Metal Layer Id 2 is met2 
[11/21 01:56:06     87s] eee: Metal Layer Id 3 is met3 
[11/21 01:56:06     87s] eee: Metal Layer Id 4 is met4 
[11/21 01:56:06     87s] eee: Metal Layer Id 5 is met5 
[11/21 01:56:06     87s] eee: Via Layer Id 33 is mcon 
[11/21 01:56:06     87s] eee: Via Layer Id 34 is via 
[11/21 01:56:06     87s] eee: Via Layer Id 35 is via2 
[11/21 01:56:06     87s] eee: Via Layer Id 36 is via3 
[11/21 01:56:06     87s] eee: Via Layer Id 37 is via4 
[11/21 01:56:06     87s] eee: Trim Metal Layers: { }
[11/21 01:56:06     87s] Generating auto layer map file.
[11/21 01:56:06     87s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[11/21 01:56:06     87s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[11/21 01:56:06     87s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[11/21 01:56:06     87s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[11/21 01:56:06     87s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[11/21 01:56:06     87s] eee: Metal Layer Id 1 mapped to 7 
[11/21 01:56:06     87s] eee: Via Layer Id 1 mapped to 8 
[11/21 01:56:06     87s] eee: Metal Layer Id 2 mapped to 9 
[11/21 01:56:06     87s] eee: Via Layer Id 2 mapped to 10 
[11/21 01:56:06     87s] eee: Metal Layer Id 3 mapped to 11 
[11/21 01:56:06     87s] eee: Via Layer Id 3 mapped to 12 
[11/21 01:56:06     87s] eee: Metal Layer Id 4 mapped to 13 
[11/21 01:56:06     87s] eee: Via Layer Id 4 mapped to 14 
[11/21 01:56:06     87s] eee: Metal Layer Id 5 mapped to 15 
[11/21 01:56:06     87s] eee: TechFile: lef/qrcTechFile_RCgen
[11/21 01:56:06     87s] eee: HoWee: 0 0 0 0 0 
[11/21 01:56:06     87s] eee: Erosn: 0 0 0 0 0 
[11/21 01:56:06     87s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[11/21 01:56:06     87s] eee: Reading patterns meta data.
[11/21 01:56:06     87s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[11/21 01:56:06     87s] eee: Restore PreRoute Pattern Extraction data failed.
[11/21 01:56:06     87s] Importing multi-corner technology file(s) for preRoute extraction...
[11/21 01:56:06     87s] lef/qrcTechFile_RCgen
[11/21 01:56:06     87s] eee: Metal Layer Id 1 is met1 
[11/21 01:56:06     87s] eee: Metal Layer Id 2 is met2 
[11/21 01:56:06     87s] eee: Metal Layer Id 3 is met3 
[11/21 01:56:06     87s] eee: Metal Layer Id 4 is met4 
[11/21 01:56:06     87s] eee: Metal Layer Id 5 is met5 
[11/21 01:56:06     87s] eee: Via Layer Id 33 is mcon 
[11/21 01:56:06     87s] eee: Via Layer Id 34 is via 
[11/21 01:56:06     87s] eee: Via Layer Id 35 is via2 
[11/21 01:56:06     87s] eee: Via Layer Id 36 is via3 
[11/21 01:56:06     87s] eee: Via Layer Id 37 is via4 
[11/21 01:56:06     87s] eee: Trim Metal Layers: { }
[11/21 01:56:06     87s] Generating auto layer map file.
[11/21 01:56:06     87s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[11/21 01:56:06     87s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[11/21 01:56:06     87s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[11/21 01:56:06     87s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[11/21 01:56:06     87s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[11/21 01:56:06     87s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[11/21 01:56:06     87s] eee: Metal Layer Id 1 mapped to 7 
[11/21 01:56:06     87s] eee: Via Layer Id 1 mapped to 8 
[11/21 01:56:06     87s] eee: Metal Layer Id 2 mapped to 9 
[11/21 01:56:06     87s] eee: Via Layer Id 2 mapped to 10 
[11/21 01:56:06     87s] eee: Metal Layer Id 3 mapped to 11 
[11/21 01:56:06     87s] eee: Via Layer Id 3 mapped to 12 
[11/21 01:56:06     87s] eee: Metal Layer Id 4 mapped to 13 
[11/21 01:56:06     87s] eee: Via Layer Id 4 mapped to 14 
[11/21 01:56:06     87s] eee: Metal Layer Id 5 mapped to 15 
[11/21 01:56:50     89s] Completed (cpu: 0:00:01.7 real: 0:00:44.0)
[11/21 01:56:50     89s] Set Shrink Factor to 1.00000
[11/21 01:56:50     89s] Summary of Active RC-Corners : 
[11/21 01:56:50     89s]  
[11/21 01:56:50     89s]  Analysis View: VIEW_SETUP
[11/21 01:56:50     89s]     RC-Corner Name        : RC_CORNER
[11/21 01:56:50     89s]     RC-Corner Index       : 0
[11/21 01:56:50     89s]     RC-Corner Temperature : 25 Celsius
[11/21 01:56:50     89s]     RC-Corner Cap Table   : ''
[11/21 01:56:50     89s]     RC-Corner PreRoute Res Factor         : 1
[11/21 01:56:50     89s]     RC-Corner PreRoute Cap Factor         : 1
[11/21 01:56:50     89s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/21 01:56:50     89s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/21 01:56:50     89s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/21 01:56:50     89s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/21 01:56:50     89s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[11/21 01:56:50     89s]  
[11/21 01:56:50     89s]  Analysis View: VIEW_HOLD
[11/21 01:56:50     89s]     RC-Corner Name        : RC_CORNER
[11/21 01:56:50     89s]     RC-Corner Index       : 0
[11/21 01:56:50     89s]     RC-Corner Temperature : 25 Celsius
[11/21 01:56:50     89s]     RC-Corner Cap Table   : ''
[11/21 01:56:50     89s]     RC-Corner PreRoute Res Factor         : 1
[11/21 01:56:50     89s]     RC-Corner PreRoute Cap Factor         : 1
[11/21 01:56:50     89s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/21 01:56:50     89s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/21 01:56:50     89s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/21 01:56:50     89s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/21 01:56:50     89s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/21 01:56:50     89s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[11/21 01:56:50     89s] eee: Trim Metal Layers: { }
[11/21 01:56:50     89s] eee: RC Grid Memory allocated=86640
[11/21 01:56:50     89s] eee: LayerId=1 widthSet size=1
[11/21 01:56:50     89s] eee: LayerId=2 widthSet size=1
[11/21 01:56:50     89s] eee: LayerId=3 widthSet size=1
[11/21 01:56:50     89s] eee: LayerId=4 widthSet size=1
[11/21 01:56:50     89s] eee: LayerId=5 widthSet size=1
[11/21 01:56:50     89s] eee: Total RC Grid memory=86640
[11/21 01:56:50     89s] Updating RC grid for preRoute extraction ...
[11/21 01:56:50     89s] eee: Metal Layers Info:
[11/21 01:56:50     89s] eee: L: met1 met2 met3 met4 met5
[11/21 01:56:50     89s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/21 01:56:50     89s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/21 01:56:50     89s] eee: pegSigSF=1.070000
[11/21 01:56:50     89s] Initializing multi-corner resistance tables ...
[11/21 01:56:50     89s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/21 01:56:50     89s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/21 01:56:50     89s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/21 01:56:50     89s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/21 01:56:50     89s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/21 01:56:50     89s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/21 01:56:50     89s] eee: LAM-FP: thresh=1 ; dimX=3304.347826 ; dimY=3304.347826 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/21 01:56:50     89s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 newSi=0.000000 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/21 01:56:50     89s] eee: NetCapCache creation started. (Current Mem: 1806.648M) 
[11/21 01:56:50     89s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1806.648M) 
[11/21 01:56:50     89s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/21 01:56:50     89s] *Info: initialize multi-corner CTS.
[11/21 01:56:50     89s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.8M, current mem=1534.2M)
[11/21 01:56:50     89s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[11/21 01:56:50     89s] Current (total cpu=0:01:30, real=0:11:54, peak res=1911.6M, current mem=1911.6M)
[11/21 01:56:50     89s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/global_ports.sdc, Line 13).
[11/21 01:56:50     89s] 
[11/21 01:56:50     89s] INFO (CTE): Reading of timing constraints file SDC/global_ports.sdc completed, with 1 WARNING
[11/21 01:56:50     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1913.7M, current mem=1913.7M)
[11/21 01:56:50     89s] Current (total cpu=0:01:30, real=0:11:54, peak res=1913.7M, current mem=1913.7M)
[11/21 01:56:50     89s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[11/21 01:56:50     89s] Current (total cpu=0:01:30, real=0:11:54, peak res=1913.7M, current mem=1913.7M)
[11/21 01:56:50     89s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[11/21 01:56:50     89s] 
[11/21 01:56:50     89s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[11/21 01:56:50     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1954.9M, current mem=1954.9M)
[11/21 01:56:50     89s] Current (total cpu=0:01:30, real=0:11:54, peak res=1954.9M, current mem=1954.9M)
[11/21 01:56:50     89s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[11/21 01:56:50     89s] Current (total cpu=0:01:30, real=0:11:54, peak res=1954.9M, current mem=1954.9M)
[11/21 01:56:50     89s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[11/21 01:56:50     89s] 
[11/21 01:56:50     89s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[11/21 01:56:50     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1955.1M, current mem=1955.1M)
[11/21 01:56:51     89s] Current (total cpu=0:01:30, real=0:11:55, peak res=1955.1M, current mem=1955.1M)
[11/21 01:56:51     89s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[11/21 01:56:51     90s] Current (total cpu=0:01:30, real=0:11:55, peak res=1955.1M, current mem=1955.1M)
[11/21 01:56:51     90s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[11/21 01:56:51     90s] 
[11/21 01:56:51     90s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[11/21 01:56:51     90s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1955.7M, current mem=1955.7M)
[11/21 01:56:51     90s] Current (total cpu=0:01:30, real=0:11:55, peak res=1955.7M, current mem=1955.7M)
[11/21 01:56:51     90s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[11/21 01:56:51     90s] Current (total cpu=0:01:30, real=0:11:55, peak res=1955.7M, current mem=1955.7M)
[11/21 01:56:51     90s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[11/21 01:56:51     90s] 
[11/21 01:56:51     90s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[11/21 01:56:51     90s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1956.2M, current mem=1956.2M)
[11/21 01:56:51     90s] Current (total cpu=0:01:30, real=0:11:55, peak res=1956.2M, current mem=1956.2M)
[11/21 01:56:51     90s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[11/21 01:56:51     90s] Current (total cpu=0:01:30, real=0:11:55, peak res=1956.2M, current mem=1956.2M)
[11/21 01:56:51     90s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[11/21 01:56:51     90s] 
[11/21 01:56:51     90s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[11/21 01:56:51     90s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1957.0M, current mem=1957.0M)
[11/21 01:56:51     90s] Current (total cpu=0:01:31, real=0:11:55, peak res=1957.0M, current mem=1957.0M)
[11/21 01:56:51     90s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[11/21 01:56:51     90s] Current (total cpu=0:01:31, real=0:11:55, peak res=1957.0M, current mem=1957.0M)
[11/21 01:56:51     90s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[11/21 01:56:51     90s] 
[11/21 01:56:51     90s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[11/21 01:56:52     90s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1957.4M, current mem=1957.4M)
[11/21 01:56:52     90s] Current (total cpu=0:01:31, real=0:11:56, peak res=1957.4M, current mem=1957.4M)
[11/21 01:56:52     90s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1957.4M, current mem=1957.4M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[11/21 01:56:52     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1957.7M, current mem=1957.7M)
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1957.7M, current mem=1957.7M)
[11/21 01:56:52     91s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1957.7M, current mem=1957.7M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[11/21 01:56:52     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1958.1M, current mem=1958.1M)
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1958.1M, current mem=1958.1M)
[11/21 01:56:52     91s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1958.1M, current mem=1958.1M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[11/21 01:56:52     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1958.4M, current mem=1958.4M)
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1958.4M, current mem=1958.4M)
[11/21 01:56:52     91s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:31, real=0:11:56, peak res=1958.4M, current mem=1958.4M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[11/21 01:56:52     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1958.8M, current mem=1958.8M)
[11/21 01:56:52     91s] Current (total cpu=0:01:32, real=0:11:56, peak res=1958.8M, current mem=1958.8M)
[11/21 01:56:52     91s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:32, real=0:11:56, peak res=1958.8M, current mem=1958.8M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[11/21 01:56:52     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.2M, current mem=1959.2M)
[11/21 01:56:52     91s] Current (total cpu=0:01:32, real=0:11:56, peak res=1959.2M, current mem=1959.2M)
[11/21 01:56:52     91s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:32, real=0:11:56, peak res=1959.2M, current mem=1959.2M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[11/21 01:56:52     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1959.6M, current mem=1959.6M)
[11/21 01:56:52     91s] Current (total cpu=0:01:32, real=0:11:56, peak res=1959.6M, current mem=1959.6M)
[11/21 01:56:52     91s] Reading timing constraints file 'SDC/sb_1__0_.sdc' ...
[11/21 01:56:52     91s] Current (total cpu=0:01:32, real=0:11:56, peak res=1959.6M, current mem=1959.6M)
[11/21 01:56:52     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).
[11/21 01:56:52     91s] 
[11/21 01:56:52     91s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[11/21 01:56:53     91s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1960.0M, current mem=1960.0M)
[11/21 01:56:53     92s] Current (total cpu=0:01:32, real=0:11:57, peak res=1960.0M, current mem=1960.0M)
[11/21 01:56:53     92s] Reading timing constraints file 'SDC/sb_1__1_.sdc' ...
[11/21 01:56:53     92s] Current (total cpu=0:01:32, real=0:11:57, peak res=1960.0M, current mem=1960.0M)
[11/21 01:56:53     92s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[11/21 01:56:53     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1960.5M, current mem=1960.5M)
[11/21 01:56:53     92s] Current (total cpu=0:01:32, real=0:11:57, peak res=1960.5M, current mem=1960.5M)
[11/21 01:56:53     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/21 01:56:53     92s] Summary for sequential cells identification: 
[11/21 01:56:53     92s]   Identified SBFF number: 16
[11/21 01:56:53     92s]   Identified MBFF number: 0
[11/21 01:56:53     92s]   Identified SB Latch number: 0
[11/21 01:56:53     92s]   Identified MB Latch number: 0
[11/21 01:56:53     92s]   Not identified SBFF number: 0
[11/21 01:56:53     92s]   Not identified MBFF number: 0
[11/21 01:56:53     92s]   Not identified SB Latch number: 0
[11/21 01:56:53     92s]   Not identified MB Latch number: 0
[11/21 01:56:53     92s]   Number of sequential cells which are not FFs: 3
[11/21 01:56:53     92s] Total number of combinational cells: 87
[11/21 01:56:53     92s] Total number of sequential cells: 19
[11/21 01:56:53     92s] Total number of tristate cells: 3
[11/21 01:56:53     92s] Total number of level shifter cells: 0
[11/21 01:56:53     92s] Total number of power gating cells: 0
[11/21 01:56:53     92s] Total number of isolation cells: 0
[11/21 01:56:53     92s] Total number of power switch cells: 0
[11/21 01:56:53     92s] Total number of pulse generator cells: 0
[11/21 01:56:53     92s] Total number of always on buffers: 0
[11/21 01:56:53     92s] Total number of retention cells: 0
[11/21 01:56:53     92s] Total number of physical cells: 0
[11/21 01:56:53     92s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[11/21 01:56:53     92s] Total number of usable buffers: 7
[11/21 01:56:53     92s] List of unusable buffers:
[11/21 01:56:53     92s] Total number of unusable buffers: 0
[11/21 01:56:53     92s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[11/21 01:56:53     92s] Total number of usable inverters: 9
[11/21 01:56:53     92s] List of unusable inverters:
[11/21 01:56:53     92s] Total number of unusable inverters: 0
[11/21 01:56:53     92s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[11/21 01:56:53     92s] Total number of identified usable delay cells: 4
[11/21 01:56:53     92s] List of identified unusable delay cells:
[11/21 01:56:53     92s] Total number of identified unusable delay cells: 0
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Deleting Cell Server Begin ...
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Deleting Cell Server End ...
[11/21 01:56:53     92s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1971.6M, current mem=1962.5M)
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 01:56:53     92s] Summary for sequential cells identification: 
[11/21 01:56:53     92s]   Identified SBFF number: 16
[11/21 01:56:53     92s]   Identified MBFF number: 0
[11/21 01:56:53     92s]   Identified SB Latch number: 0
[11/21 01:56:53     92s]   Identified MB Latch number: 0
[11/21 01:56:53     92s]   Not identified SBFF number: 0
[11/21 01:56:53     92s]   Not identified MBFF number: 0
[11/21 01:56:53     92s]   Not identified SB Latch number: 0
[11/21 01:56:53     92s]   Not identified MB Latch number: 0
[11/21 01:56:53     92s]   Number of sequential cells which are not FFs: 3
[11/21 01:56:53     92s]  Visiting view : VIEW_SETUP
[11/21 01:56:53     92s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/21 01:56:53     92s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/21 01:56:53     92s]  Visiting view : VIEW_HOLD
[11/21 01:56:53     92s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/21 01:56:53     92s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/21 01:56:53     92s] TLC MultiMap info (StdDelay):
[11/21 01:56:53     92s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/21 01:56:53     92s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/21 01:56:53     92s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/21 01:56:53     92s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/21 01:56:53     92s]  Setting StdDelay to: 58.5ps
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Deleting Cell Server Begin ...
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] TimeStamp Deleting Cell Server End ...
[11/21 01:56:53     92s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/21 01:56:53     92s] Type 'man IMPSYC-2' for more detail.
[11/21 01:56:53     92s] 
[11/21 01:56:53     92s] *** Summary of all messages that are not suppressed in this session:
[11/21 01:56:53     92s] Severity  ID               Count  Summary                                  
[11/21 01:56:53     92s] WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
[11/21 01:56:53     92s] WARNING   IMPLF-200           95  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/21 01:56:53     92s] WARNING   IMPLF-201           82  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/21 01:56:53     92s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/21 01:56:53     92s] WARNING   TCLCMD-1461         15  Skipped unsupported command: %s          
[11/21 01:56:53     92s] *** Message Summary: 228 warning(s), 0 error(s)
[11/21 01:56:53     92s] 
[11/21 02:15:35    211s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 2118.665 2118.665 80 80 80 80
[11/21 02:15:35    211s] Start create_tracks
[11/21 02:15:35    211s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/21 02:15:35    211s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/21 02:15:35    211s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/21 02:15:35    211s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/21 02:15:35    211s] <CMD> loadIoFile IO_PAD.io
[11/21 02:15:35    211s] Reading IO assignment file "IO_PAD.io" ...
[11/21 02:15:35    211s] <CMD> setDesignMode -process 130
[11/21 02:15:35    211s] ##  Process: 130           (User Set)               
[11/21 02:15:35    211s] ##     Node: (not set)                           
[11/21 02:15:35    211s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/21 02:15:35    211s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[11/21 02:15:35    211s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/21 02:15:35    211s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/21 02:15:35    211s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/21 02:15:35    211s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -override -verbose -netlistOverride
[11/21 02:15:35    211s] **WARN: (IMPDB-1261):	No PG pin 'vdd' in instances with basename '*' in the design.
[11/21 02:15:35    211s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the power pins with the 'vdd' name pattern to a global net.  Unable to establish connection because the 'power' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect VSS -type pgpin -pin gnd -override -verbose -netlistOverride
[11/21 02:15:35    211s] **WARN: (IMPDB-1261):	No PG pin 'gnd' in instances with basename '*' in the design.
[11/21 02:15:35    211s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'gnd' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect VDD -type pgpin -pin VDDIO -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VSS -type pgpin -pin VSSD -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VDD -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VDD -type pgpin -pin VDDA -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VSS -type pgpin -pin VSSA -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[11/21 02:15:35    211s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VDD -type pgpin -pin P_CORE -override -verbose -netlistOverride
[11/21 02:15:35    211s] 3 new pwr-pin connections were made to global net 'VDD'.
[11/21 02:15:35    211s] <CMD> globalNetConnect VSS -type pgpin -pin G_CORE -override -verbose -netlistOverride
[11/21 02:15:35    211s] 2 new gnd-pin connections were made to global net 'VSS'.
[11/21 02:15:35    211s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 20 bottom 20 left 20 right 20} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/21 02:15:35    211s] #% Begin addRing (date=11/21 02:15:35, mem=2024.4M)
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] viaInitial starts at Thu Nov 21 02:15:35 2024
viaInitial ends at Thu Nov 21 02:15:35 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.6M)
[11/21 02:15:35    211s] Ring generation is complete.
[11/21 02:15:35    211s] vias are now being generated.
[11/21 02:15:35    211s] addRing created 8 wires.
[11/21 02:15:35    211s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] |  Layer |     Created    |     Deleted    |
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] |  met4  |        4       |       NA       |
[11/21 02:15:35    211s] |  via4  |        8       |        0       |
[11/21 02:15:35    211s] |  met5  |        4       |       NA       |
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] #% End addRing (date=11/21 02:15:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2027.9M, current mem=2027.9M)
[11/21 02:15:35    211s] <CMD> sroute -connect { blockPin padPin corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/21 02:15:35    211s] #% Begin sroute (date=11/21 02:15:35, mem=2027.9M)
[11/21 02:15:35    211s] *** Begin SPECIAL ROUTE on Thu Nov 21 02:15:35 2024 ***
[11/21 02:15:35    211s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/21 02:15:35    211s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] Begin option processing ...
[11/21 02:15:35    211s] srouteConnectPowerBump set to false
[11/21 02:15:35    211s] routeSelectNet set to "VSS VDD"
[11/21 02:15:35    211s] routeSpecial set to true
[11/21 02:15:35    211s] srouteBlockPin set to "useLef"
[11/21 02:15:35    211s] srouteBottomLayerLimit set to 1
[11/21 02:15:35    211s] srouteBottomTargetLayerLimit set to 1
[11/21 02:15:35    211s] srouteConnectConverterPin set to false
[11/21 02:15:35    211s] srouteCrossoverViaBottomLayer set to 1
[11/21 02:15:35    211s] srouteCrossoverViaTopLayer set to 5
[11/21 02:15:35    211s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/21 02:15:35    211s] srouteFollowCorePinEnd set to 3
[11/21 02:15:35    211s] srouteFollowPadPin set to false
[11/21 02:15:35    211s] srouteJogControl set to "preferWithChanges differentLayer"
[11/21 02:15:35    211s] sroutePadPinAllPorts set to true
[11/21 02:15:35    211s] sroutePreserveExistingRoutes set to true
[11/21 02:15:35    211s] srouteRoutePowerBarPortOnBothDir set to true
[11/21 02:15:35    211s] srouteStopBlockPin set to "nearestTarget"
[11/21 02:15:35    211s] srouteTopLayerLimit set to 5
[11/21 02:15:35    211s] srouteTopTargetLayerLimit set to 5
[11/21 02:15:35    211s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3680.00 megs.
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] Reading DB technology information...
[11/21 02:15:35    211s] Finished reading DB technology information.
[11/21 02:15:35    211s] Reading floorplan and netlist information...
[11/21 02:15:35    211s] Finished reading floorplan and netlist information.
[11/21 02:15:35    211s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/21 02:15:35    211s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/21 02:15:35    211s] Read in 121 macros, 17 used
[11/21 02:15:35    211s] Read in 60 components
[11/21 02:15:35    211s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/21 02:15:35    211s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/21 02:15:35    211s] Read in 39 logical pins
[11/21 02:15:35    211s] Read in 39 nets
[11/21 02:15:35    211s] Read in 2 special nets, 2 routed
[11/21 02:15:35    211s] Read in 357 terminals
[11/21 02:15:35    211s] 2 nets selected.
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] Begin power routing ...
[11/21 02:15:35    211s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[11/21 02:15:35    211s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/21 02:15:35    211s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/21 02:15:35    211s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/21 02:15:35    211s] Type 'man IMPSR-1256' for more detail.
[11/21 02:15:35    211s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/21 02:15:35    211s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[11/21 02:15:35    211s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/21 02:15:35    211s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/21 02:15:35    211s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/21 02:15:35    211s] Type 'man IMPSR-1256' for more detail.
[11/21 02:15:35    211s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] CPU time for VDD FollowPin 0 seconds
[11/21 02:15:35    211s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/21 02:15:35    211s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/21 02:15:35    211s] CPU time for VSS FollowPin 0 seconds
[11/21 02:15:35    211s]   Number of IO ports routed: 0
[11/21 02:15:35    211s]   Number of Block ports routed: 0
[11/21 02:15:35    211s]   Number of Stripe ports routed: 0
[11/21 02:15:35    211s]   Number of Core ports routed: 754
[11/21 02:15:35    211s]   Number of Power Bump ports routed: 0
[11/21 02:15:35    211s]   Number of Followpin connections: 377
[11/21 02:15:35    211s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3682.00 megs.
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s]  Begin updating DB with routing results ...
[11/21 02:15:35    211s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/21 02:15:35    211s] Pin and blockage extraction finished
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] sroute created 1131 wires.
[11/21 02:15:35    211s] ViaGen created 2262 vias, deleted 0 via to avoid violation.
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] |  Layer |     Created    |     Deleted    |
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] |  met1  |      1131      |       NA       |
[11/21 02:15:35    211s] |   via  |       754      |        0       |
[11/21 02:15:35    211s] |  via2  |       754      |        0       |
[11/21 02:15:35    211s] |  via3  |       754      |        0       |
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] #% End sroute (date=11/21 02:15:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=2045.6M, current mem=2037.3M)
[11/21 02:15:35    211s] <CMD> addStripe -nets {VDD VSS} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 120 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/21 02:15:35    211s] #% Begin addStripe (date=11/21 02:15:35, mem=2037.3M)
[11/21 02:15:35    211s] 
[11/21 02:15:35    211s] Initialize fgc environment(mem: 2170.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Starting stripe generation ...
[11/21 02:15:35    211s] Non-Default Mode Option Settings :
[11/21 02:15:35    211s]   NONE
[11/21 02:15:35    211s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2170.9M)
[11/21 02:15:35    211s] Stripe generation is complete.
[11/21 02:15:35    211s] vias are now being generated.
[11/21 02:15:35    211s] addStripe created 24 wires.
[11/21 02:15:35    211s] ViaGen created 13620 vias, deleted 0 via to avoid violation.
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] |  Layer |     Created    |     Deleted    |
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] |   via  |      4524      |        0       |
[11/21 02:15:35    211s] |  via2  |      4524      |        0       |
[11/21 02:15:35    211s] |  via3  |      4524      |        0       |
[11/21 02:15:35    211s] |  met4  |       24       |       NA       |
[11/21 02:15:35    211s] |  via4  |       48       |        0       |
[11/21 02:15:35    211s] +--------+----------------+----------------+
[11/21 02:15:35    211s] #% End addStripe (date=11/21 02:15:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=2039.4M, current mem=2039.4M)
[11/21 02:15:35    211s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/21 02:15:35    211s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/21 02:15:35    211s] **WARN: (IMPSP-167):	Layer Number Provided for MaxRouteLayer option exceeds the MaxLayerNumber for the design.  Current option '6' is ignored. 
[11/21 02:15:35    211s] Type 'man IMPSP-167' for more detail.
[11/21 02:15:35    211s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[11/21 02:15:35    211s] Setting releaseMultiCpuLicenseMode to false.
[11/21 02:15:35    211s] <CMD> setPlaceMode -fp false
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[11/21 02:15:35    211s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/21 02:15:35    211s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/21 02:15:35    211s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/21 02:15:35    211s] <CMD> routeDesign -globalDetail
[11/21 02:15:35    211s] #% Begin routeDesign (date=11/21 02:15:35, mem=2039.5M)
[11/21 02:15:35    211s] ### Time Record (routeDesign) is installed.
[11/21 02:15:36    211s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2039.59 (MB), peak = 2045.62 (MB)
[11/21 02:15:36    211s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/21 02:15:36    211s] #**INFO: setDesignMode -flowEffort standard
[11/21 02:15:36    211s] #**INFO: setDesignMode -powerEffort none
[11/21 02:15:36    211s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/21 02:15:36    211s] **INFO: User settings:
[11/21 02:15:36    211s] setNanoRouteMode -route_detail_auto_stop                true
[11/21 02:15:36    211s] setNanoRouteMode -route_detail_end_iteration            1
[11/21 02:15:36    211s] setNanoRouteMode -route_detail_fix_antenna              true
[11/21 02:15:36    211s] setNanoRouteMode -route_detail_post_route_litho_repair  false
[11/21 02:15:36    211s] setNanoRouteMode -route_route_side                      front
[11/21 02:15:36    211s] setNanoRouteMode -route_bottom_routing_layer            1
[11/21 02:15:36    211s] setNanoRouteMode -route_antenna_diode_insertion         false
[11/21 02:15:36    211s] setNanoRouteMode -route_selected_net_only               false
[11/21 02:15:36    211s] setNanoRouteMode -route_top_routing_layer               5
[11/21 02:15:36    211s] setNanoRouteMode -route_with_eco                        false
[11/21 02:15:36    211s] setNanoRouteMode -route_with_litho_driven               false
[11/21 02:15:36    211s] setNanoRouteMode -route_with_si_driven                  false
[11/21 02:15:36    211s] setNanoRouteMode -route_with_timing_driven              true
[11/21 02:15:36    211s] setDesignMode -process                                  130
[11/21 02:15:36    211s] setExtractRCMode -coupling_c_th                         0.4
[11/21 02:15:36    211s] setExtractRCMode -relative_c_th                         1
[11/21 02:15:36    211s] setExtractRCMode -total_c_th                            0
[11/21 02:15:36    211s] setDelayCalMode -engine                                 aae
[11/21 02:15:36    211s] 
[11/21 02:15:36    211s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/21 02:15:36    211s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/21 02:15:36    212s] Multithreaded Timing Analysis is initialized with 8 threads
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] OPERPROF: Starting checkPlace at level 1, MEM:2270.4M, EPOCH TIME: 1732151736.077337
[11/21 02:15:36    212s] Processing tracks to init pin-track alignment.
[11/21 02:15:36    212s] z: 2, totalTracks: 1
[11/21 02:15:36    212s] z: 4, totalTracks: 1
[11/21 02:15:36    212s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 02:15:36    212s] Cell fpga_top LLGs are deleted
[11/21 02:15:36    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] # Building fpga_top llgBox search-tree.
[11/21 02:15:36    212s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2272.4M, EPOCH TIME: 1732151736.084373
[11/21 02:15:36    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2272.4M, EPOCH TIME: 1732151736.084674
[11/21 02:15:36    212s] Max number of tech site patterns supported in site array is 256.
[11/21 02:15:36    212s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/21 02:15:36    212s] Type 'man IMPSP-362' for more detail.
[11/21 02:15:36    212s] Core basic site is CoreSite
[11/21 02:15:36    212s] DP-Init: Signature of floorplan is 4d5e65b8e0541500. Signature of routing blockage is 1454ee6c4d1b9975.
[11/21 02:15:36    212s] After signature check, allow fast init is false, keep pre-filter is false.
[11/21 02:15:36    212s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/21 02:15:36    212s] Use non-trimmed site array because memory saving is not enough.
[11/21 02:15:36    212s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/21 02:15:36    212s] SiteArray: use 6,737,920 bytes
[11/21 02:15:36    212s] SiteArray: current memory after site array memory allocation 2311.8M
[11/21 02:15:36    212s] SiteArray: FP blocked sites are writable
[11/21 02:15:36    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f7bad505030.
[11/21 02:15:36    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[11/21 02:15:36    212s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/21 02:15:36    212s] Atter site array init, number of instance map data is 0.
[11/21 02:15:36    212s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.233, REAL:0.040, MEM:2439.8M, EPOCH TIME: 1732151736.124491
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/21 02:15:36    212s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.236, REAL:0.043, MEM:2439.8M, EPOCH TIME: 1732151736.127136
[11/21 02:15:36    212s] Begin checking placement ... (start mem=2270.4M, init mem=2439.8M)
[11/21 02:15:36    212s] Begin checking exclusive groups violation ...
[11/21 02:15:36    212s] There are 0 groups to check, max #box is 0, total #box is 0
[11/21 02:15:36    212s] Finished checking exclusive groups violations. Found 0 Vio.
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] Running CheckPlace using 8 threads!...
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] ...checkPlace MT is done!
[11/21 02:15:36    212s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2407.8M, EPOCH TIME: 1732151736.135386
[11/21 02:15:36    212s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2407.8M, EPOCH TIME: 1732151736.135841
[11/21 02:15:36    212s] *info: Placed = 0             
[11/21 02:15:36    212s] *info: Unplaced = 11552       
[11/21 02:15:36    212s] Placement Density:7.02%(170331/2425992)
[11/21 02:15:36    212s] Placement Density (including fixed std cells):7.02%(170331/2425992)
[11/21 02:15:36    212s] Cell fpga_top LLGs are deleted
[11/21 02:15:36    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] # Resetting pin-track-align track data.
[11/21 02:15:36    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:36    212s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2407.8M)
[11/21 02:15:36    212s] OPERPROF: Finished checkPlace at level 1, CPU:0.257, REAL:0.061, MEM:2407.8M, EPOCH TIME: 1732151736.137909
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/21 02:15:36    212s] *** Changed status on (0) nets in Clock.
[11/21 02:15:36    212s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2407.8M) ***
[11/21 02:15:36    212s] % Begin globalDetailRoute (date=11/21 02:15:36, mem=2081.8M)
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] globalDetailRoute
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] #Start globalDetailRoute on Thu Nov 21 02:15:36 2024
[11/21 02:15:36    212s] #
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_9/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_9/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_8/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_8/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_7/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_7/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_6/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_6/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_5/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_5/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_4/DFFRX1_2_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_4/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_4/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_3/DFFRX1_2_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_3/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_3/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_2/DFFRX1_2_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_2/DFFRX1_1_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_2/DFFRX1_0_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (NRIG-68) INSTANCE cby_1__1_/mem_right_ipin_1/DFFRX1_2_ connected to routing NET pReset[0] is unplaced. 
[11/21 02:15:36    212s] #WARNING (EMS-27) Message (NRIG-68) has exceeded the current message display limit of 20.
[11/21 02:15:36    212s] #To increase the message display limit, refer to the product command reference manual.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET pReset[0] has 1458 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET pReset[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET prog_clk[0] has 1458 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET prog_clk[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET set[0] has 20 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET set[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET reset[0] has 20 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET reset[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET clk[0] has 20 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET clk[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET ccff_head[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET ccff_head[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET ccff_tail[0] has 2 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET ccff_tail[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0] has 1 unplaced INSTANCE before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET grid_io_right_0_ccff_tail[0] has 3 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET grid_io_right_0_ccff_tail[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] has 2 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] has 2 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] has 2 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (NRIG-153) NET grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] has 2 unplaced INSTANCEs before routing.
[11/21 02:15:36    212s] #ERROR (NRIG-155) Place the instance for NET grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] before continuing.
[11/21 02:15:36    212s] #WARNING (EMS-27) Message (NRIG-153) has exceeded the current message display limit of 20.
[11/21 02:15:36    212s] #To increase the message display limit, refer to the product command reference manual.
[11/21 02:15:36    212s] #WARNING (EMS-27) Message (NRIG-155) has exceeded the current message display limit of 20.
[11/21 02:15:36    212s] #To increase the message display limit, refer to the product command reference manual.
[11/21 02:15:36    212s] % End globalDetailRoute (date=11/21 02:15:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2081.8M, current mem=2081.8M)
[11/21 02:15:36    212s] #Default setup view is reset to VIEW_SETUP.
[11/21 02:15:36    212s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2083.88 (MB), peak = 2085.31 (MB)
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] *** Summary of all messages that are not suppressed in this session:
[11/21 02:15:36    212s] Severity  ID               Count  Summary                                  
[11/21 02:15:36    212s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/21 02:15:36    212s] WARNING   NRIG-68          36770  %s %s connected to routing %s %s is %s. ...
[11/21 02:15:36    212s] WARNING   NRIG-153         13068  %s %s has %d unplaced %s%s before routin...
[11/21 02:15:36    212s] ERROR     NRIG-155         13068  Place the instance for %s %s before cont...
[11/21 02:15:36    212s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[11/21 02:15:36    212s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[11/21 02:15:36    212s] *** Message Summary: 49841 warning(s), 13068 error(s)
[11/21 02:15:36    212s] 
[11/21 02:15:36    212s] ### Time Record (routeDesign) is uninstalled.
[11/21 02:15:36    212s] ### 
[11/21 02:15:36    212s] ###   Scalability Statistics
[11/21 02:15:36    212s] ### 
[11/21 02:15:36    212s] ### ------------------------+----------------+----------------+----------------+
[11/21 02:15:36    212s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[11/21 02:15:36    212s] ### ------------------------+----------------+----------------+----------------+
[11/21 02:15:36    212s] ###   Entire Command        |        00:00:00|        00:00:00|             1.7|
[11/21 02:15:36    212s] ### ------------------------+----------------+----------------+----------------+
[11/21 02:15:36    212s] ### 
[11/21 02:15:36    212s] #% End routeDesign (date=11/21 02:15:36, total cpu=0:00:00.5, real=0:00:01.0, peak res=2085.3M, current mem=2083.9M)
[11/21 02:15:36    212s] 0
[11/21 02:15:39    212s] <CMD> fit
[11/21 02:15:54    214s] <CMD> setPlaceMode -fp false
[11/21 02:15:54    214s] <CMD> place_design
[11/21 02:15:54    214s] *** placeDesign #1 [begin] : totSession cpu/real = 0:03:34.7/0:30:54.0 (0.1), mem = 2412.9M
[11/21 02:15:54    214s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[11/21 02:15:54    214s] #Start colorize_geometry on Thu Nov 21 02:15:54 2024
[11/21 02:15:54    214s] #
[11/21 02:15:54    214s] ### Time Record (colorize_geometry) is installed.
[11/21 02:15:54    214s] ### Time Record (Pre Callback) is installed.
[11/21 02:15:54    214s] ### Time Record (Pre Callback) is uninstalled.
[11/21 02:15:54    214s] ### Time Record (DB Import) is installed.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin enable_h of cell_view sky130_fd_io__top_sio_macro,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin in2_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddd_present_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddio_present_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin vrefgen_en of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:54    214s] #WARNING (NRDB-741) Found shorts between two different ports on pin ref_sel<0> of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/21 02:15:55    215s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=949074847 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/21 02:15:55    215s] ### Time Record (DB Import) is uninstalled.
[11/21 02:15:55    215s] ### Time Record (DB Export) is installed.
[11/21 02:15:55    215s] Extracting standard cell pins and blockage ...... 
[11/21 02:15:55    215s] Pin and blockage extraction finished
[11/21 02:15:55    215s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=949074847 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/21 02:15:55    215s] ### Time Record (DB Export) is uninstalled.
[11/21 02:15:55    215s] ### Time Record (Post Callback) is installed.
[11/21 02:15:55    215s] ### Time Record (Post Callback) is uninstalled.
[11/21 02:15:55    215s] #
[11/21 02:15:55    215s] #colorize_geometry statistics:
[11/21 02:15:55    215s] #Cpu time = 00:00:00
[11/21 02:15:55    215s] #Elapsed time = 00:00:00
[11/21 02:15:55    215s] #Increased memory = 21.89 (MB)
[11/21 02:15:55    215s] #Total memory = 2114.36 (MB)
[11/21 02:15:55    215s] #Peak memory = 2117.83 (MB)
[11/21 02:15:55    215s] #Number of warnings = 10
[11/21 02:15:55    215s] #Total number of warnings = 56
[11/21 02:15:55    215s] #Number of fails = 0
[11/21 02:15:55    215s] #Total number of fails = 20
[11/21 02:15:55    215s] #Complete colorize_geometry on Thu Nov 21 02:15:55 2024
[11/21 02:15:55    215s] #
[11/21 02:15:55    215s] ### Time Record (colorize_geometry) is uninstalled.
[11/21 02:15:55    215s] ### 
[11/21 02:15:55    215s] ###   Scalability Statistics
[11/21 02:15:55    215s] ### 
[11/21 02:15:55    215s] ### ------------------------+----------------+----------------+----------------+
[11/21 02:15:55    215s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/21 02:15:55    215s] ### ------------------------+----------------+----------------+----------------+
[11/21 02:15:55    215s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/21 02:15:55    215s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/21 02:15:55    215s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/21 02:15:55    215s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/21 02:15:55    215s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/21 02:15:55    215s] ### ------------------------+----------------+----------------+----------------+
[11/21 02:15:55    215s] ### 
[11/21 02:15:55    215s] *** Starting placeDesign default flow ***
[11/21 02:15:55    215s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2457.5M
[11/21 02:15:55    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2457.5M
[11/21 02:15:55    215s] *** Start deleteBufferTree ***
[11/21 02:15:55    215s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/21 02:15:55    215s] Info: Detect buffers to remove automatically.
[11/21 02:15:55    215s] Analyzing netlist ...
[11/21 02:15:55    215s] Updating netlist
[11/21 02:15:55    215s] 
[11/21 02:15:55    215s] *summary: 3206 instances (buffers/inverters) removed
[11/21 02:15:55    215s] *** Finish deleteBufferTree (0:00:00.6) ***
[11/21 02:15:55    215s] **INFO: Enable pre-place timing setting for timing analysis
[11/21 02:15:55    215s] Set Using Default Delay Limit as 101.
[11/21 02:15:55    215s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/21 02:15:55    215s] Set Default Net Delay as 0 ps.
[11/21 02:15:55    215s] Set Default Net Load as 0 pF. 
[11/21 02:15:55    215s] Set Default Input Pin Transition as 1 ps.
[11/21 02:15:55    215s] **INFO: Analyzing IO path groups for slack adjustment
[11/21 02:15:56    216s] Effort level <high> specified for reg2reg_tmp.691921 path_group
[11/21 02:15:56    216s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 02:15:56    216s] AAE DB initialization (MEM=2500.76 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/21 02:15:56    216s] #################################################################################
[11/21 02:15:56    216s] # Design Stage: PreRoute
[11/21 02:15:56    216s] # Design Name: fpga_top
[11/21 02:15:56    216s] # Design Mode: 130nm
[11/21 02:15:56    216s] # Analysis Mode: MMMC Non-OCV 
[11/21 02:15:56    216s] # Parasitics Mode: No SPEF/RCDB 
[11/21 02:15:56    216s] # Signoff Settings: SI Off 
[11/21 02:15:56    216s] #################################################################################
[11/21 02:15:56    216s] Topological Sorting (REAL = 0:00:00.0, MEM = 2507.0M, InitMEM = 2500.8M)
[11/21 02:15:56    216s] Calculate delays in BcWc mode...
[11/21 02:15:56    216s] Start delay calculation (fullDC) (8 T). (MEM=2507.04)
[11/21 02:15:56    216s] Start AAE Lib Loading. (MEM=2518.55)
[11/21 02:15:56    216s] End AAE Lib Loading. (MEM=2556.71 CPU=0:00:00.0 Real=0:00:00.0)
[11/21 02:15:56    216s] End AAE Lib Interpolated Model. (MEM=2556.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 02:15:56    217s] Total number of fetched objects 10448
[11/21 02:15:56    217s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 02:15:56    217s] End delay calculation. (MEM=3127.12 CPU=0:00:01.1 REAL=0:00:00.0)
[11/21 02:15:57    218s] End delay calculation (fullDC). (MEM=3127.12 CPU=0:00:01.4 REAL=0:00:01.0)
[11/21 02:15:57    218s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3127.1M) ***
[11/21 02:15:58    219s] **INFO: Disable pre-place timing setting for timing analysis
[11/21 02:15:58    219s] Set Using Default Delay Limit as 1000.
[11/21 02:15:58    219s] Set Default Net Delay as 1000 ps.
[11/21 02:15:58    219s] Set Default Input Pin Transition as 0.1 ps.
[11/21 02:15:58    219s] Set Default Net Load as 0.5 pF. 
[11/21 02:15:58    219s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/21 02:15:58    219s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3077.6M, EPOCH TIME: 1732151758.860081
[11/21 02:15:58    219s] Deleted 0 physical inst  (cell - / prefix -).
[11/21 02:15:58    219s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3077.6M, EPOCH TIME: 1732151758.860283
[11/21 02:15:58    219s] INFO: #ExclusiveGroups=0
[11/21 02:15:58    219s] INFO: There are no Exclusive Groups.
[11/21 02:15:58    219s] *** Starting "NanoPlace(TM) placement v#7 (mem=3077.6M)" ...
[11/21 02:15:58    219s] Wait...
[11/21 02:15:58    219s] Estimated loop count for BSM: 7077
[11/21 02:15:59    220s] *** Build Buffered Sizing Timing Model
[11/21 02:15:59    220s] (cpu=0:00:00.3 mem=3141.6M) ***
[11/21 02:15:59    220s] *** Build Virtual Sizing Timing Model
[11/21 02:15:59    220s] (cpu=0:00:00.3 mem=3141.6M) ***
[11/21 02:15:59    220s] No user-set net weight.
[11/21 02:15:59    220s] Net fanout histogram:
[11/21 02:15:59    220s] 2		: 6733 (79.7%) nets
[11/21 02:15:59    220s] 3		: 1112 (13.2%) nets
[11/21 02:15:59    220s] 4     -	14	: 398 (4.7%) nets
[11/21 02:15:59    220s] 15    -	39	: 143 (1.7%) nets
[11/21 02:15:59    220s] 40    -	79	: 60 (0.7%) nets
[11/21 02:15:59    220s] 80    -	159	: 0 (0.0%) nets
[11/21 02:15:59    220s] 160   -	319	: 0 (0.0%) nets
[11/21 02:15:59    220s] 320   -	639	: 0 (0.0%) nets
[11/21 02:15:59    220s] 640   -	1279	: 0 (0.0%) nets
[11/21 02:15:59    220s] 1280  -	2559	: 2 (0.0%) nets
[11/21 02:15:59    220s] 2560  -	5119	: 0 (0.0%) nets
[11/21 02:15:59    220s] 5120+		: 0 (0.0%) nets
[11/21 02:15:59    220s] no activity file in design. spp won't run.
[11/21 02:15:59    220s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/21 02:15:59    220s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/21 02:15:59    220s] Define the scan chains before using this option.
[11/21 02:15:59    220s] Type 'man IMPSP-9042' for more detail.
[11/21 02:15:59    220s] Processing tracks to init pin-track alignment.
[11/21 02:15:59    220s] z: 2, totalTracks: 1
[11/21 02:15:59    220s] z: 4, totalTracks: 1
[11/21 02:15:59    220s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 02:15:59    220s] Cell fpga_top LLGs are deleted
[11/21 02:15:59    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:59    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:59    220s] # Building fpga_top llgBox search-tree.
[11/21 02:15:59    220s] #std cell=8346 (0 fixed + 8346 movable) #buf cell=43 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
[11/21 02:15:59    220s] #ioInst=48 #net=8448 #term=29143 #term/net=3.45, #fixedIo=49, #floatIo=0, #fixedPin=32, #floatPin=7
[11/21 02:15:59    220s] stdCell: 8346 single + 0 double + 0 multi
[11/21 02:15:59    220s] Total standard cell length = 33.7838 (mm), area = 0.1399 (mm^2)
[11/21 02:15:59    220s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3141.6M, EPOCH TIME: 1732151759.135648
[11/21 02:15:59    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:59    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:15:59    220s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3141.6M, EPOCH TIME: 1732151759.135769
[11/21 02:15:59    220s] Max number of tech site patterns supported in site array is 256.
[11/21 02:15:59    220s] Core basic site is CoreSite
[11/21 02:15:59    220s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 02:15:59    220s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/21 02:15:59    220s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/21 02:15:59    220s] SiteArray: use 6,737,920 bytes
[11/21 02:15:59    220s] SiteArray: current memory after site array memory allocation 3173.6M
[11/21 02:15:59    220s] SiteArray: FP blocked sites are writable
[11/21 02:15:59    220s] Estimated cell power/ground rail width = 0.517 um
[11/21 02:15:59    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 02:15:59    220s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3173.6M, EPOCH TIME: 1732151759.148846
[11/21 02:15:59    220s] Process 14727 wires and vias for routing blockage analysis
[11/21 02:15:59    220s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.007, MEM:3173.6M, EPOCH TIME: 1732151759.155467
[11/21 02:15:59    220s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/21 02:15:59    220s] Atter site array init, number of instance map data is 0.
[11/21 02:15:59    220s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.269, REAL:0.049, MEM:3173.6M, EPOCH TIME: 1732151759.184719
[11/21 02:15:59    220s] 
[11/21 02:15:59    220s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/21 02:15:59    220s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.273, REAL:0.053, MEM:3173.6M, EPOCH TIME: 1732151759.188226
[11/21 02:15:59    220s] 
[11/21 02:15:59    220s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/21 02:15:59    220s] Average module density = 0.058.
[11/21 02:15:59    220s] Density for the design = 0.058.
[11/21 02:15:59    220s]        = stdcell_area 73443 sites (139865 um^2) / alloc_area 1273888 sites (2425992 um^2).
[11/21 02:15:59    220s] Pin Density = 0.02288.
[11/21 02:15:59    220s]             = total # of pins 29143 / total area 1273888.
[11/21 02:15:59    220s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3173.6M, EPOCH TIME: 1732151759.195668
[11/21 02:15:59    220s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.007, REAL:0.007, MEM:3173.6M, EPOCH TIME: 1732151759.203166
[11/21 02:15:59    220s] OPERPROF: Starting pre-place ADS at level 1, MEM:3173.6M, EPOCH TIME: 1732151759.203901
[11/21 02:15:59    220s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3173.6M, EPOCH TIME: 1732151759.217668
[11/21 02:15:59    220s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3173.6M, EPOCH TIME: 1732151759.217717
[11/21 02:15:59    220s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3173.6M, EPOCH TIME: 1732151759.217785
[11/21 02:15:59    220s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3173.6M, EPOCH TIME: 1732151759.217816
[11/21 02:15:59    220s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3173.6M, EPOCH TIME: 1732151759.217842
[11/21 02:15:59    220s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:3173.6M, EPOCH TIME: 1732151759.219809
[11/21 02:15:59    220s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3173.6M, EPOCH TIME: 1732151759.219854
[11/21 02:15:59    220s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:3173.6M, EPOCH TIME: 1732151759.220535
[11/21 02:15:59    220s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:3173.6M, EPOCH TIME: 1732151759.220573
[11/21 02:15:59    220s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:3173.6M, EPOCH TIME: 1732151759.220912
[11/21 02:15:59    220s] ADSU 0.058 -> 0.058. site 1273888.000 -> 1273888.000. GS 33.120
[11/21 02:15:59    220s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.033, REAL:0.029, MEM:3173.6M, EPOCH TIME: 1732151759.233195
[11/21 02:15:59    220s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2741.6M, EPOCH TIME: 1732151759.234664
[11/21 02:15:59    220s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2741.6M, EPOCH TIME: 1732151759.234896
[11/21 02:15:59    220s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2741.6M, EPOCH TIME: 1732151759.234928
[11/21 02:15:59    220s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2741.6M, EPOCH TIME: 1732151759.234956
[11/21 02:15:59    220s] Initial padding reaches pin density 0.340 for top
[11/21 02:15:59    220s] InitPadU 0.058 -> 0.085 for top
[11/21 02:15:59    220s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/21 02:15:59    220s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2741.6M, EPOCH TIME: 1732151759.257227
[11/21 02:15:59    220s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2741.6M, EPOCH TIME: 1732151759.257276
[11/21 02:15:59    220s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2741.6M, EPOCH TIME: 1732151759.257599
[11/21 02:15:59    220s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.009, REAL:0.009, MEM:2741.6M, EPOCH TIME: 1732151759.266612
[11/21 02:15:59    220s] === lastAutoLevel = 10 
[11/21 02:15:59    220s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2741.6M, EPOCH TIME: 1732151759.273009
[11/21 02:15:59    220s] no activity file in design. spp won't run.
[11/21 02:15:59    220s] [spp] 0
[11/21 02:15:59    220s] [adp] 0:1:1:3
[11/21 02:16:00    223s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:2.724, REAL:1.161, MEM:2902.4M, EPOCH TIME: 1732151760.433585
[11/21 02:16:00    223s] Clock gating cells determined by native netlist tracing.
[11/21 02:16:00    223s] no activity file in design. spp won't run.
[11/21 02:16:00    223s] no activity file in design. spp won't run.
[11/21 02:16:00    224s] OPERPROF: Starting NP-MAIN at level 1, MEM:2912.4M, EPOCH TIME: 1732151760.842567
[11/21 02:16:01    225s] OPERPROF:   Starting NP-Place at level 2, MEM:3104.4M, EPOCH TIME: 1732151761.867180
[11/21 02:16:01    225s] Iteration  1: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
[11/21 02:16:01    225s]               Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
[11/21 02:16:01    225s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3043.4M
[11/21 02:16:01    225s] Iteration  2: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
[11/21 02:16:01    225s]               Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
[11/21 02:16:01    225s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3043.4M
[11/21 02:16:01    225s] exp_mt_sequential is set from setPlaceMode option to 1
[11/21 02:16:01    225s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[11/21 02:16:01    225s] place_exp_mt_interval set to default 32
[11/21 02:16:01    225s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/21 02:16:02    226s] Iteration  3: Total net bbox = 1.807e+05 (9.71e+04 8.36e+04)
[11/21 02:16:02    226s]               Est.  stn bbox = 2.273e+05 (1.21e+05 1.06e+05)
[11/21 02:16:02    226s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 3287.0M
[11/21 02:16:02    226s] Total number of setup views is 1.
[11/21 02:16:02    226s] Total number of active setup views is 1.
[11/21 02:16:02    226s] Active setup views:
[11/21 02:16:02    226s]     VIEW_SETUP
[11/21 02:16:02    227s] Iteration  4: Total net bbox = 1.650e+05 (8.99e+04 7.51e+04)
[11/21 02:16:02    227s]               Est.  stn bbox = 2.053e+05 (1.12e+05 9.37e+04)
[11/21 02:16:02    227s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 3287.0M
[11/21 02:16:02    228s] Iteration  5: Total net bbox = 2.180e+05 (9.24e+04 1.26e+05)
[11/21 02:16:02    228s]               Est.  stn bbox = 2.732e+05 (1.16e+05 1.57e+05)
[11/21 02:16:02    228s]               cpu = 0:00:01.3 real = 0:00:00.0 mem = 3287.0M
[11/21 02:16:02    228s] OPERPROF:   Finished NP-Place at level 2, CPU:3.575, REAL:0.958, MEM:3191.0M, EPOCH TIME: 1732151762.825350
[11/21 02:16:02    228s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.685, REAL:1.990, MEM:3191.0M, EPOCH TIME: 1732151762.832470
[11/21 02:16:02    228s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3191.0M, EPOCH TIME: 1732151762.848043
[11/21 02:16:02    228s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:02    228s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.002, MEM:3191.0M, EPOCH TIME: 1732151762.850122
[11/21 02:16:02    228s] OPERPROF: Starting NP-MAIN at level 1, MEM:3191.0M, EPOCH TIME: 1732151762.850588
[11/21 02:16:02    228s] OPERPROF:   Starting NP-Place at level 2, MEM:3287.0M, EPOCH TIME: 1732151762.881114
[11/21 02:16:03    231s] Iteration  6: Total net bbox = 2.209e+05 (1.09e+05 1.11e+05)
[11/21 02:16:03    231s]               Est.  stn bbox = 3.007e+05 (1.47e+05 1.54e+05)
[11/21 02:16:03    231s]               cpu = 0:00:02.3 real = 0:00:01.0 mem = 3418.0M
[11/21 02:16:03    231s] OPERPROF:   Finished NP-Place at level 2, CPU:2.384, REAL:0.607, MEM:3322.0M, EPOCH TIME: 1732151763.487755
[11/21 02:16:03    231s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.456, REAL:0.645, MEM:3194.0M, EPOCH TIME: 1732151763.495768
[11/21 02:16:03    231s] Iteration  7: Total net bbox = 2.441e+05 (1.23e+05 1.21e+05)
[11/21 02:16:03    231s]               Est.  stn bbox = 3.339e+05 (1.65e+05 1.69e+05)
[11/21 02:16:03    231s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3194.0M
[11/21 02:16:04    234s] 
[11/21 02:16:04    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 02:16:04    234s] TLC MultiMap info (StdDelay):
[11/21 02:16:04    234s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/21 02:16:04    234s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/21 02:16:04    234s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/21 02:16:04    234s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/21 02:16:04    234s]  Setting StdDelay to: 58.5ps
[11/21 02:16:04    234s] 
[11/21 02:16:04    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 02:16:05    236s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -6034.6ps stdDelay: 58.5ps
[11/21 02:16:07    240s] nrCritNet: 1.98% ( 167 / 8448 ) cutoffSlk: -5870.2ps stdDelay: 58.5ps
[11/21 02:16:07    240s] Iteration  8: Total net bbox = 2.487e+05 (1.25e+05 1.23e+05)
[11/21 02:16:07    240s]               Est.  stn bbox = 3.391e+05 (1.67e+05 1.72e+05)
[11/21 02:16:07    240s]               cpu = 0:00:09.9 real = 0:00:04.0 mem = 3162.0M
[11/21 02:16:07    240s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3162.0M, EPOCH TIME: 1732151767.044010
[11/21 02:16:07    240s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:07    240s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.000, MEM:3162.0M, EPOCH TIME: 1732151767.044503
[11/21 02:16:07    240s] OPERPROF: Starting NP-MAIN at level 1, MEM:3162.0M, EPOCH TIME: 1732151767.044986
[11/21 02:16:07    241s] OPERPROF:   Starting NP-Place at level 2, MEM:3290.0M, EPOCH TIME: 1732151767.082619
[11/21 02:16:07    244s] OPERPROF:   Finished NP-Place at level 2, CPU:3.164, REAL:0.809, MEM:3328.9M, EPOCH TIME: 1732151767.891165
[11/21 02:16:07    244s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.249, REAL:0.854, MEM:3200.9M, EPOCH TIME: 1732151767.898929
[11/21 02:16:07    244s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3200.9M, EPOCH TIME: 1732151767.899381
[11/21 02:16:07    244s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:07    244s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3200.9M, EPOCH TIME: 1732151767.900189
[11/21 02:16:07    244s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3200.9M, EPOCH TIME: 1732151767.900299
[11/21 02:16:07    244s] Starting Early Global Route rough congestion estimation: mem = 3200.9M
[11/21 02:16:07    244s] (I)      Initializing eGR engine (rough)
[11/21 02:16:07    244s] Set min layer with nano route mode ( 1 )
[11/21 02:16:07    244s] Set max layer with nano route mode ( 5 )
[11/21 02:16:07    244s] (I)      Initializing eGR engine (rough)
[11/21 02:16:07    244s] Set min layer with nano route mode ( 1 )
[11/21 02:16:07    244s] Set max layer with nano route mode ( 5 )
[11/21 02:16:07    244s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.06 MB )
[11/21 02:16:07    244s] (I)      Running eGR Rough flow
[11/21 02:16:07    244s] (I)      # wire layers (front) : 6
[11/21 02:16:07    244s] (I)      # wire layers (back)  : 0
[11/21 02:16:07    244s] (I)      min wire layer : 1
[11/21 02:16:07    244s] (I)      max wire layer : 5
[11/21 02:16:07    244s] (I)      # cut layers (front) : 5
[11/21 02:16:07    244s] (I)      # cut layers (back)  : 0
[11/21 02:16:07    244s] (I)      min cut layer : 1
[11/21 02:16:07    244s] (I)      max cut layer : 4
[11/21 02:16:07    244s] (I)      ================================ Layers ================================
[11/21 02:16:07    244s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:07    244s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/21 02:16:07    244s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:07    244s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/21 02:16:07    244s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/21 02:16:07    244s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:07    244s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/21 02:16:07    244s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:07    244s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/21 02:16:07    244s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:07    244s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/21 02:16:07    244s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:07    244s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/21 02:16:07    244s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/21 02:16:07    244s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:07    244s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/21 02:16:07    244s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/21 02:16:07    244s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:07    244s] (I)      Started Import and model ( Curr Mem: 3.06 MB )
[11/21 02:16:07    244s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:07    244s] (I)      == Non-default Options ==
[11/21 02:16:07    244s] (I)      Print mode                                         : 2
[11/21 02:16:07    244s] (I)      Stop if highly congested                           : false
[11/21 02:16:07    244s] (I)      Local connection modeling                          : true
[11/21 02:16:07    244s] (I)      Maximum routing layer                              : 5
[11/21 02:16:07    244s] (I)      Minimum routing layer                              : 1
[11/21 02:16:07    244s] (I)      Top routing layer                                  : 5
[11/21 02:16:07    244s] (I)      Bottom routing layer                               : 1
[11/21 02:16:07    244s] (I)      Assign partition pins                              : false
[11/21 02:16:07    244s] (I)      Support large GCell                                : true
[11/21 02:16:07    244s] (I)      Number of threads                                  : 8
[11/21 02:16:07    244s] (I)      Number of rows per GCell                           : 12
[11/21 02:16:07    244s] (I)      Max num rows per GCell                             : 32
[11/21 02:16:07    244s] (I)      Route tie net to shape                             : auto
[11/21 02:16:07    244s] (I)      Method to set GCell size                           : row
[11/21 02:16:07    244s] (I)      Tie hi/lo max distance                             : 41.400000
[11/21 02:16:07    244s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/21 02:16:07    244s] (I)      ============== Pin Summary ==============
[11/21 02:16:07    244s] (I)      +-------+--------+---------+------------+
[11/21 02:16:07    244s] (I)      | Layer | # pins | % total |      Group |
[11/21 02:16:07    244s] (I)      +-------+--------+---------+------------+
[11/21 02:16:07    244s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/21 02:16:07    244s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/21 02:16:07    244s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/21 02:16:07    244s] (I)      |     4 |      0 |    0.00 |      Other |
[11/21 02:16:07    244s] (I)      |     5 |     32 |    0.11 |      Other |
[11/21 02:16:07    244s] (I)      +-------+--------+---------+------------+
[11/21 02:16:07    244s] (I)      Use row-based GCell size
[11/21 02:16:07    244s] (I)      Use row-based GCell align
[11/21 02:16:07    244s] (I)      layer 0 area = 83000
[11/21 02:16:07    244s] (I)      layer 1 area = 67600
[11/21 02:16:07    244s] (I)      layer 2 area = 240000
[11/21 02:16:07    244s] (I)      layer 3 area = 240000
[11/21 02:16:07    244s] (I)      layer 4 area = 4000000
[11/21 02:16:07    244s] (I)      GCell unit size   : 4140
[11/21 02:16:07    244s] (I)      GCell multiplier  : 12
[11/21 02:16:07    244s] (I)      GCell row height  : 4140
[11/21 02:16:07    244s] (I)      Actual row height : 4140
[11/21 02:16:07    244s] (I)      GCell align ref   : 280000 280000
[11/21 02:16:07    244s] (I)      Track table information for default rule: 
[11/21 02:16:07    244s] (I)      met1 has single uniform track structure
[11/21 02:16:07    244s] (I)      met2 has single uniform track structure
[11/21 02:16:07    244s] (I)      met3 has single uniform track structure
[11/21 02:16:07    244s] (I)      met4 has single uniform track structure
[11/21 02:16:07    244s] (I)      met5 has single uniform track structure
[11/21 02:16:07    244s] (I)      =============== Default via ===============
[11/21 02:16:07    244s] (I)      +---+------------------+------------------+
[11/21 02:16:07    244s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/21 02:16:07    244s] (I)      +---+------------------+------------------+
[11/21 02:16:07    244s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/21 02:16:07    244s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/21 02:16:07    244s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/21 02:16:07    244s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/21 02:16:07    244s] (I)      +---+------------------+------------------+
[11/21 02:16:07    244s] (I)      Read 32943 PG shapes
[11/21 02:16:07    244s] (I)      Read 0 clock shapes
[11/21 02:16:07    244s] (I)      Read 0 other shapes
[11/21 02:16:07    244s] (I)      #Routing Blockages  : 0
[11/21 02:16:07    244s] (I)      #Instance Blockages : 117297
[11/21 02:16:07    244s] (I)      #PG Blockages       : 32943
[11/21 02:16:07    244s] (I)      #Halo Blockages     : 0
[11/21 02:16:07    244s] (I)      #Boundary Blockages : 0
[11/21 02:16:07    244s] (I)      #Clock Blockages    : 0
[11/21 02:16:07    244s] (I)      #Other Blockages    : 0
[11/21 02:16:07    244s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 02:16:07    244s] (I)      Custom ignore net properties:
[11/21 02:16:07    244s] (I)      1 : NotLegal
[11/21 02:16:07    244s] (I)      Default ignore net properties:
[11/21 02:16:07    244s] (I)      1 : Special
[11/21 02:16:07    244s] (I)      2 : Analog
[11/21 02:16:07    244s] (I)      3 : Fixed
[11/21 02:16:07    244s] (I)      4 : Skipped
[11/21 02:16:07    244s] (I)      5 : MixedSignal
[11/21 02:16:07    244s] (I)      Prerouted net properties:
[11/21 02:16:07    244s] (I)      1 : NotLegal
[11/21 02:16:07    244s] (I)      2 : Special
[11/21 02:16:07    244s] (I)      3 : Analog
[11/21 02:16:07    244s] (I)      4 : Fixed
[11/21 02:16:07    244s] (I)      5 : Skipped
[11/21 02:16:07    244s] (I)      6 : MixedSignal
[11/21 02:16:07    244s] (I)      Early global route reroute all routable nets
[11/21 02:16:07    244s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 02:16:07    244s] (I)      Read 8447 nets ( ignored 0 )
[11/21 02:16:07    244s] (I)        Front-side 8447 ( ignored 0 )
[11/21 02:16:07    244s] (I)        Back-side  0 ( ignored 0 )
[11/21 02:16:07    244s] (I)        Both-side  0 ( ignored 0 )
[11/21 02:16:07    244s] (I)      early_global_route_priority property id does not exist.
[11/21 02:16:07    244s] (I)      Read Num Blocks=150240  Num Prerouted Wires=0  Num CS=0
[11/21 02:16:07    244s] (I)      Layer 0 (H) : #blockages 114692 : #preroutes 0
[11/21 02:16:07    244s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/21 02:16:07    244s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/21 02:16:07    244s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/21 02:16:07    244s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/21 02:16:07    244s] (I)      Number of ignored nets                =      0
[11/21 02:16:07    244s] (I)      Number of connected nets              =      0
[11/21 02:16:07    244s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 02:16:07    244s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/21 02:16:07    244s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 02:16:07    244s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 02:16:07    244s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 02:16:07    244s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 02:16:07    244s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 02:16:07    244s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/21 02:16:07    244s] (I)      Ndr track 0 does not exist
[11/21 02:16:07    244s] (I)      ---------------------Grid Graph Info--------------------
[11/21 02:16:07    244s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/21 02:16:07    244s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/21 02:16:07    244s] (I)      Site width          :   460  (dbu)
[11/21 02:16:07    244s] (I)      Row height          :  4140  (dbu)
[11/21 02:16:07    244s] (I)      GCell row height    :  4140  (dbu)
[11/21 02:16:07    244s] (I)      GCell width         : 49680  (dbu)
[11/21 02:16:07    244s] (I)      GCell height        : 49680  (dbu)
[11/21 02:16:07    244s] (I)      Grid                :    43    43     5
[11/21 02:16:07    244s] (I)      Layer numbers       :     1     2     3     4     5
[11/21 02:16:07    244s] (I)      Vertical capacity   :     0 49680     0 49680     0
[11/21 02:16:07    244s] (I)      Horizontal capacity : 49680     0 49680     0 49680
[11/21 02:16:07    244s] (I)      Default wire width  :   140   140   300   300  1600
[11/21 02:16:07    244s] (I)      Default wire space  :   140   140   300   300  1600
[11/21 02:16:07    244s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/21 02:16:07    244s] (I)      Default pitch size  :   460   460   610   615  3660
[11/21 02:16:07    244s] (I)      First track coord   :   320   320   620   790  1840
[11/21 02:16:07    244s] (I)      Num tracks per GCell: 108.00 108.00 81.44 80.78 13.57
[11/21 02:16:07    244s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/21 02:16:07    244s] (I)      Num of masks        :     1     1     1     1     1
[11/21 02:16:07    244s] (I)      Num of trim masks   :     0     0     0     0     0
[11/21 02:16:07    244s] (I)      --------------------------------------------------------
[11/21 02:16:07    244s] 
[11/21 02:16:07    244s] (I)      ============ Routing rule table ============
[11/21 02:16:07    244s] (I)      Rule id: 0  Nets: 8415
[11/21 02:16:07    244s] (I)      ========================================
[11/21 02:16:07    244s] (I)      
[11/21 02:16:07    244s] (I)      ======== NDR :  =========
[11/21 02:16:07    244s] (I)      +--------------+--------+
[11/21 02:16:07    244s] (I)      |           ID |      0 |
[11/21 02:16:07    244s] (I)      |         Name |        |
[11/21 02:16:07    244s] (I)      |      Default |    yes |
[11/21 02:16:07    244s] (I)      |  Clk Special |     no |
[11/21 02:16:07    244s] (I)      | Hard spacing |     no |
[11/21 02:16:07    244s] (I)      |    NDR track | (none) |
[11/21 02:16:07    244s] (I)      |      NDR via | (none) |
[11/21 02:16:07    244s] (I)      |  Extra space |      0 |
[11/21 02:16:07    244s] (I)      |      Shields |      0 |
[11/21 02:16:07    244s] (I)      |   Demand (H) |      1 |
[11/21 02:16:07    244s] (I)      |   Demand (V) |      1 |
[11/21 02:16:07    244s] (I)      |        #Nets |   8415 |
[11/21 02:16:07    244s] (I)      +--------------+--------+
[11/21 02:16:07    244s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:07    244s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/21 02:16:07    244s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:07    244s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:07    244s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:07    244s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/21 02:16:07    244s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/21 02:16:07    244s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/21 02:16:07    244s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:07    244s] (I)      =============== Blocked Tracks ===============
[11/21 02:16:07    244s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:07    244s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 02:16:07    244s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:07    244s] (I)      |     1 |  198015 |    82569 |        41.70% |
[11/21 02:16:07    244s] (I)      |     2 |  198015 |    72235 |        36.48% |
[11/21 02:16:07    244s] (I)      |     3 |  149296 |    58879 |        39.44% |
[11/21 02:16:07    244s] (I)      |     4 |  148092 |    58472 |        39.48% |
[11/21 02:16:07    244s] (I)      |     5 |   24897 |     9278 |        37.27% |
[11/21 02:16:07    244s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:07    244s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.06 MB )
[11/21 02:16:07    244s] (I)      Reset routing kernel
[11/21 02:16:07    244s] (I)      numLocalWires=32688  numGlobalNetBranches=7795  numLocalNetBranches=8584
[11/21 02:16:07    244s] (I)      totalPins=29071  totalGlobalPin=6077 (20.90%)
[11/21 02:16:07    244s] (I)      total 2D Cap : 484526 = (248985 H, 235541 V)
[11/21 02:16:07    244s] (I)      total 2D Demand : 1092 = (1092 H, 0 V)
[11/21 02:16:07    244s] (I)      
[11/21 02:16:07    244s] (I)      ============  Phase 1a Route ============
[11/21 02:16:07    244s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 12
[11/21 02:16:07    244s] (I)      Usage: 6574 = (3184 H, 3390 V) = (1.28% H, 1.44% V) = (1.582e+05um H, 1.684e+05um V)
[11/21 02:16:07    244s] (I)      
[11/21 02:16:07    244s] (I)      ============  Phase 1b Route ============
[11/21 02:16:07    244s] (I)      Usage: 6574 = (3184 H, 3390 V) = (1.28% H, 1.44% V) = (1.582e+05um H, 1.684e+05um V)
[11/21 02:16:07    244s] (I)      eGR overflow: 0.09% H + 0.00% V
[11/21 02:16:07    244s] 
[11/21 02:16:07    244s] (I)      Updating congestion map
[11/21 02:16:07    244s] (I)      Overflow after Early Global Route 0.06% H + 0.00% V
[11/21 02:16:07    244s] (I)      Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3.06 MB )
[11/21 02:16:08    244s] Finished Early Global Route rough congestion estimation: mem = 3164.7M
[11/21 02:16:08    244s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.116, REAL:0.101, MEM:3164.7M, EPOCH TIME: 1732151768.001565
[11/21 02:16:08    244s] earlyGlobalRoute rough estimation gcell size 12 row height
[11/21 02:16:08    244s] OPERPROF: Starting CDPad at level 1, MEM:3164.7M, EPOCH TIME: 1732151768.001953
[11/21 02:16:08    244s] CDPadU 0.085 -> 0.085. R=0.058, N=8346, GS=49.680
[11/21 02:16:08    244s] OPERPROF: Finished CDPad at level 1, CPU:0.138, REAL:0.042, MEM:3164.7M, EPOCH TIME: 1732151768.043594
[11/21 02:16:08    244s] OPERPROF: Starting NP-MAIN at level 1, MEM:3164.7M, EPOCH TIME: 1732151768.044520
[11/21 02:16:08    244s] OPERPROF:   Starting NP-Place at level 2, MEM:3266.1M, EPOCH TIME: 1732151768.075497
[11/21 02:16:08    244s] OPERPROF:   Finished NP-Place at level 2, CPU:0.123, REAL:0.033, MEM:3294.4M, EPOCH TIME: 1732151768.108234
[11/21 02:16:08    244s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.207, REAL:0.074, MEM:3198.4M, EPOCH TIME: 1732151768.118446
[11/21 02:16:08    244s] Global placement CDP skipped at cutLevel 9.
[11/21 02:16:08    244s] Iteration  9: Total net bbox = 2.525e+05 (1.32e+05 1.20e+05)
[11/21 02:16:08    244s]               Est.  stn bbox = 3.501e+05 (1.79e+05 1.71e+05)
[11/21 02:16:08    244s]               cpu = 0:00:03.7 real = 0:00:01.0 mem = 3198.4M
[11/21 02:16:09    250s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -5731.6ps stdDelay: 58.5ps
[11/21 02:16:11    255s] nrCritNet: 1.99% ( 168 / 8448 ) cutoffSlk: -5621.0ps stdDelay: 58.5ps
[11/21 02:16:11    255s] Iteration 10: Total net bbox = 2.556e+05 (1.34e+05 1.22e+05)
[11/21 02:16:11    255s]               Est.  stn bbox = 3.534e+05 (1.81e+05 1.73e+05)
[11/21 02:16:11    255s]               cpu = 0:00:10.6 real = 0:00:03.0 mem = 3166.4M
[11/21 02:16:11    255s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3166.4M, EPOCH TIME: 1732151771.857071
[11/21 02:16:11    255s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:11    255s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3166.4M, EPOCH TIME: 1732151771.857525
[11/21 02:16:11    255s] OPERPROF: Starting NP-MAIN at level 1, MEM:3166.4M, EPOCH TIME: 1732151771.858024
[11/21 02:16:11    255s] OPERPROF:   Starting NP-Place at level 2, MEM:3294.4M, EPOCH TIME: 1732151771.898266
[11/21 02:16:12    257s] OPERPROF:   Finished NP-Place at level 2, CPU:2.175, REAL:0.551, MEM:3327.4M, EPOCH TIME: 1732151772.448919
[11/21 02:16:12    257s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.263, REAL:0.607, MEM:3199.4M, EPOCH TIME: 1732151772.464818
[11/21 02:16:12    257s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3199.4M, EPOCH TIME: 1732151772.465362
[11/21 02:16:12    257s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:12    257s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3199.4M, EPOCH TIME: 1732151772.466196
[11/21 02:16:12    257s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3199.4M, EPOCH TIME: 1732151772.466308
[11/21 02:16:12    257s] Starting Early Global Route rough congestion estimation: mem = 3199.4M
[11/21 02:16:12    257s] (I)      Initializing eGR engine (rough)
[11/21 02:16:12    257s] Set min layer with nano route mode ( 1 )
[11/21 02:16:12    257s] Set max layer with nano route mode ( 5 )
[11/21 02:16:12    257s] (I)      Initializing eGR engine (rough)
[11/21 02:16:12    257s] Set min layer with nano route mode ( 1 )
[11/21 02:16:12    257s] Set max layer with nano route mode ( 5 )
[11/21 02:16:12    257s] (I)      Started Early Global Route kernel ( Curr Mem: 3.06 MB )
[11/21 02:16:12    257s] (I)      Running eGR Rough flow
[11/21 02:16:12    257s] (I)      # wire layers (front) : 6
[11/21 02:16:12    257s] (I)      # wire layers (back)  : 0
[11/21 02:16:12    257s] (I)      min wire layer : 1
[11/21 02:16:12    257s] (I)      max wire layer : 5
[11/21 02:16:12    257s] (I)      # cut layers (front) : 5
[11/21 02:16:12    257s] (I)      # cut layers (back)  : 0
[11/21 02:16:12    257s] (I)      min cut layer : 1
[11/21 02:16:12    257s] (I)      max cut layer : 4
[11/21 02:16:12    257s] (I)      ================================ Layers ================================
[11/21 02:16:12    257s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:12    257s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/21 02:16:12    257s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:12    257s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/21 02:16:12    257s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/21 02:16:12    257s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:12    257s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/21 02:16:12    257s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:12    257s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/21 02:16:12    257s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:12    257s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/21 02:16:12    257s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:12    257s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/21 02:16:12    257s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/21 02:16:12    257s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:12    257s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/21 02:16:12    257s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/21 02:16:12    257s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:12    257s] (I)      Started Import and model ( Curr Mem: 3.06 MB )
[11/21 02:16:12    257s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:12    257s] (I)      == Non-default Options ==
[11/21 02:16:12    257s] (I)      Print mode                                         : 2
[11/21 02:16:12    257s] (I)      Stop if highly congested                           : false
[11/21 02:16:12    257s] (I)      Local connection modeling                          : true
[11/21 02:16:12    257s] (I)      Maximum routing layer                              : 5
[11/21 02:16:12    257s] (I)      Minimum routing layer                              : 1
[11/21 02:16:12    257s] (I)      Top routing layer                                  : 5
[11/21 02:16:12    257s] (I)      Bottom routing layer                               : 1
[11/21 02:16:12    257s] (I)      Assign partition pins                              : false
[11/21 02:16:12    257s] (I)      Support large GCell                                : true
[11/21 02:16:12    257s] (I)      Number of threads                                  : 8
[11/21 02:16:12    257s] (I)      Number of rows per GCell                           : 6
[11/21 02:16:12    257s] (I)      Max num rows per GCell                             : 32
[11/21 02:16:12    257s] (I)      Route tie net to shape                             : auto
[11/21 02:16:12    257s] (I)      Method to set GCell size                           : row
[11/21 02:16:12    257s] (I)      Tie hi/lo max distance                             : 41.400000
[11/21 02:16:12    257s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/21 02:16:12    257s] (I)      ============== Pin Summary ==============
[11/21 02:16:12    257s] (I)      +-------+--------+---------+------------+
[11/21 02:16:12    257s] (I)      | Layer | # pins | % total |      Group |
[11/21 02:16:12    257s] (I)      +-------+--------+---------+------------+
[11/21 02:16:12    257s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/21 02:16:12    257s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/21 02:16:12    257s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/21 02:16:12    257s] (I)      |     4 |      0 |    0.00 |      Other |
[11/21 02:16:12    257s] (I)      |     5 |     32 |    0.11 |      Other |
[11/21 02:16:12    257s] (I)      +-------+--------+---------+------------+
[11/21 02:16:12    257s] (I)      Use row-based GCell size
[11/21 02:16:12    257s] (I)      Use row-based GCell align
[11/21 02:16:12    257s] (I)      layer 0 area = 83000
[11/21 02:16:12    257s] (I)      layer 1 area = 67600
[11/21 02:16:12    257s] (I)      layer 2 area = 240000
[11/21 02:16:12    257s] (I)      layer 3 area = 240000
[11/21 02:16:12    257s] (I)      layer 4 area = 4000000
[11/21 02:16:12    257s] (I)      GCell unit size   : 4140
[11/21 02:16:12    257s] (I)      GCell multiplier  : 6
[11/21 02:16:12    257s] (I)      GCell row height  : 4140
[11/21 02:16:12    257s] (I)      Actual row height : 4140
[11/21 02:16:12    257s] (I)      GCell align ref   : 280000 280000
[11/21 02:16:12    257s] (I)      Track table information for default rule: 
[11/21 02:16:12    257s] (I)      met1 has single uniform track structure
[11/21 02:16:12    257s] (I)      met2 has single uniform track structure
[11/21 02:16:12    257s] (I)      met3 has single uniform track structure
[11/21 02:16:12    257s] (I)      met4 has single uniform track structure
[11/21 02:16:12    257s] (I)      met5 has single uniform track structure
[11/21 02:16:12    257s] (I)      =============== Default via ===============
[11/21 02:16:12    257s] (I)      +---+------------------+------------------+
[11/21 02:16:12    257s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/21 02:16:12    257s] (I)      +---+------------------+------------------+
[11/21 02:16:12    257s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/21 02:16:12    257s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/21 02:16:12    257s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/21 02:16:12    257s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/21 02:16:12    257s] (I)      +---+------------------+------------------+
[11/21 02:16:12    257s] (I)      Read 32943 PG shapes
[11/21 02:16:12    257s] (I)      Read 0 clock shapes
[11/21 02:16:12    257s] (I)      Read 0 other shapes
[11/21 02:16:12    257s] (I)      #Routing Blockages  : 0
[11/21 02:16:12    257s] (I)      #Instance Blockages : 117297
[11/21 02:16:12    257s] (I)      #PG Blockages       : 32943
[11/21 02:16:12    257s] (I)      #Halo Blockages     : 0
[11/21 02:16:12    257s] (I)      #Boundary Blockages : 0
[11/21 02:16:12    257s] (I)      #Clock Blockages    : 0
[11/21 02:16:12    257s] (I)      #Other Blockages    : 0
[11/21 02:16:12    257s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 02:16:12    257s] (I)      Custom ignore net properties:
[11/21 02:16:12    257s] (I)      1 : NotLegal
[11/21 02:16:12    257s] (I)      Default ignore net properties:
[11/21 02:16:12    257s] (I)      1 : Special
[11/21 02:16:12    257s] (I)      2 : Analog
[11/21 02:16:12    257s] (I)      3 : Fixed
[11/21 02:16:12    257s] (I)      4 : Skipped
[11/21 02:16:12    257s] (I)      5 : MixedSignal
[11/21 02:16:12    257s] (I)      Prerouted net properties:
[11/21 02:16:12    257s] (I)      1 : NotLegal
[11/21 02:16:12    257s] (I)      2 : Special
[11/21 02:16:12    257s] (I)      3 : Analog
[11/21 02:16:12    257s] (I)      4 : Fixed
[11/21 02:16:12    257s] (I)      5 : Skipped
[11/21 02:16:12    257s] (I)      6 : MixedSignal
[11/21 02:16:12    257s] (I)      Early global route reroute all routable nets
[11/21 02:16:12    257s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 02:16:12    257s] (I)      Read 8447 nets ( ignored 0 )
[11/21 02:16:12    257s] (I)        Front-side 8447 ( ignored 0 )
[11/21 02:16:12    257s] (I)        Back-side  0 ( ignored 0 )
[11/21 02:16:12    257s] (I)        Both-side  0 ( ignored 0 )
[11/21 02:16:12    257s] (I)      early_global_route_priority property id does not exist.
[11/21 02:16:12    257s] (I)      Read Num Blocks=150240  Num Prerouted Wires=0  Num CS=0
[11/21 02:16:12    257s] (I)      Layer 0 (H) : #blockages 114692 : #preroutes 0
[11/21 02:16:12    257s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/21 02:16:12    257s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/21 02:16:12    257s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/21 02:16:12    257s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/21 02:16:12    257s] (I)      Number of ignored nets                =      0
[11/21 02:16:12    257s] (I)      Number of connected nets              =      0
[11/21 02:16:12    257s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 02:16:12    257s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/21 02:16:12    257s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 02:16:12    257s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 02:16:12    257s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 02:16:12    257s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 02:16:12    257s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 02:16:12    257s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/21 02:16:12    257s] (I)      Ndr track 0 does not exist
[11/21 02:16:12    257s] (I)      ---------------------Grid Graph Info--------------------
[11/21 02:16:12    257s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/21 02:16:12    257s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/21 02:16:12    257s] (I)      Site width          :   460  (dbu)
[11/21 02:16:12    257s] (I)      Row height          :  4140  (dbu)
[11/21 02:16:12    257s] (I)      GCell row height    :  4140  (dbu)
[11/21 02:16:12    257s] (I)      GCell width         : 24840  (dbu)
[11/21 02:16:12    257s] (I)      GCell height        : 24840  (dbu)
[11/21 02:16:12    257s] (I)      Grid                :    86    86     5
[11/21 02:16:12    257s] (I)      Layer numbers       :     1     2     3     4     5
[11/21 02:16:12    257s] (I)      Vertical capacity   :     0 24840     0 24840     0
[11/21 02:16:12    257s] (I)      Horizontal capacity : 24840     0 24840     0 24840
[11/21 02:16:12    257s] (I)      Default wire width  :   140   140   300   300  1600
[11/21 02:16:12    257s] (I)      Default wire space  :   140   140   300   300  1600
[11/21 02:16:12    257s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/21 02:16:12    257s] (I)      Default pitch size  :   460   460   610   615  3660
[11/21 02:16:12    257s] (I)      First track coord   :   320   320   620   790  1840
[11/21 02:16:12    257s] (I)      Num tracks per GCell: 54.00 54.00 40.72 40.39  6.79
[11/21 02:16:12    257s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/21 02:16:12    257s] (I)      Num of masks        :     1     1     1     1     1
[11/21 02:16:12    257s] (I)      Num of trim masks   :     0     0     0     0     0
[11/21 02:16:12    257s] (I)      --------------------------------------------------------
[11/21 02:16:12    257s] 
[11/21 02:16:12    257s] (I)      ============ Routing rule table ============
[11/21 02:16:12    257s] (I)      Rule id: 0  Nets: 8415
[11/21 02:16:12    257s] (I)      ========================================
[11/21 02:16:12    257s] (I)      
[11/21 02:16:12    257s] (I)      ======== NDR :  =========
[11/21 02:16:12    257s] (I)      +--------------+--------+
[11/21 02:16:12    257s] (I)      |           ID |      0 |
[11/21 02:16:12    257s] (I)      |         Name |        |
[11/21 02:16:12    257s] (I)      |      Default |    yes |
[11/21 02:16:12    257s] (I)      |  Clk Special |     no |
[11/21 02:16:12    257s] (I)      | Hard spacing |     no |
[11/21 02:16:12    257s] (I)      |    NDR track | (none) |
[11/21 02:16:12    257s] (I)      |      NDR via | (none) |
[11/21 02:16:12    257s] (I)      |  Extra space |      0 |
[11/21 02:16:12    257s] (I)      |      Shields |      0 |
[11/21 02:16:12    257s] (I)      |   Demand (H) |      1 |
[11/21 02:16:12    257s] (I)      |   Demand (V) |      1 |
[11/21 02:16:12    257s] (I)      |        #Nets |   8415 |
[11/21 02:16:12    257s] (I)      +--------------+--------+
[11/21 02:16:12    257s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:12    257s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/21 02:16:12    257s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:12    257s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:12    257s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:12    257s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/21 02:16:12    257s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/21 02:16:12    257s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/21 02:16:12    257s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:12    257s] (I)      =============== Blocked Tracks ===============
[11/21 02:16:12    257s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:12    257s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 02:16:12    257s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:12    257s] (I)      |     1 |  396030 |   158792 |        40.10% |
[11/21 02:16:12    257s] (I)      |     2 |  396030 |   137075 |        34.61% |
[11/21 02:16:12    257s] (I)      |     3 |  298592 |   101690 |        34.06% |
[11/21 02:16:12    257s] (I)      |     4 |  296184 |   114190 |        38.55% |
[11/21 02:16:12    257s] (I)      |     5 |   49794 |    17721 |        35.59% |
[11/21 02:16:12    257s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:12    257s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.07 MB )
[11/21 02:16:12    257s] (I)      Reset routing kernel
[11/21 02:16:12    257s] (I)      numLocalWires=26176  numGlobalNetBranches=6982  numLocalNetBranches=6114
[11/21 02:16:12    257s] (I)      totalPins=29071  totalGlobalPin=10586 (36.41%)
[11/21 02:16:12    257s] (I)      total 2D Cap : 974325 = (498917 H, 475408 V)
[11/21 02:16:12    257s] (I)      total 2D Demand : 1867 = (1867 H, 0 V)
[11/21 02:16:12    257s] (I)      
[11/21 02:16:12    257s] (I)      ============  Phase 1a Route ============
[11/21 02:16:12    257s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 22
[11/21 02:16:12    257s] (I)      Usage: 14041 = (6998 H, 7043 V) = (1.40% H, 1.48% V) = (1.738e+05um H, 1.749e+05um V)
[11/21 02:16:12    257s] (I)      
[11/21 02:16:12    257s] (I)      ============  Phase 1b Route ============
[11/21 02:16:12    257s] (I)      Usage: 14041 = (6998 H, 7043 V) = (1.40% H, 1.48% V) = (1.738e+05um H, 1.749e+05um V)
[11/21 02:16:12    257s] (I)      eGR overflow: 0.09% H + 0.00% V
[11/21 02:16:12    257s] 
[11/21 02:16:12    257s] (I)      Updating congestion map
[11/21 02:16:12    257s] (I)      Overflow after Early Global Route 0.05% H + 0.00% V
[11/21 02:16:12    257s] (I)      Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3.07 MB )
[11/21 02:16:12    257s] Finished Early Global Route rough congestion estimation: mem = 3172.3M
[11/21 02:16:12    257s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.114, REAL:0.097, MEM:3172.3M, EPOCH TIME: 1732151772.563457
[11/21 02:16:12    257s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/21 02:16:12    257s] OPERPROF: Starting CDPad at level 1, MEM:3172.3M, EPOCH TIME: 1732151772.563624
[11/21 02:16:12    257s] CDPadU 0.085 -> 0.085. R=0.058, N=8346, GS=24.840
[11/21 02:16:12    257s] OPERPROF: Finished CDPad at level 1, CPU:0.136, REAL:0.033, MEM:3172.3M, EPOCH TIME: 1732151772.596636
[11/21 02:16:12    257s] OPERPROF: Starting NP-MAIN at level 1, MEM:3172.3M, EPOCH TIME: 1732151772.597210
[11/21 02:16:12    257s] OPERPROF:   Starting NP-Place at level 2, MEM:3273.7M, EPOCH TIME: 1732151772.631944
[11/21 02:16:12    258s] OPERPROF:   Finished NP-Place at level 2, CPU:0.137, REAL:0.034, MEM:3298.2M, EPOCH TIME: 1732151772.665857
[11/21 02:16:12    258s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.222, REAL:0.080, MEM:3202.2M, EPOCH TIME: 1732151772.677144
[11/21 02:16:12    258s] Global placement CDP skipped at cutLevel 11.
[11/21 02:16:12    258s] Iteration 11: Total net bbox = 2.693e+05 (1.44e+05 1.25e+05)
[11/21 02:16:12    258s]               Est.  stn bbox = 3.708e+05 (1.95e+05 1.76e+05)
[11/21 02:16:12    258s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 3202.2M
[11/21 02:16:14    263s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -5576.5ps stdDelay: 58.5ps
[11/21 02:16:16    268s] nrCritNet: 1.80% ( 152 / 8448 ) cutoffSlk: -5569.7ps stdDelay: 58.5ps
[11/21 02:16:16    268s] Iteration 12: Total net bbox = 2.748e+05 (1.47e+05 1.28e+05)
[11/21 02:16:16    268s]               Est.  stn bbox = 3.773e+05 (1.99e+05 1.78e+05)
[11/21 02:16:16    268s]               cpu = 0:00:10.5 real = 0:00:04.0 mem = 3170.2M
[11/21 02:16:16    268s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3170.2M, EPOCH TIME: 1732151776.373207
[11/21 02:16:16    268s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:16    268s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3170.2M, EPOCH TIME: 1732151776.373715
[11/21 02:16:16    268s] OPERPROF: Starting NP-MAIN at level 1, MEM:3170.2M, EPOCH TIME: 1732151776.374192
[11/21 02:16:16    268s] OPERPROF:   Starting NP-Place at level 2, MEM:3298.2M, EPOCH TIME: 1732151776.407719
[11/21 02:16:17    272s] OPERPROF:   Finished NP-Place at level 2, CPU:3.590, REAL:0.765, MEM:3337.7M, EPOCH TIME: 1732151777.172450
[11/21 02:16:17    272s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.672, REAL:0.807, MEM:3209.7M, EPOCH TIME: 1732151777.180853
[11/21 02:16:17    272s] Legalizing MH Cells... 0 / 0 (level 7)
[11/21 02:16:17    272s] MH packer: No MH instances from GP
[11/21 02:16:17    272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3209.7M, DRC: 0)
[11/21 02:16:17    272s] 0 (out of 0) MH cells were successfully legalized.
[11/21 02:16:17    272s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3209.7M, EPOCH TIME: 1732151777.181931
[11/21 02:16:17    272s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:17    272s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3209.7M, EPOCH TIME: 1732151777.182770
[11/21 02:16:17    272s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3209.7M, EPOCH TIME: 1732151777.182880
[11/21 02:16:17    272s] Starting Early Global Route rough congestion estimation: mem = 3209.7M
[11/21 02:16:17    272s] (I)      Initializing eGR engine (rough)
[11/21 02:16:17    272s] Set min layer with nano route mode ( 1 )
[11/21 02:16:17    272s] Set max layer with nano route mode ( 5 )
[11/21 02:16:17    272s] (I)      Initializing eGR engine (rough)
[11/21 02:16:17    272s] Set min layer with nano route mode ( 1 )
[11/21 02:16:17    272s] Set max layer with nano route mode ( 5 )
[11/21 02:16:17    272s] (I)      Started Early Global Route kernel ( Curr Mem: 3.07 MB )
[11/21 02:16:17    272s] (I)      Running eGR Rough flow
[11/21 02:16:17    272s] (I)      # wire layers (front) : 6
[11/21 02:16:17    272s] (I)      # wire layers (back)  : 0
[11/21 02:16:17    272s] (I)      min wire layer : 1
[11/21 02:16:17    272s] (I)      max wire layer : 5
[11/21 02:16:17    272s] (I)      # cut layers (front) : 5
[11/21 02:16:17    272s] (I)      # cut layers (back)  : 0
[11/21 02:16:17    272s] (I)      min cut layer : 1
[11/21 02:16:17    272s] (I)      max cut layer : 4
[11/21 02:16:17    272s] (I)      ================================ Layers ================================
[11/21 02:16:17    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:17    272s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/21 02:16:17    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:17    272s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/21 02:16:17    272s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/21 02:16:17    272s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:17    272s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/21 02:16:17    272s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:17    272s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/21 02:16:17    272s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:17    272s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/21 02:16:17    272s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:17    272s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/21 02:16:17    272s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/21 02:16:17    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:17    272s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/21 02:16:17    272s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/21 02:16:17    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:17    272s] (I)      Started Import and model ( Curr Mem: 3.07 MB )
[11/21 02:16:17    272s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:17    272s] (I)      == Non-default Options ==
[11/21 02:16:17    272s] (I)      Print mode                                         : 2
[11/21 02:16:17    272s] (I)      Stop if highly congested                           : false
[11/21 02:16:17    272s] (I)      Local connection modeling                          : true
[11/21 02:16:17    272s] (I)      Maximum routing layer                              : 5
[11/21 02:16:17    272s] (I)      Minimum routing layer                              : 1
[11/21 02:16:17    272s] (I)      Top routing layer                                  : 5
[11/21 02:16:17    272s] (I)      Bottom routing layer                               : 1
[11/21 02:16:17    272s] (I)      Assign partition pins                              : false
[11/21 02:16:17    272s] (I)      Support large GCell                                : true
[11/21 02:16:17    272s] (I)      Number of threads                                  : 8
[11/21 02:16:17    272s] (I)      Number of rows per GCell                           : 3
[11/21 02:16:17    272s] (I)      Max num rows per GCell                             : 32
[11/21 02:16:17    272s] (I)      Route tie net to shape                             : auto
[11/21 02:16:17    272s] (I)      Method to set GCell size                           : row
[11/21 02:16:17    272s] (I)      Tie hi/lo max distance                             : 41.400000
[11/21 02:16:17    272s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/21 02:16:17    272s] (I)      ============== Pin Summary ==============
[11/21 02:16:17    272s] (I)      +-------+--------+---------+------------+
[11/21 02:16:17    272s] (I)      | Layer | # pins | % total |      Group |
[11/21 02:16:17    272s] (I)      +-------+--------+---------+------------+
[11/21 02:16:17    272s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/21 02:16:17    272s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/21 02:16:17    272s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/21 02:16:17    272s] (I)      |     4 |      0 |    0.00 |      Other |
[11/21 02:16:17    272s] (I)      |     5 |     32 |    0.11 |      Other |
[11/21 02:16:17    272s] (I)      +-------+--------+---------+------------+
[11/21 02:16:17    272s] (I)      Use row-based GCell size
[11/21 02:16:17    272s] (I)      Use row-based GCell align
[11/21 02:16:17    272s] (I)      layer 0 area = 83000
[11/21 02:16:17    272s] (I)      layer 1 area = 67600
[11/21 02:16:17    272s] (I)      layer 2 area = 240000
[11/21 02:16:17    272s] (I)      layer 3 area = 240000
[11/21 02:16:17    272s] (I)      layer 4 area = 4000000
[11/21 02:16:17    272s] (I)      GCell unit size   : 4140
[11/21 02:16:17    272s] (I)      GCell multiplier  : 3
[11/21 02:16:17    272s] (I)      GCell row height  : 4140
[11/21 02:16:17    272s] (I)      Actual row height : 4140
[11/21 02:16:17    272s] (I)      GCell align ref   : 280000 280000
[11/21 02:16:17    272s] (I)      Track table information for default rule: 
[11/21 02:16:17    272s] (I)      met1 has single uniform track structure
[11/21 02:16:17    272s] (I)      met2 has single uniform track structure
[11/21 02:16:17    272s] (I)      met3 has single uniform track structure
[11/21 02:16:17    272s] (I)      met4 has single uniform track structure
[11/21 02:16:17    272s] (I)      met5 has single uniform track structure
[11/21 02:16:17    272s] (I)      =============== Default via ===============
[11/21 02:16:17    272s] (I)      +---+------------------+------------------+
[11/21 02:16:17    272s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/21 02:16:17    272s] (I)      +---+------------------+------------------+
[11/21 02:16:17    272s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/21 02:16:17    272s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/21 02:16:17    272s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/21 02:16:17    272s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/21 02:16:17    272s] (I)      +---+------------------+------------------+
[11/21 02:16:17    272s] (I)      Read 32943 PG shapes
[11/21 02:16:17    272s] (I)      Read 0 clock shapes
[11/21 02:16:17    272s] (I)      Read 0 other shapes
[11/21 02:16:17    272s] (I)      #Routing Blockages  : 0
[11/21 02:16:17    272s] (I)      #Instance Blockages : 117297
[11/21 02:16:17    272s] (I)      #PG Blockages       : 32943
[11/21 02:16:17    272s] (I)      #Halo Blockages     : 0
[11/21 02:16:17    272s] (I)      #Boundary Blockages : 0
[11/21 02:16:17    272s] (I)      #Clock Blockages    : 0
[11/21 02:16:17    272s] (I)      #Other Blockages    : 0
[11/21 02:16:17    272s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 02:16:17    272s] (I)      Custom ignore net properties:
[11/21 02:16:17    272s] (I)      1 : NotLegal
[11/21 02:16:17    272s] (I)      Default ignore net properties:
[11/21 02:16:17    272s] (I)      1 : Special
[11/21 02:16:17    272s] (I)      2 : Analog
[11/21 02:16:17    272s] (I)      3 : Fixed
[11/21 02:16:17    272s] (I)      4 : Skipped
[11/21 02:16:17    272s] (I)      5 : MixedSignal
[11/21 02:16:17    272s] (I)      Prerouted net properties:
[11/21 02:16:17    272s] (I)      1 : NotLegal
[11/21 02:16:17    272s] (I)      2 : Special
[11/21 02:16:17    272s] (I)      3 : Analog
[11/21 02:16:17    272s] (I)      4 : Fixed
[11/21 02:16:17    272s] (I)      5 : Skipped
[11/21 02:16:17    272s] (I)      6 : MixedSignal
[11/21 02:16:17    272s] (I)      Early global route reroute all routable nets
[11/21 02:16:17    272s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 02:16:17    272s] (I)      Read 8447 nets ( ignored 0 )
[11/21 02:16:17    272s] (I)        Front-side 8447 ( ignored 0 )
[11/21 02:16:17    272s] (I)        Back-side  0 ( ignored 0 )
[11/21 02:16:17    272s] (I)        Both-side  0 ( ignored 0 )
[11/21 02:16:17    272s] (I)      early_global_route_priority property id does not exist.
[11/21 02:16:17    272s] (I)      Read Num Blocks=150240  Num Prerouted Wires=0  Num CS=0
[11/21 02:16:17    272s] (I)      Layer 0 (H) : #blockages 114692 : #preroutes 0
[11/21 02:16:17    272s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/21 02:16:17    272s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/21 02:16:17    272s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/21 02:16:17    272s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/21 02:16:17    272s] (I)      Number of ignored nets                =      0
[11/21 02:16:17    272s] (I)      Number of connected nets              =      0
[11/21 02:16:17    272s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 02:16:17    272s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/21 02:16:17    272s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 02:16:17    272s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 02:16:17    272s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 02:16:17    272s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 02:16:17    272s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 02:16:17    272s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/21 02:16:17    272s] (I)      Ndr track 0 does not exist
[11/21 02:16:17    272s] (I)      ---------------------Grid Graph Info--------------------
[11/21 02:16:17    272s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/21 02:16:17    272s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/21 02:16:17    272s] (I)      Site width          :   460  (dbu)
[11/21 02:16:17    272s] (I)      Row height          :  4140  (dbu)
[11/21 02:16:17    272s] (I)      GCell row height    :  4140  (dbu)
[11/21 02:16:17    272s] (I)      GCell width         : 12420  (dbu)
[11/21 02:16:17    272s] (I)      GCell height        : 12420  (dbu)
[11/21 02:16:17    272s] (I)      Grid                :   171   171     5
[11/21 02:16:17    272s] (I)      Layer numbers       :     1     2     3     4     5
[11/21 02:16:17    272s] (I)      Vertical capacity   :     0 12420     0 12420     0
[11/21 02:16:17    272s] (I)      Horizontal capacity : 12420     0 12420     0 12420
[11/21 02:16:17    272s] (I)      Default wire width  :   140   140   300   300  1600
[11/21 02:16:17    272s] (I)      Default wire space  :   140   140   300   300  1600
[11/21 02:16:17    272s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/21 02:16:17    272s] (I)      Default pitch size  :   460   460   610   615  3660
[11/21 02:16:17    272s] (I)      First track coord   :   320   320   620   790  1840
[11/21 02:16:17    272s] (I)      Num tracks per GCell: 27.00 27.00 20.36 20.20  3.39
[11/21 02:16:17    272s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/21 02:16:17    272s] (I)      Num of masks        :     1     1     1     1     1
[11/21 02:16:17    272s] (I)      Num of trim masks   :     0     0     0     0     0
[11/21 02:16:17    272s] (I)      --------------------------------------------------------
[11/21 02:16:17    272s] 
[11/21 02:16:17    272s] (I)      ============ Routing rule table ============
[11/21 02:16:17    272s] (I)      Rule id: 0  Nets: 8415
[11/21 02:16:17    272s] (I)      ========================================
[11/21 02:16:17    272s] (I)      
[11/21 02:16:17    272s] (I)      ======== NDR :  =========
[11/21 02:16:17    272s] (I)      +--------------+--------+
[11/21 02:16:17    272s] (I)      |           ID |      0 |
[11/21 02:16:17    272s] (I)      |         Name |        |
[11/21 02:16:17    272s] (I)      |      Default |    yes |
[11/21 02:16:17    272s] (I)      |  Clk Special |     no |
[11/21 02:16:17    272s] (I)      | Hard spacing |     no |
[11/21 02:16:17    272s] (I)      |    NDR track | (none) |
[11/21 02:16:17    272s] (I)      |      NDR via | (none) |
[11/21 02:16:17    272s] (I)      |  Extra space |      0 |
[11/21 02:16:17    272s] (I)      |      Shields |      0 |
[11/21 02:16:17    272s] (I)      |   Demand (H) |      1 |
[11/21 02:16:17    272s] (I)      |   Demand (V) |      1 |
[11/21 02:16:17    272s] (I)      |        #Nets |   8415 |
[11/21 02:16:17    272s] (I)      +--------------+--------+
[11/21 02:16:17    272s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:17    272s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/21 02:16:17    272s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:17    272s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:17    272s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:17    272s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/21 02:16:17    272s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/21 02:16:17    272s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/21 02:16:17    272s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:17    272s] (I)      =============== Blocked Tracks ===============
[11/21 02:16:17    272s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:17    272s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 02:16:17    272s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:17    272s] (I)      |     1 |  787455 |   308137 |        39.13% |
[11/21 02:16:17    272s] (I)      |     2 |  787455 |   264494 |        33.59% |
[11/21 02:16:17    272s] (I)      |     3 |  593712 |   184515 |        31.08% |
[11/21 02:16:17    272s] (I)      |     4 |  588924 |   222941 |        37.86% |
[11/21 02:16:17    272s] (I)      |     5 |   99009 |    34317 |        34.66% |
[11/21 02:16:17    272s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:17    272s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 3.07 MB )
[11/21 02:16:17    272s] (I)      Reset routing kernel
[11/21 02:16:17    272s] (I)      numLocalWires=17310  numGlobalNetBranches=4572  numLocalNetBranches=4092
[11/21 02:16:17    272s] (I)      totalPins=29071  totalGlobalPin=16526 (56.85%)
[11/21 02:16:17    272s] (I)      total 2D Cap : 1931630 = (988396 H, 943234 V)
[11/21 02:16:17    272s] (I)      total 2D Demand : 2982 = (2982 H, 0 V)
[11/21 02:16:17    272s] (I)      
[11/21 02:16:17    272s] (I)      ============  Phase 1a Route ============
[11/21 02:16:17    272s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 02:16:17    272s] (I)      Usage: 28996 = (14768 H, 14228 V) = (1.49% H, 1.51% V) = (1.834e+05um H, 1.767e+05um V)
[11/21 02:16:17    272s] (I)      
[11/21 02:16:17    272s] (I)      ============  Phase 1b Route ============
[11/21 02:16:17    272s] (I)      Usage: 28999 = (14768 H, 14231 V) = (1.49% H, 1.51% V) = (1.834e+05um H, 1.767e+05um V)
[11/21 02:16:17    272s] (I)      eGR overflow: 0.03% H + 0.00% V
[11/21 02:16:17    272s] 
[11/21 02:16:17    272s] (I)      Updating congestion map
[11/21 02:16:17    272s] (I)      Overflow after Early Global Route 0.02% H + 0.00% V
[11/21 02:16:17    272s] (I)      Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.11 sec, Curr Mem: 3.08 MB )
[11/21 02:16:17    272s] Finished Early Global Route rough congestion estimation: mem = 3182.9M
[11/21 02:16:17    272s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.150, REAL:0.126, MEM:3182.9M, EPOCH TIME: 1732151777.308641
[11/21 02:16:17    272s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/21 02:16:17    272s] OPERPROF: Starting CDPad at level 1, MEM:3182.9M, EPOCH TIME: 1732151777.308802
[11/21 02:16:17    272s] CDPadU 0.085 -> 0.085. R=0.058, N=8346, GS=12.420
[11/21 02:16:17    272s] OPERPROF: Finished CDPad at level 1, CPU:0.232, REAL:0.048, MEM:3182.9M, EPOCH TIME: 1732151777.356418
[11/21 02:16:17    272s] OPERPROF: Starting NP-MAIN at level 1, MEM:3182.9M, EPOCH TIME: 1732151777.357003
[11/21 02:16:17    272s] OPERPROF:   Starting NP-Place at level 2, MEM:3280.9M, EPOCH TIME: 1732151777.385291
[11/21 02:16:17    272s] OPERPROF:   Finished NP-Place at level 2, CPU:0.131, REAL:0.036, MEM:3305.4M, EPOCH TIME: 1732151777.420969
[11/21 02:16:17    272s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.200, REAL:0.073, MEM:3209.4M, EPOCH TIME: 1732151777.429989
[11/21 02:16:17    272s] Global placement CDP skipped at cutLevel 13.
[11/21 02:16:17    272s] Iteration 13: Total net bbox = 2.759e+05 (1.48e+05 1.28e+05)
[11/21 02:16:17    272s]               Est.  stn bbox = 3.781e+05 (2.00e+05 1.78e+05)
[11/21 02:16:17    272s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 3209.4M
[11/21 02:16:17    272s] Iteration 14: Total net bbox = 2.759e+05 (1.48e+05 1.28e+05)
[11/21 02:16:17    272s]               Est.  stn bbox = 3.781e+05 (2.00e+05 1.78e+05)
[11/21 02:16:17    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3209.4M
[11/21 02:16:17    272s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3209.4M, EPOCH TIME: 1732151777.458526
[11/21 02:16:17    272s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/21 02:16:17    272s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3209.4M, EPOCH TIME: 1732151777.459331
[11/21 02:16:17    272s] Legalizing MH Cells... 0 / 0 (level 10)
[11/21 02:16:17    272s] MH packer: No MH instances from GP
[11/21 02:16:17    272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3209.4M, DRC: 0)
[11/21 02:16:17    272s] 0 (out of 0) MH cells were successfully legalized.
[11/21 02:16:17    272s] OPERPROF: Starting NP-MAIN at level 1, MEM:3209.4M, EPOCH TIME: 1732151777.459812
[11/21 02:16:17    273s] OPERPROF:   Starting NP-Place at level 2, MEM:3305.4M, EPOCH TIME: 1732151777.492711
[11/21 02:16:18    278s] GP RA stats: MHOnly 0 nrInst 8346 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/21 02:16:19    280s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3572.9M, EPOCH TIME: 1732151779.097387
[11/21 02:16:19    280s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3584.9M, EPOCH TIME: 1732151779.097640
[11/21 02:16:19    280s] OPERPROF:   Finished NP-Place at level 2, CPU:7.489, REAL:1.606, MEM:3360.9M, EPOCH TIME: 1732151779.099008
[11/21 02:16:19    280s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.563, REAL:1.647, MEM:3232.9M, EPOCH TIME: 1732151779.106900
[11/21 02:16:19    280s] Iteration 15: Total net bbox = 2.978e+05 (1.59e+05 1.39e+05)
[11/21 02:16:19    280s]               Est.  stn bbox = 3.981e+05 (2.10e+05 1.88e+05)
[11/21 02:16:19    280s]               cpu = 0:00:07.6 real = 0:00:02.0 mem = 3232.9M
[11/21 02:16:19    280s] [adp] clock
[11/21 02:16:19    280s] [adp] weight, nr nets, wire length
[11/21 02:16:19    280s] [adp]      0        2  6252.961000
[11/21 02:16:19    280s] [adp] data
[11/21 02:16:19    280s] [adp] weight, nr nets, wire length
[11/21 02:16:19    280s] [adp]      0     8446  291499.725000
[11/21 02:16:19    280s] [adp] 0.000000|0.000000|0.000000
[11/21 02:16:19    280s] Iteration 16: Total net bbox = 2.978e+05 (1.59e+05 1.39e+05)
[11/21 02:16:19    280s]               Est.  stn bbox = 3.981e+05 (2.10e+05 1.88e+05)
[11/21 02:16:19    280s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3232.9M
[11/21 02:16:19    280s] *** cost = 2.978e+05 (1.59e+05 1.39e+05) (cpu for global=0:00:57.3) real=0:00:19.0***
[11/21 02:16:19    280s] Placement multithread real runtime: 0:00:19.0 with 8 threads.
[11/21 02:16:19    280s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[11/21 02:16:19    280s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3232.9M, EPOCH TIME: 1732151779.144429
[11/21 02:16:19    280s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3232.9M, EPOCH TIME: 1732151779.144512
[11/21 02:16:19    280s] Saved padding area to DB
[11/21 02:16:19    280s] Cell fpga_top LLGs are deleted
[11/21 02:16:19    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:19    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:19    280s] # Resetting pin-track-align track data.
[11/21 02:16:19    280s] Solver runtime cpu: 0:00:20.9 real: 0:00:04.8
[11/21 02:16:19    280s] Core Placement runtime cpu: 0:00:23.5 real: 0:00:07.0
[11/21 02:16:19    280s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3232.9M, EPOCH TIME: 1732151779.148880
[11/21 02:16:19    280s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3232.9M, EPOCH TIME: 1732151779.148967
[11/21 02:16:19    280s] Processing tracks to init pin-track alignment.
[11/21 02:16:19    280s] z: 2, totalTracks: 1
[11/21 02:16:19    280s] z: 4, totalTracks: 1
[11/21 02:16:19    280s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 02:16:19    280s] Cell fpga_top LLGs are deleted
[11/21 02:16:19    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:19    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:19    280s] # Building fpga_top llgBox search-tree.
[11/21 02:16:19    280s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3232.9M, EPOCH TIME: 1732151779.152384
[11/21 02:16:19    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:19    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:19    280s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3232.9M, EPOCH TIME: 1732151779.152644
[11/21 02:16:19    280s] Max number of tech site patterns supported in site array is 256.
[11/21 02:16:19    280s] Core basic site is CoreSite
[11/21 02:16:19    280s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 02:16:19    280s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 02:16:19    280s] Fast DP-INIT is on for default
[11/21 02:16:19    280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 02:16:19    280s] Atter site array init, number of instance map data is 0.
[11/21 02:16:19    280s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.028, REAL:0.010, MEM:3232.9M, EPOCH TIME: 1732151779.162785
[11/21 02:16:19    280s] 
[11/21 02:16:19    280s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/21 02:16:19    280s] OPERPROF:       Starting CMU at level 4, MEM:3232.9M, EPOCH TIME: 1732151779.165549
[11/21 02:16:19    280s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.001, MEM:3232.9M, EPOCH TIME: 1732151779.166462
[11/21 02:16:19    280s] 
[11/21 02:16:19    280s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 02:16:19    280s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.035, REAL:0.015, MEM:3232.9M, EPOCH TIME: 1732151779.167835
[11/21 02:16:19    280s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3232.9M, EPOCH TIME: 1732151779.167886
[11/21 02:16:19    280s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3232.9M, EPOCH TIME: 1732151779.168052
[11/21 02:16:19    280s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3232.9MB).
[11/21 02:16:19    280s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.048, REAL:0.026, MEM:3232.9M, EPOCH TIME: 1732151779.174559
[11/21 02:16:19    280s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.049, REAL:0.026, MEM:3232.9M, EPOCH TIME: 1732151779.174613
[11/21 02:16:19    280s] TDRefine: refinePlace mode is spiral
[11/21 02:16:19    280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.691921.1
[11/21 02:16:19    280s] OPERPROF: Starting Refine-Place at level 1, MEM:3232.9M, EPOCH TIME: 1732151779.174753
[11/21 02:16:19    280s] *** Starting refinePlace (0:04:41 mem=3232.9M) ***
[11/21 02:16:19    280s] Total net bbox length = 2.978e+05 (1.586e+05 1.392e+05) (ext = 7.132e+04)
[11/21 02:16:19    280s] 
[11/21 02:16:19    280s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/21 02:16:19    280s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 02:16:19    280s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:19    280s] Set min layer with nano route mode ( 1 )
[11/21 02:16:19    280s] Set max layer with nano route mode ( 5 )
[11/21 02:16:19    280s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:19    280s] Set min layer with nano route mode ( 1 )
[11/21 02:16:19    280s] Set max layer with nano route mode ( 5 )
[11/21 02:16:19    280s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3232.9M, EPOCH TIME: 1732151779.188095
[11/21 02:16:19    280s] Starting refinePlace ...
[11/21 02:16:19    280s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:19    280s] Set min layer with nano route mode ( 1 )
[11/21 02:16:19    280s] Set max layer with nano route mode ( 5 )
[11/21 02:16:19    280s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:19    280s] Set min layer with nano route mode ( 1 )
[11/21 02:16:19    280s] Set max layer with nano route mode ( 5 )
[11/21 02:16:19    280s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3360.9M, EPOCH TIME: 1732151779.209284
[11/21 02:16:19    280s] DDP initSite1 nrRow 376 nrJob 376
[11/21 02:16:19    280s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3360.9M, EPOCH TIME: 1732151779.209391
[11/21 02:16:19    280s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.002, REAL:0.000, MEM:3360.9M, EPOCH TIME: 1732151779.209685
[11/21 02:16:19    280s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3360.9M, EPOCH TIME: 1732151779.209730
[11/21 02:16:19    280s] DDP markSite nrRow 376 nrJob 376
[11/21 02:16:19    280s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:3360.9M, EPOCH TIME: 1732151779.210182
[11/21 02:16:19    280s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:3360.9M, EPOCH TIME: 1732151779.210219
[11/21 02:16:19    280s]   Spread Effort: high, standalone mode, useDDP on.
[11/21 02:16:19    280s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3232.9MB) @(0:04:41 - 0:04:41).
[11/21 02:16:19    280s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 02:16:19    280s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3232.9M, EPOCH TIME: 1732151779.212988
[11/21 02:16:19    280s] Tweakage: fix icg 1, fix clk 0.
[11/21 02:16:19    280s] Tweakage: density cost 0, scale 0.4.
[11/21 02:16:19    280s] Tweakage: activity cost 0, scale 1.0.
[11/21 02:16:19    280s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3328.9M, EPOCH TIME: 1732151779.223742
[11/21 02:16:19    280s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3328.9M, EPOCH TIME: 1732151779.228318
[11/21 02:16:19    280s] Tweakage swap 1083 pairs.
[11/21 02:16:19    280s] Tweakage perm 234 insts, flip 3273 insts.
[11/21 02:16:19    280s] Tweakage perm 89 insts, flip 288 insts.
[11/21 02:16:19    281s] Tweakage swap 299 pairs.
[11/21 02:16:19    281s] Tweakage perm 55 insts, flip 172 insts.
[11/21 02:16:19    281s] Tweakage perm 8 insts, flip 18 insts.
[11/21 02:16:19    281s] Tweakage swap 355 pairs.
[11/21 02:16:19    281s] Tweakage swap 65 pairs.
[11/21 02:16:20    281s] Tweakage perm 99 insts, flip 766 insts.
[11/21 02:16:20    281s] Tweakage perm 15 insts, flip 59 insts.
[11/21 02:16:20    281s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.129, REAL:0.913, MEM:4326.9M, EPOCH TIME: 1732151780.141718
[11/21 02:16:20    281s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.134, REAL:0.919, MEM:4326.9M, EPOCH TIME: 1732151780.142818
[11/21 02:16:20    281s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.269, REAL:0.950, MEM:3208.9M, EPOCH TIME: 1732151780.162506
[11/21 02:16:20    281s] Move report: Congestion aware Tweak moves 6783 insts, mean move: 3.29 um, max move: 53.79 um 
[11/21 02:16:20    281s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/INVX1_60_): (1069.66, 1002.80) --> (1030.72, 987.94)
[11/21 02:16:20    281s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.3, real=0:00:01.0, mem=3208.9mb) @(0:04:41 - 0:04:42).
[11/21 02:16:20    281s] 
[11/21 02:16:20    281s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/21 02:16:20    281s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f7bad504be0.
[11/21 02:16:20    281s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 2 thread pools are available.
[11/21 02:16:20    282s] Move report: legalization moves 1591 insts, mean move: 0.96 um, max move: 8.28 um spiral
[11/21 02:16:20    282s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_60_): (941.02, 1008.64) --> (945.16, 1004.50)
[11/21 02:16:20    282s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/21 02:16:20    282s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 02:16:20    282s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3308.0MB) @(0:04:42 - 0:04:42).
[11/21 02:16:20    282s] Move report: Detail placement moves 8346 insts, mean move: 2.86 um, max move: 53.79 um 
[11/21 02:16:20    282s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/INVX1_60_): (1069.66, 1002.80) --> (1030.72, 987.94)
[11/21 02:16:20    282s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3308.0MB
[11/21 02:16:20    282s] Statistics of distance of Instance movement in refine placement:
[11/21 02:16:20    282s]   maximum (X+Y) =        53.79 um
[11/21 02:16:20    282s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/INVX1_60_) with max move: (1069.66, 1002.8) -> (1030.72, 987.94)
[11/21 02:16:20    282s]   mean    (X+Y) =         2.86 um
[11/21 02:16:20    282s] Summary Report:
[11/21 02:16:20    282s] Instances move: 8346 (out of 8346 movable)
[11/21 02:16:20    282s] Instances flipped: 0
[11/21 02:16:20    282s] Mean displacement: 2.86 um
[11/21 02:16:20    282s] Max displacement: 53.79 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_4/INVX1_60_) (1069.66, 1002.8) -> (1030.72, 987.94)
[11/21 02:16:20    282s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/21 02:16:20    282s] Total instances moved : 8346
[11/21 02:16:20    282s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.536, REAL:1.097, MEM:3308.0M, EPOCH TIME: 1732151780.285013
[11/21 02:16:20    282s] Total net bbox length = 2.870e+05 (1.492e+05 1.378e+05) (ext = 7.141e+04)
[11/21 02:16:20    282s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3308.0MB
[11/21 02:16:20    282s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=3308.0MB) @(0:04:41 - 0:04:42).
[11/21 02:16:20    282s] *** Finished refinePlace (0:04:42 mem=3308.0M) ***
[11/21 02:16:20    282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.691921.1
[11/21 02:16:20    282s] OPERPROF: Finished Refine-Place at level 1, CPU:1.553, REAL:1.115, MEM:3308.0M, EPOCH TIME: 1732151780.289529
[11/21 02:16:20    282s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3308.0M, EPOCH TIME: 1732151780.289601
[11/21 02:16:20    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/21 02:16:20    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] Cell fpga_top LLGs are deleted
[11/21 02:16:20    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] # Resetting pin-track-align track data.
[11/21 02:16:20    282s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.015, REAL:0.012, MEM:3328.0M, EPOCH TIME: 1732151780.301545
[11/21 02:16:20    282s] *** End of Placement (cpu=0:01:02, real=0:00:22.0, mem=3328.0M) ***
[11/21 02:16:20    282s] Processing tracks to init pin-track alignment.
[11/21 02:16:20    282s] z: 2, totalTracks: 1
[11/21 02:16:20    282s] z: 4, totalTracks: 1
[11/21 02:16:20    282s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 02:16:20    282s] Cell fpga_top LLGs are deleted
[11/21 02:16:20    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] # Building fpga_top llgBox search-tree.
[11/21 02:16:20    282s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3328.0M, EPOCH TIME: 1732151780.304812
[11/21 02:16:20    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3328.0M, EPOCH TIME: 1732151780.304909
[11/21 02:16:20    282s] Max number of tech site patterns supported in site array is 256.
[11/21 02:16:20    282s] Core basic site is CoreSite
[11/21 02:16:20    282s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 02:16:20    282s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 02:16:20    282s] Fast DP-INIT is on for default
[11/21 02:16:20    282s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 02:16:20    282s] Atter site array init, number of instance map data is 0.
[11/21 02:16:20    282s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.024, REAL:0.009, MEM:3328.0M, EPOCH TIME: 1732151780.314349
[11/21 02:16:20    282s] 
[11/21 02:16:20    282s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/21 02:16:20    282s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.013, MEM:3328.0M, EPOCH TIME: 1732151780.318070
[11/21 02:16:20    282s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:3328.0M, EPOCH TIME: 1732151780.322895
[11/21 02:16:20    282s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3328.0M, EPOCH TIME: 1732151780.324338
[11/21 02:16:20    282s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.020, REAL:0.004, MEM:3328.0M, EPOCH TIME: 1732151780.328526
[11/21 02:16:20    282s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/21 02:16:20    282s] Density distribution unevenness ratio = 86.964%
[11/21 02:16:20    282s] Density distribution unevenness ratio (U70) = 0.000%
[11/21 02:16:20    282s] Density distribution unevenness ratio (U80) = 0.000%
[11/21 02:16:20    282s] Density distribution unevenness ratio (U90) = 0.000%
[11/21 02:16:20    282s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.022, REAL:0.006, MEM:3328.0M, EPOCH TIME: 1732151780.328654
[11/21 02:16:20    282s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3328.0M, EPOCH TIME: 1732151780.328689
[11/21 02:16:20    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] Cell fpga_top LLGs are deleted
[11/21 02:16:20    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 02:16:20    282s] # Resetting pin-track-align track data.
[11/21 02:16:20    282s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.008, REAL:0.004, MEM:3328.0M, EPOCH TIME: 1732151780.332321
[11/21 02:16:20    282s] *** Free Virtual Timing Model ...(mem=3328.0M)
[11/21 02:16:20    282s] **INFO: Enable pre-place timing setting for timing analysis
[11/21 02:16:20    282s] Set Using Default Delay Limit as 101.
[11/21 02:16:20    282s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/21 02:16:20    282s] Set Default Net Delay as 0 ps.
[11/21 02:16:20    282s] Set Default Net Load as 0 pF. 
[11/21 02:16:20    282s] **INFO: Analyzing IO path groups for slack adjustment
[11/21 02:16:20    282s] Effort level <high> specified for reg2reg_tmp.691921 path_group
[11/21 02:16:20    282s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 02:16:20    282s] #################################################################################
[11/21 02:16:20    282s] # Design Stage: PreRoute
[11/21 02:16:20    282s] # Design Name: fpga_top
[11/21 02:16:20    282s] # Design Mode: 130nm
[11/21 02:16:20    282s] # Analysis Mode: MMMC Non-OCV 
[11/21 02:16:20    282s] # Parasitics Mode: No SPEF/RCDB 
[11/21 02:16:20    282s] # Signoff Settings: SI Off 
[11/21 02:16:20    282s] #################################################################################
[11/21 02:16:20    282s] Topological Sorting (REAL = 0:00:00.0, MEM = 3316.4M, InitMEM = 3316.4M)
[11/21 02:16:20    282s] Calculate delays in BcWc mode...
[11/21 02:16:20    282s] Start delay calculation (fullDC) (8 T). (MEM=3316.44)
[11/21 02:16:20    282s] End AAE Lib Interpolated Model. (MEM=3327.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 02:16:21    284s] Total number of fetched objects 10517
[11/21 02:16:21    284s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 02:16:21    284s] End delay calculation. (MEM=3688.9 CPU=0:00:01.1 REAL=0:00:01.0)
[11/21 02:16:21    284s] End delay calculation (fullDC). (MEM=3688.9 CPU=0:00:01.4 REAL=0:00:01.0)
[11/21 02:16:21    284s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 3688.9M) ***
[11/21 02:16:22    285s] **INFO: Disable pre-place timing setting for timing analysis
[11/21 02:16:22    285s] Set Using Default Delay Limit as 1000.
[11/21 02:16:22    285s] Set Default Net Delay as 1000 ps.
[11/21 02:16:22    285s] Set Default Net Load as 0.5 pF. 
[11/21 02:16:22    285s] Info: Disable timing driven in postCTS congRepair.
[11/21 02:16:22    285s] 
[11/21 02:16:22    285s] Starting congRepair ...
[11/21 02:16:22    285s] User Input Parameters:
[11/21 02:16:22    285s] - Congestion Driven    : On
[11/21 02:16:22    285s] - Timing Driven        : Off
[11/21 02:16:22    285s] - Area-Violation Based : On
[11/21 02:16:22    285s] - Start Rollback Level : -5
[11/21 02:16:22    285s] - Legalized            : On
[11/21 02:16:22    285s] - Window Based         : Off
[11/21 02:16:22    285s] - eDen incr mode       : Off
[11/21 02:16:22    285s] - Small incr mode      : Off
[11/21 02:16:22    285s] 
[11/21 02:16:22    285s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3679.4M, EPOCH TIME: 1732151782.952451
[11/21 02:16:22    285s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3679.4M, EPOCH TIME: 1732151782.952522
[11/21 02:16:22    285s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3679.4M, EPOCH TIME: 1732151782.952879
[11/21 02:16:22    285s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:3679.4M, EPOCH TIME: 1732151782.958887
[11/21 02:16:22    285s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3679.4M, EPOCH TIME: 1732151782.958978
[11/21 02:16:22    285s] Starting Early Global Route congestion estimation: mem = 3679.4M
[11/21 02:16:22    285s] (I)      Initializing eGR engine (regular)
[11/21 02:16:22    285s] Set min layer with nano route mode ( 1 )
[11/21 02:16:22    285s] Set max layer with nano route mode ( 5 )
[11/21 02:16:22    285s] (I)      Initializing eGR engine (regular)
[11/21 02:16:22    285s] Set min layer with nano route mode ( 1 )
[11/21 02:16:22    285s] Set max layer with nano route mode ( 5 )
[11/21 02:16:22    285s] (I)      Started Early Global Route kernel ( Curr Mem: 3.08 MB )
[11/21 02:16:22    285s] (I)      Running eGR Regular flow
[11/21 02:16:22    285s] (I)      # wire layers (front) : 6
[11/21 02:16:22    285s] (I)      # wire layers (back)  : 0
[11/21 02:16:22    285s] (I)      min wire layer : 1
[11/21 02:16:22    285s] (I)      max wire layer : 5
[11/21 02:16:22    285s] (I)      # cut layers (front) : 5
[11/21 02:16:22    285s] (I)      # cut layers (back)  : 0
[11/21 02:16:22    285s] (I)      min cut layer : 1
[11/21 02:16:22    285s] (I)      max cut layer : 4
[11/21 02:16:22    285s] (I)      ================================ Layers ================================
[11/21 02:16:22    285s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:22    285s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/21 02:16:22    285s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:22    285s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/21 02:16:22    285s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/21 02:16:22    285s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:22    285s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/21 02:16:22    285s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/21 02:16:22    285s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/21 02:16:22    285s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:22    285s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/21 02:16:22    285s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/21 02:16:22    285s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/21 02:16:22    285s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/21 02:16:22    285s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:22    285s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/21 02:16:22    285s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/21 02:16:22    285s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/21 02:16:22    285s] (I)      Started Import and model ( Curr Mem: 3.08 MB )
[11/21 02:16:22    285s] (I)      Default pattern map key = fpga_top_default.
[11/21 02:16:22    285s] (I)      == Non-default Options ==
[11/21 02:16:22    285s] (I)      Maximum routing layer                              : 5
[11/21 02:16:22    285s] (I)      Minimum routing layer                              : 1
[11/21 02:16:22    285s] (I)      Top routing layer                                  : 5
[11/21 02:16:22    285s] (I)      Bottom routing layer                               : 1
[11/21 02:16:22    285s] (I)      Number of threads                                  : 8
[11/21 02:16:22    285s] (I)      Route tie net to shape                             : auto
[11/21 02:16:22    285s] (I)      Use non-blocking free Dbs wires                    : false
[11/21 02:16:22    285s] (I)      Method to set GCell size                           : row
[11/21 02:16:22    285s] (I)      Tie hi/lo max distance                             : 41.400000
[11/21 02:16:22    285s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/21 02:16:22    285s] (I)      ============== Pin Summary ==============
[11/21 02:16:22    285s] (I)      +-------+--------+---------+------------+
[11/21 02:16:22    285s] (I)      | Layer | # pins | % total |      Group |
[11/21 02:16:22    285s] (I)      +-------+--------+---------+------------+
[11/21 02:16:22    285s] (I)      |     1 |  30358 |   99.27 |        Pin |
[11/21 02:16:22    285s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/21 02:16:22    285s] (I)      |     3 |    192 |    0.63 | Pin access |
[11/21 02:16:22    285s] (I)      |     4 |      0 |    0.00 |      Other |
[11/21 02:16:22    285s] (I)      |     5 |     32 |    0.10 |      Other |
[11/21 02:16:22    285s] (I)      +-------+--------+---------+------------+
[11/21 02:16:22    285s] (I)      Use row-based GCell size
[11/21 02:16:22    285s] (I)      Use row-based GCell align
[11/21 02:16:22    285s] (I)      layer 0 area = 83000
[11/21 02:16:22    285s] (I)      layer 1 area = 67600
[11/21 02:16:22    285s] (I)      layer 2 area = 240000
[11/21 02:16:22    285s] (I)      layer 3 area = 240000
[11/21 02:16:22    285s] (I)      layer 4 area = 4000000
[11/21 02:16:22    285s] (I)      GCell unit size   : 4140
[11/21 02:16:22    285s] (I)      GCell multiplier  : 1
[11/21 02:16:22    285s] (I)      GCell row height  : 4140
[11/21 02:16:22    285s] (I)      Actual row height : 4140
[11/21 02:16:22    285s] (I)      GCell align ref   : 280000 280000
[11/21 02:16:22    285s] [NR-eGR] Track table information for default rule: 
[11/21 02:16:22    285s] [NR-eGR] met1 has single uniform track structure
[11/21 02:16:22    285s] [NR-eGR] met2 has single uniform track structure
[11/21 02:16:22    285s] [NR-eGR] met3 has single uniform track structure
[11/21 02:16:22    285s] [NR-eGR] met4 has single uniform track structure
[11/21 02:16:22    285s] [NR-eGR] met5 has single uniform track structure
[11/21 02:16:22    285s] (I)      =============== Default via ===============
[11/21 02:16:22    285s] (I)      +---+------------------+------------------+
[11/21 02:16:22    285s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/21 02:16:22    285s] (I)      +---+------------------+------------------+
[11/21 02:16:22    285s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/21 02:16:22    285s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/21 02:16:22    285s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/21 02:16:22    285s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/21 02:16:22    285s] (I)      +---+------------------+------------------+
[11/21 02:16:23    285s] [NR-eGR] Read 32943 PG shapes
[11/21 02:16:23    285s] [NR-eGR] Read 0 clock shapes
[11/21 02:16:23    285s] [NR-eGR] Read 0 other shapes
[11/21 02:16:23    285s] [NR-eGR] #Routing Blockages  : 0
[11/21 02:16:23    285s] [NR-eGR] #Instance Blockages : 117297
[11/21 02:16:23    285s] [NR-eGR] #PG Blockages       : 32943
[11/21 02:16:23    285s] [NR-eGR] #Halo Blockages     : 0
[11/21 02:16:23    285s] [NR-eGR] #Boundary Blockages : 0
[11/21 02:16:23    285s] [NR-eGR] #Clock Blockages    : 0
[11/21 02:16:23    285s] [NR-eGR] #Other Blockages    : 0
[11/21 02:16:23    285s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 02:16:23    285s] (I)      Custom ignore net properties:
[11/21 02:16:23    285s] (I)      1 : NotLegal
[11/21 02:16:23    285s] (I)      Default ignore net properties:
[11/21 02:16:23    285s] (I)      1 : Special
[11/21 02:16:23    285s] (I)      2 : Analog
[11/21 02:16:23    285s] (I)      3 : Fixed
[11/21 02:16:23    285s] (I)      4 : Skipped
[11/21 02:16:23    285s] (I)      5 : MixedSignal
[11/21 02:16:23    285s] (I)      Prerouted net properties:
[11/21 02:16:23    285s] (I)      1 : NotLegal
[11/21 02:16:23    285s] (I)      2 : Special
[11/21 02:16:23    285s] (I)      3 : Analog
[11/21 02:16:23    285s] (I)      4 : Fixed
[11/21 02:16:23    285s] (I)      5 : Skipped
[11/21 02:16:23    285s] (I)      6 : MixedSignal
[11/21 02:16:23    285s] [NR-eGR] Early global route reroute all routable nets
[11/21 02:16:23    285s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 02:16:23    285s] [NR-eGR] Read 8447 nets ( ignored 0 )
[11/21 02:16:23    285s] (I)        Front-side 8447 ( ignored 0 )
[11/21 02:16:23    285s] (I)        Back-side  0 ( ignored 0 )
[11/21 02:16:23    285s] (I)        Both-side  0 ( ignored 0 )
[11/21 02:16:23    285s] (I)      early_global_route_priority property id does not exist.
[11/21 02:16:23    286s] (I)      Read Num Blocks=150240  Num Prerouted Wires=0  Num CS=0
[11/21 02:16:23    286s] (I)      Layer 0 (H) : #blockages 114692 : #preroutes 0
[11/21 02:16:23    286s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/21 02:16:23    286s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/21 02:16:23    286s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/21 02:16:23    286s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/21 02:16:23    286s] (I)      Number of ignored nets                =      0
[11/21 02:16:23    286s] (I)      Number of connected nets              =      0
[11/21 02:16:23    286s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 02:16:23    286s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/21 02:16:23    286s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 02:16:23    286s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 02:16:23    286s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 02:16:23    286s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 02:16:23    286s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 02:16:23    286s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/21 02:16:23    286s] (I)      Ndr track 0 does not exist
[11/21 02:16:23    286s] (I)      ---------------------Grid Graph Info--------------------
[11/21 02:16:23    286s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/21 02:16:23    286s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/21 02:16:23    286s] (I)      Site width          :   460  (dbu)
[11/21 02:16:23    286s] (I)      Row height          :  4140  (dbu)
[11/21 02:16:23    286s] (I)      GCell row height    :  4140  (dbu)
[11/21 02:16:23    286s] (I)      GCell width         :  4140  (dbu)
[11/21 02:16:23    286s] (I)      GCell height        :  4140  (dbu)
[11/21 02:16:23    286s] (I)      Grid                :   512   512     5
[11/21 02:16:23    286s] (I)      Layer numbers       :     1     2     3     4     5
[11/21 02:16:23    286s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/21 02:16:23    286s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[11/21 02:16:23    286s] (I)      Default wire width  :   140   140   300   300  1600
[11/21 02:16:23    286s] (I)      Default wire space  :   140   140   300   300  1600
[11/21 02:16:23    286s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/21 02:16:23    286s] (I)      Default pitch size  :   460   460   610   615  3660
[11/21 02:16:23    286s] (I)      First track coord   :   320   320   620   790  1840
[11/21 02:16:23    286s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[11/21 02:16:23    286s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/21 02:16:23    286s] (I)      Num of masks        :     1     1     1     1     1
[11/21 02:16:23    286s] (I)      Num of trim masks   :     0     0     0     0     0
[11/21 02:16:23    286s] (I)      --------------------------------------------------------
[11/21 02:16:23    286s] 
[11/21 02:16:23    286s] [NR-eGR] ============ Routing rule table ============
[11/21 02:16:23    286s] [NR-eGR] Rule id: 0  Nets: 8415
[11/21 02:16:23    286s] [NR-eGR] ========================================
[11/21 02:16:23    286s] [NR-eGR] 
[11/21 02:16:23    286s] (I)      ======== NDR :  =========
[11/21 02:16:23    286s] (I)      +--------------+--------+
[11/21 02:16:23    286s] (I)      |           ID |      0 |
[11/21 02:16:23    286s] (I)      |         Name |        |
[11/21 02:16:23    286s] (I)      |      Default |    yes |
[11/21 02:16:23    286s] (I)      |  Clk Special |     no |
[11/21 02:16:23    286s] (I)      | Hard spacing |     no |
[11/21 02:16:23    286s] (I)      |    NDR track | (none) |
[11/21 02:16:23    286s] (I)      |      NDR via | (none) |
[11/21 02:16:23    286s] (I)      |  Extra space |      0 |
[11/21 02:16:23    286s] (I)      |      Shields |      0 |
[11/21 02:16:23    286s] (I)      |   Demand (H) |      1 |
[11/21 02:16:23    286s] (I)      |   Demand (V) |      1 |
[11/21 02:16:23    286s] (I)      |        #Nets |   8415 |
[11/21 02:16:23    286s] (I)      +--------------+--------+
[11/21 02:16:23    286s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:23    286s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/21 02:16:23    286s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:23    286s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:23    286s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/21 02:16:23    286s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/21 02:16:23    286s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/21 02:16:23    286s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/21 02:16:23    286s] (I)      +-------------------------------------------------------------------------------------+
[11/21 02:16:23    286s] (I)      =============== Blocked Tracks ===============
[11/21 02:16:23    286s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:23    286s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 02:16:23    286s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:23    286s] (I)      |     1 | 2357760 |   905014 |        38.38% |
[11/21 02:16:23    286s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/21 02:16:23    286s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/21 02:16:23    286s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/21 02:16:23    286s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/21 02:16:23    286s] (I)      +-------+---------+----------+---------------+
[11/21 02:16:23    286s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 3.14 MB )
[11/21 02:16:23    286s] (I)      Reset routing kernel
[11/21 02:16:23    286s] (I)      Started Global Routing ( Curr Mem: 3.14 MB )
[11/21 02:16:23    286s] (I)      totalPins=29071  totalGlobalPin=28879 (99.34%)
[11/21 02:16:23    286s] (I)      ================= Net Group Info =================
[11/21 02:16:23    286s] (I)      +----+----------------+--------------+-----------+
[11/21 02:16:23    286s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/21 02:16:23    286s] (I)      +----+----------------+--------------+-----------+
[11/21 02:16:23    286s] (I)      |  1 |           8415 |      met1(1) |   met5(5) |
[11/21 02:16:23    286s] (I)      +----+----------------+--------------+-----------+
[11/21 02:16:23    286s] (I)      total 2D Cap : 5762117 = (2947209 H, 2814908 V)
[11/21 02:16:23    286s] (I)      total 2D Demand : 192 = (192 H, 0 V)
[11/21 02:16:23    286s] (I)      Adjusted 0 GCells for pin access
[11/21 02:16:23    286s] [NR-eGR] Layer group 1: route 8415 net(s) in layer range [1, 5]
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] (I)      ============  Phase 1a Route ============
[11/21 02:16:23    286s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/21 02:16:23    286s] (I)      Usage: 91515 = (45307 H, 46208 V) = (1.54% H, 1.64% V) = (1.876e+05um H, 1.913e+05um V)
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] (I)      ============  Phase 1b Route ============
[11/21 02:16:23    286s] (I)      Usage: 91559 = (45316 H, 46243 V) = (1.54% H, 1.64% V) = (1.876e+05um H, 1.914e+05um V)
[11/21 02:16:23    286s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.790543e+05um
[11/21 02:16:23    286s] (I)      Congestion metric : 0.20%H 0.01%V, 0.21%HV
[11/21 02:16:23    286s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] (I)      ============  Phase 1c Route ============
[11/21 02:16:23    286s] (I)      Level2 Grid: 103 x 103
[11/21 02:16:23    286s] (I)      Usage: 91685 = (45378 H, 46307 V) = (1.54% H, 1.65% V) = (1.879e+05um H, 1.917e+05um V)
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] (I)      ============  Phase 1d Route ============
[11/21 02:16:23    286s] (I)      Usage: 91819 = (45392 H, 46427 V) = (1.54% H, 1.65% V) = (1.879e+05um H, 1.922e+05um V)
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] (I)      ============  Phase 1e Route ============
[11/21 02:16:23    286s] (I)      Usage: 91819 = (45392 H, 46427 V) = (1.54% H, 1.65% V) = (1.879e+05um H, 1.922e+05um V)
[11/21 02:16:23    286s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801307e+05um
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] (I)      ============  Phase 1l Route ============
[11/21 02:16:23    286s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 02:16:23    286s] (I)      Layer  1:    1468829       932       532      695430     1659258    (29.53%) 
[11/21 02:16:23    286s] (I)      Layer  2:    1702802     45415         1      599355     1755333    (25.45%) 
[11/21 02:16:23    286s] (I)      Layer  3:    1281429     55531       596      456513     1319153    (25.71%) 
[11/21 02:16:23    286s] (I)      Layer  4:    1120945     14303        94      556342     1204888    (31.59%) 
[11/21 02:16:23    286s] (I)      Layer  5:     199480      3118         5       94466      201479    (31.92%) 
[11/21 02:16:23    286s] (I)      Total:       5773485    119299      1228     2402104     6140110    (28.12%) 
[11/21 02:16:23    286s] (I)      
[11/21 02:16:23    286s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 02:16:23    286s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 02:16:23    286s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 02:16:23    286s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/21 02:16:23    286s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 02:16:23    286s] [NR-eGR]    met1 ( 1)       520( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[11/21 02:16:23    286s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 02:16:23    286s] [NR-eGR]    met3 ( 3)       375( 0.19%)        36( 0.02%)         2( 0.00%)   ( 0.21%) 
[11/21 02:16:23    286s] [NR-eGR]    met4 ( 4)        56( 0.03%)         3( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/21 02:16:23    286s] [NR-eGR]    met5 ( 5)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 02:16:23    286s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 02:16:23    286s] [NR-eGR]        Total       957( 0.10%)        39( 0.00%)         2( 0.00%)   ( 0.11%) 
[11/21 02:16:23    286s] [NR-eGR] 
[11/21 02:16:23    286s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.28 sec, Curr Mem: 3.14 MB )
[11/21 02:16:23    286s] (I)      Updating congestion map
[11/21 02:16:23    286s] (I)      total 2D Cap : 5792893 = (2959051 H, 2833842 V)
[11/21 02:16:23    286s] [NR-eGR] Overflow after Early Global Route 0.10% H + 0.00% V
[11/21 02:16:23    286s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.45 sec, Curr Mem: 3.13 MB )
[11/21 02:16:23    286s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 3255.0M
[11/21 02:16:23    286s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.752, REAL:0.458, MEM:3255.0M, EPOCH TIME: 1732151783.417198
[11/21 02:16:23    286s] OPERPROF: Starting HotSpotCal at level 1, MEM:3255.0M, EPOCH TIME: 1732151783.417251
[11/21 02:16:23    286s] [hotspot] +------------+---------------+---------------+
[11/21 02:16:23    286s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 02:16:23    286s] [hotspot] +------------+---------------+---------------+
[11/21 02:16:23    286s] [hotspot] | normalized |          0.00 |          0.00 |
[11/21 02:16:23    286s] [hotspot] +------------+---------------+---------------+
[11/21 02:16:23    286s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/21 02:16:23    286s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/21 02:16:23    286s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.006, MEM:3255.0M, EPOCH TIME: 1732151783.423222
[11/21 02:16:23    286s] Skipped repairing congestion.
[11/21 02:16:23    286s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3255.0M, EPOCH TIME: 1732151783.423303
[11/21 02:16:23    286s] Starting Early Global Route wiring: mem = 3255.0M
[11/21 02:16:23    286s] (I)      Running track assignment and export wires
[11/21 02:16:23    286s] (I)      Delete wires for 8415 nets 
[11/21 02:16:23    286s] (I)      ============= Track Assignment ============
[11/21 02:16:23    286s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.13 MB )
[11/21 02:16:23    286s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/21 02:16:23    286s] (I)      Run Multi-thread track assignment
[11/21 02:16:23    286s] (I)      Finished Track Assignment (8T) ( CPU: 0.25 sec, Real: 0.06 sec, Curr Mem: 3.19 MB )
[11/21 02:16:23    286s] (I)      Started Export ( Curr Mem: 3.19 MB )
[11/21 02:16:23    286s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/21 02:16:23    286s] [NR-eGR] Total eGR-routed clock nets wire length: 17560um, number of vias: 3401
[11/21 02:16:23    286s] [NR-eGR] --------------------------------------------------------------------------
[11/21 02:16:23    287s] [NR-eGR]               Length (um)   Vias 
[11/21 02:16:23    287s] [NR-eGR] ---------------------------------
[11/21 02:16:23    287s] [NR-eGR]  met1  (1H)         28793  28456 
[11/21 02:16:23    287s] [NR-eGR]  met2  (2V)        172703  17085 
[11/21 02:16:23    287s] [NR-eGR]  met3  (3H)        154294   4210 
[11/21 02:16:23    287s] [NR-eGR]  met4  (4V)         24505   3469 
[11/21 02:16:23    287s] [NR-eGR]  met5  (5H)         11775      0 
[11/21 02:16:23    287s] [NR-eGR] ---------------------------------
[11/21 02:16:23    287s] [NR-eGR]        Total       392070  53220 
[11/21 02:16:23    287s] [NR-eGR] --------------------------------------------------------------------------
[11/21 02:16:23    287s] [NR-eGR] Total half perimeter of net bounding box: 286447um
[11/21 02:16:23    287s] [NR-eGR] Total length: 392070um, number of vias: 53220
[11/21 02:16:23    287s] [NR-eGR] --------------------------------------------------------------------------
[11/21 02:16:23    287s] (I)      == Layer wire length by net rule ==
[11/21 02:16:23    287s] (I)                     Default 
[11/21 02:16:23    287s] (I)      -----------------------
[11/21 02:16:23    287s] (I)       met1  (1H)    28793um 
[11/21 02:16:23    287s] (I)       met2  (2V)   172703um 
[11/21 02:16:23    287s] (I)       met3  (3H)   154294um 
[11/21 02:16:23    287s] (I)       met4  (4V)    24505um 
[11/21 02:16:23    287s] (I)       met5  (5H)    11775um 
[11/21 02:16:23    287s] (I)      -----------------------
[11/21 02:16:23    287s] (I)             Total  392070um 
[11/21 02:16:23    287s] (I)      == Layer via count by net rule ==
[11/21 02:16:23    287s] (I)                    Default 
[11/21 02:16:23    287s] (I)      ----------------------
[11/21 02:16:23    287s] (I)       met1  (1H)     28456 
[11/21 02:16:23    287s] (I)       met2  (2V)     17085 
[11/21 02:16:23    287s] (I)       met3  (3H)      4210 
[11/21 02:16:23    287s] (I)       met4  (4V)      3469 
[11/21 02:16:23    287s] (I)       met5  (5H)         0 
[11/21 02:16:23    287s] (I)      ----------------------
[11/21 02:16:23    287s] (I)             Total    53220 
[11/21 02:16:23    287s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3.20 MB )
[11/21 02:16:23    287s] eee: RC Grid Memory freed=86640
[11/21 02:16:23    287s] (I)      Global routing data unavailable, rerun eGR
[11/21 02:16:23    287s] (I)      Initializing eGR engine (regular)
[11/21 02:16:23    287s] Set min layer with nano route mode ( 1 )
[11/21 02:16:23    287s] Set max layer with nano route mode ( 5 )
[11/21 02:16:23    287s] Early Global Route wiring runtime: 0.10 seconds, mem = 3303.5M
[11/21 02:16:23    287s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.333, REAL:0.104, MEM:3303.5M, EPOCH TIME: 1732151783.527216
[11/21 02:16:23    287s] Tdgp not enabled or already been cleared! skip clearing
[11/21 02:16:23    287s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[11/21 02:16:23    287s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3303.5M, EPOCH TIME: 1732151783.528378
[11/21 02:16:23    287s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3303.5M, EPOCH TIME: 1732151783.528482
[11/21 02:16:23    287s] *** Finishing placeDesign default flow ***
[11/21 02:16:23    287s] **placeDesign ... cpu = 0: 1:12, real = 0: 0:29, mem = 3247.5M **
[11/21 02:16:23    287s] Tdgp not enabled or already been cleared! skip clearing
[11/21 02:16:23    287s] 
[11/21 02:16:23    287s] *** Summary of all messages that are not suppressed in this session:
[11/21 02:16:23    287s] Severity  ID               Count  Summary                                  
[11/21 02:16:23    287s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/21 02:16:23    287s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/21 02:16:23    287s] WARNING   NRDB-741            10  Found shorts between two different ports...
[11/21 02:16:23    287s] WARNING   TA-112              20  A timing loop was found in the design. T...
[11/21 02:16:23    287s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[11/21 02:16:23    287s] *** Message Summary: 34 warning(s), 0 error(s)
[11/21 02:16:23    287s] 
[11/21 02:16:23    287s] *** placeDesign #1 [finish] : cpu/real = 0:01:12.4/0:00:28.8 (2.5), totSession cpu/real = 0:04:47.1/0:31:22.8 (0.2), mem = 3247.5M
[11/21 02:16:23    287s] 
[11/21 02:16:23    287s] =============================================================================================
[11/21 02:16:23    287s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[11/21 02:16:23    287s] =============================================================================================
[11/21 02:16:23    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 02:16:23    287s] ---------------------------------------------------------------------------------------------
[11/21 02:16:23    287s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 02:16:23    287s] [ RefinePlace            ]      1   0:00:01.1  (   3.9 % )     0:00:01.1 /  0:00:01.6    1.4
[11/21 02:16:23    287s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.4
[11/21 02:16:23    287s] [ FullDelayCalc          ]      9   0:00:05.9  (  20.5 % )     0:00:05.9 /  0:00:11.9    2.0
[11/21 02:16:23    287s] [ TimingUpdate           ]     14   0:00:06.2  (  21.5 % )     0:00:06.2 /  0:00:15.9    2.6
[11/21 02:16:23    287s] [ MISC                   ]          0:00:15.6  (  54.1 % )     0:00:15.6 /  0:00:43.0    2.8
[11/21 02:16:23    287s] ---------------------------------------------------------------------------------------------
[11/21 02:16:23    287s]  placeDesign #1 TOTAL               0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:01:12.4    2.5
[11/21 02:16:23    287s] ---------------------------------------------------------------------------------------------
[11/21 02:16:23    287s] 
[11/21 02:21:44    320s] <CMD> zoomBox 75.42400 237.98900 1956.32500 1921.79700
[11/21 02:21:44    320s] <CMD> zoomBox 199.52000 372.30400 1798.28600 1803.54100
[11/21 02:21:46    321s] <CMD> zoomBox 470.87000 666.00100 1452.71200 1544.95900
[11/21 02:21:47    321s] <CMD> zoomBox 199.52000 372.30300 1798.28600 1803.54000
[11/21 02:21:47    321s] <CMD> zoomBox -444.39900 -324.64400 2618.33500 2417.15700
[11/21 02:22:19    324s] 
[11/21 02:22:19    324s] *** Memory Usage v#1 (Current mem = 3247.621M, initial mem = 635.109M) ***
[11/21 02:22:19    324s] 
[11/21 02:22:19    324s] *** Summary of all messages that are not suppressed in this session:
[11/21 02:22:19    324s] Severity  ID               Count  Summary                                  
[11/21 02:22:19    324s] WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
[11/21 02:22:19    324s] WARNING   IMPLF-200           95  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/21 02:22:19    324s] WARNING   IMPLF-201           82  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/21 02:22:19    324s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/21 02:22:19    324s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/21 02:22:19    324s] ERROR     IMPDB-1221           2  A Global Net Connection (GNC) is specifi...
[11/21 02:22:19    324s] WARNING   IMPDB-1261           2  No PG pin '%s' in instances with basenam...
[11/21 02:22:19    324s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/21 02:22:19    324s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/21 02:22:19    324s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[11/21 02:22:19    324s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[11/21 02:22:19    324s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/21 02:22:19    324s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/21 02:22:19    324s] WARNING   IMPSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[11/21 02:22:19    324s] WARNING   IMPSP-167            1  Layer Number Provided for MaxRouteLayer ...
[11/21 02:22:19    324s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/21 02:22:19    324s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/21 02:22:19    324s] WARNING   NRDB-741            10  Found shorts between two different ports...
[11/21 02:22:19    324s] WARNING   NRIG-68          36770  %s %s connected to routing %s %s is %s. ...
[11/21 02:22:19    324s] WARNING   NRIG-153         13068  %s %s has %d unplaced %s%s before routin...
[11/21 02:22:19    324s] ERROR     NRIG-155         13068  Place the instance for %s %s before cont...
[11/21 02:22:19    324s] WARNING   TA-112              20  A timing loop was found in the design. T...
[11/21 02:22:19    324s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[11/21 02:22:19    324s] WARNING   TCLCMD-1461         15  Skipped unsupported command: %s          
[11/21 02:22:19    324s] *** Message Summary: 50121 warning(s), 13070 error(s)
[11/21 02:22:19    324s] 
[11/21 02:22:19    324s] --- Ending "Innovus" (totcpu=0:05:25, real=0:37:23, mem=3247.6M) ---
