Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Sep  7 14:33:08 2023
| Host         : CECS92CS0Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+---------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                |               |                                 |                2 |              3 |
|  PBC_clk_divider/CLK          | Btn_IBUF[0]   |                                 |                1 |              4 |
|  PBC_clk_divider/CLK          | Btn_IBUF[1]   |                                 |                1 |              4 |
|  seg_ctrl/seg_clk_divider/CLK |               |                                 |                4 |             12 |
|  clk_IBUF_BUFG                |               | seg_ctrl/seg_clk_divider/clkOut |                6 |             20 |
|  clk_IBUF_BUFG                |               | PBC_clk_divider/clkOut          |                6 |             24 |
+-------------------------------+---------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     2 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


