#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Jan 18 10:50:56 2017
# Process ID: 2804
# Log file: C:/Users/Oak/Documents/Xilinx ISE Workspace/MiniDesignChallenge/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Oak/Documents/Xilinx ISE Workspace/MiniDesignChallenge/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Oak/Documents/Xilinx ISE Workspace/MiniDesignChallenge/pa.fromNetlist.tcl}
set_property package_pin "" [get_ports [list  {DipSW[7]}]]
startgroup
set_property package_pin P52 [get_ports {DipSW[7]}]
endgroup
startgroup
set_property package_pin P53 [get_ports {DipSW[6]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {DipSW[5]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {DipSW[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {DipSW[3]}]
endgroup
startgroup
set_property package_pin P60 [get_ports {DipSW[2]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {DipSW[1]}]
endgroup
startgroup
set_property package_pin P68 [get_ports {DipSW[0]}]
endgroup
startgroup
set_property package_pin P132 [get_ports RX]
endgroup
startgroup
set_property package_pin P127 [get_ports SysClk]
endgroup
startgroup
set_property package_pin P44 [get_ports SysRstB]
endgroup
startgroup
set_property package_pin P131 [get_ports TX]
endgroup
save_constraints
