// Seed: 2140328113
`define pp_6 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input logic id_5
);
  assign id_1 = id_2;
  logic id_6;
  assign id_4 = 1;
  type_1 id_7 (
      1,
      1
  );
  assign id_6 = id_0;
  logic id_8;
endmodule
`define pp_7 0
