#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	APBIF_GPIO_ALIVE_QCH = QCH_TYPE,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_RTC_CHUB_QCH,
	APBIF_RTC_TOP_QCH,
	APBIF_SYSREG_VGPIO2AP_QCH,
	APBIF_SYSREG_VGPIO2APM_QCH,
	APBIF_SYSREG_VGPIO2PMU_QCH,
	APM_CMU_APM_QCH,
	D_TZPC_ALIVE_0_QCH,
	GREBE_APM_QCH_GREBE,
	GREBE_APM_QCH_DBG,
	GREBE_DBGCORE_QCH_GREBE,
	GREBE_DBGCORE_QCH_DBG,
	HW_SCANDUMP_CLKSTOP_CTRL_QCH,
	I3C_PMIC_QCH_PCLK,
	I3C_PMIC_QCH_SCLK,
	INTMEM_ALIVE_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_CHUB_QCH,
	MAILBOX_APM_CP_QCH,
	MAILBOX_APM_GNSS_QCH,
	MAILBOX_APM_VTS_QCH,
	MAILBOX_APM_WLBT_QCH,
	MAILBOX_AP_CHUB_QCH,
	MAILBOX_AP_CP_QCH,
	MAILBOX_AP_CP_S_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	MAILBOX_AP_GNSS_QCH,
	MAILBOX_AP_WLAN_QCH,
	MAILBOX_AP_WPAN_QCH,
	MAILBOX_CP_CHUB_QCH,
	MAILBOX_CP_GNSS_QCH,
	MAILBOX_CP_WLAN_QCH,
	MAILBOX_CP_WPAN_QCH,
	MAILBOX_GNSS_CHUB_QCH,
	MAILBOX_GNSS_WLBT_QCH,
	MAILBOX_WLBT_ABOX_QCH,
	MAILBOX_WLBT_CHUB0_QCH,
	MAILBOX_WLBT_CHUB1_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_GREBE_APM_QCH,
	RSTNSYNC_CLK_GREBE_DBGCORE_QCH,
	SLH_AXI_MI_C_CHUB_QCH,
	SLH_AXI_MI_C_GNSS_QCH,
	SLH_AXI_MI_C_MODEM_QCH,
	SLH_AXI_MI_C_VTS_QCH,
	SLH_AXI_MI_C_WLBT_QCH,
	SLH_AXI_MI_P_ALIVE_QCH,
	SLH_AXI_SI_D_ALIVE_QCH,
	SLH_AXI_SI_G_DBGCORE_QCH,
	SLH_AXI_SI_G_SCAN2DRAM_QCH,
	SLH_AXI_SI_LP_CHUB_QCH,
	SLH_AXI_SI_LP_VTS_QCH,
	SYSREG_APM_QCH,
	UART_DBGCORE_QCH,
	WDT_APM_QCH,
	WDT_DBGCORE_QCH,
	BAAW_C_CHUB_QCH,
	BAAW_D_CHUB_QCH,
	CHUB_CMU_CHUB_QCH,
	CM4_CHUB_QCH,
	DAPASYNC_CHUB_QCH,
	D_TZPC_CHUB_QCH,
	I2C_CHUB0_QCH,
	I2C_CHUB1_QCH,
	PDMA_CHUB_QCH,
	PPMU_CHUB_QCH,
	PWM_CHUB_QCH,
	RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH,
	SLH_AXI_MI_LP_CHUB_QCH,
	SLH_AXI_MI_P_CHUB_QCH,
	SLH_AXI_SI_C_CHUB_QCH,
	SLH_AXI_SI_D_CHUB_QCH,
	SWEEPER_C_CHUB_QCH,
	SWEEPER_D_CHUB_QCH,
	SYSREG_CHUB_QCH,
	TIMER_CHUB_QCH,
	USI_CHUB_QCH,
	WDT_CHUB0_QCH,
	WDT_CHUB1_QCH,
	YAMIN_MCU_CHUB_QCH_CLKIN,
	YAMIN_MCU_CHUB_QCH_IWICCLK,
	YAMIN_MCU_CHUB_QCH_DBGCLK,
	YAMIN_MCU_CHUB_QCH_PWRDBG,
	ADC_CMGP_QCH_S0,
	ADC_CMGP_QCH_S1,
	ADC_CMGP_QCH_ADC,
	APBIF_GPIO_CMGP_QCH,
	APBIF_SYSREG_CMGP2CHUB_QCH,
	APBIF_SYSREG_CMGP2CP_QCH,
	APBIF_SYSREG_CMGP2GNSS_QCH,
	APBIF_SYSREG_CMGP2PMU_AP_QCH,
	APBIF_SYSREG_CMGP2PMU_CHUB_QCH,
	APBIF_SYSREG_CMGP2WLBT_QCH,
	CMGP_CMU_CMGP_QCH,
	D_TZPC_ALIVE_1_QCH,
	I2C_CMGP0_QCH,
	I2C_CMGP1_QCH,
	I2C_CMGP2_QCH,
	I2C_CMGP3_QCH,
	I2C_CMGP4_QCH,
	I2C_CMGP5_QCH,
	I2C_CMGP6_QCH,
	SYSREG_CMGP_QCH,
	USI_CMGP0_QCH,
	USI_CMGP1_QCH,
	USI_CMGP2_QCH,
	USI_CMGP3_QCH,
	CMU_TOP_CMUREF_QCH,
	AD_DAP_CSSYS_CPUCL0_QCH,
	BAAW_P_CHUB_QCH,
	BAAW_P_GNSS_QCH,
	BAAW_P_MODEM_QCH,
	BAAW_P_VTS_QCH,
	BAAW_P_WLBT_QCH,
	CMU_CORE_CMUREF_QCH,
	CORE_CMU_CORE_QCH,
	D_TZPC_CORE_QCH,
	GIC400_AIHWACG_QCH,
	LH_AXI_MI_D_CPUCL0_QCH,
	LH_AXI_MI_D_DPU_QCH,
	LH_AXI_MI_D_G3D_QCH,
	LH_AXI_SI_D0_MIF_QCH,
	LH_AXI_SI_D1_MIF_QCH,
	LH_AXI_SI_D2_MIF_QCH,
	LH_AXI_SI_D3_MIF_QCH,
	PDMA_CORE_QCH,
	RSTNSYNC_CLK_CORE_SSS_CPU_QCH,
	RTIC_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SIREX_QCH,
	SLH_AXI_MI_D0_MODEM_QCH,
	SLH_AXI_MI_D1_MODEM_QCH,
	SLH_AXI_MI_D_ALIVE_QCH,
	SLH_AXI_MI_D_CHUB_QCH,
	SLH_AXI_MI_D_CSSYS_QCH,
	SLH_AXI_MI_D_FSYS_QCH,
	SLH_AXI_MI_D_GNSS_QCH,
	SLH_AXI_MI_D_MFC_QCH,
	SLH_AXI_MI_D_VTS_QCH,
	SLH_AXI_MI_D_WLBT_QCH,
	SLH_AXI_SI_P_ALIVE_QCH,
	SLH_AXI_SI_P_CHUB_QCH,
	SLH_AXI_SI_P_CPUCL0_QCH,
	SLH_AXI_SI_P_DPU_QCH,
	SLH_AXI_SI_P_FSYS_QCH,
	SLH_AXI_SI_P_G3D_QCH,
	SLH_AXI_SI_P_GNSS_QCH,
	SLH_AXI_SI_P_MFC_QCH,
	SLH_AXI_SI_P_MIF_QCH,
	SLH_AXI_SI_P_MODEM_QCH,
	SLH_AXI_SI_P_PERI_QCH,
	SLH_AXI_SI_P_VTS_QCH,
	SLH_AXI_SI_P_WLBT_QCH,
	SPDMA_CORE_QCH,
	SSS_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_P_CORE_QCH,
	CLUSTER0_QCH_PERIPHCLK,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_PDBGCLK,
	CLUSTER0_QCH_GICCLK,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_DBG_PD,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_DBG_QCH,
	D_TZPC_CPUCL0_QCH,
	LH_AXI_MI_IG_DBGCORE_QCH,
	LH_AXI_SI_D_CPUCL0_QCH,
	LH_AXI_SI_IG_DBGCORE_QCH,
	PPMU_CPUCL0_QCH,
	RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
	SECJTAG_QCH,
	SLH_AXI_MI_G_DBGCORE_QCH,
	SLH_AXI_MI_P_CPUCL0_QCH,
	SLH_AXI_SI_D_CSSYS_QCH,
	SYSREG_CPUCL0_QCH,
	AUD_QCH_CPU,
	AUD_QCH_ACLK,
	AUD_QCH_BCLK0,
	AUD_QCH_BCLK1,
	AUD_QCH_BCLK2,
	AUD_QCH_CCLK_ASB,
	AUD_QCH_CNT,
	DFTMUX_DPU_QCH,
	DMIC_QCH,
	DPU_QCH_S_DPP,
	DPU_QCH_S_DMA,
	DPU_QCH_S_DECON,
	DPU_CMU_DPU_QCH,
	D_TZPC_DPU_QCH,
	GPIO_DPU_QCH,
	LH_AXI_SI_D_DPU_QCH,
	PPMU_AUD_QCH,
	PPMU_DPU_QCH,
	QE_AUD_QCH,
	QE_DPU_QCH,
	RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH,
	RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH,
	RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH,
	SLH_AXI_MI_P_DPU_QCH,
	SYSMMU_AUD_QCH,
	SYSMMU_DPU_QCH,
	SYSREG_DPU_QCH,
	WDT_AUD_QCH,
	D_TZPC_FSYS_QCH,
	FSYS_CMU_FSYS_QCH,
	GPIO_FSYS_QCH,
	MMC_CARD_QCH,
	MMC_EMBD_QCH,
	PPMU_FSYS_QCH,
	SLH_AXI_MI_P_FSYS_QCH,
	SLH_AXI_SI_D_FSYS_QCH,
	SYSREG_FSYS_QCH,
	USB20DRD_TOP_QCH_LINK,
	USB20DRD_TOP_QCH_20CTRL,
	USB20DRD_TOP_QCH_REFCLK,
	D_TZPC_G3D_QCH,
	G3D_QCH,
	G3D_CMU_G3D_QCH,
	LH_AXI_MI_IP_G3D_QCH,
	LH_AXI_SI_D_G3D_QCH,
	LH_AXI_SI_IP_G3D_QCH,
	PPMU_G3D_QCH,
	SLH_AXI_MI_P_G3D_QCH,
	SYSREG_G3D_QCH,
	BL_QCH,
	D_TZPC_MFC_QCH,
	MFC_QCH,
	MFC_CMU_MFC_QCH,
	PPMU_MFC_QCH,
	RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH,
	SLH_AXI_MI_P_MFC_QCH,
	SLH_AXI_SI_D_MFC_QCH,
	SYSMMU_MFC_QCH,
	SYSREG_MFC_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	LH_AXI_MI_D0_MIF_QCH,
	LH_AXI_MI_D1_MIF_QCH,
	LH_AXI_MI_D2_MIF_QCH,
	LH_AXI_MI_D3_MIF_QCH,
	MIF_CMU_MIF_QCH,
	SLH_AXI_MI_P_MIF_QCH,
	SYSREG_MIF_QCH,
	MODEM_CMU_MODEM_QCH,
	BUSIF_TMU_QCH,
	DFTMUX_PERI_QCH,
	D_TZPC_PERI_QCH,
	GPIO_PERI_QCH,
	I2C_0_QCH,
	I2C_1_QCH,
	I2C_2_QCH,
	I2C_3_QCH,
	MCT_QCH,
	OTP_CON_TOP_QCH,
	PERI_CMU_PERI_QCH,
	PWM_MOTOR_QCH,
	SLH_AXI_MI_P_PERI_QCH,
	SYSREG_PERI_QCH,
	USI00_I2C_QCH,
	USI00_USI_QCH,
	USI_SPI_QCH,
	USI_UART_QCH,
	WDT0_QCH,
	WDT1_QCH,
	BIS_S2D_QCH,
	S2D_CMU_S2D_QCH,
	SLH_AXI_MI_G_SCAN2DRAM_QCH,
	BAAW_C_VTS_QCH,
	BAAW_D_VTS_QCH,
	CORTEXM4INTEGRATION_QCH_CPU,
	DMIC_AHB0_QCH,
	DMIC_AHB1_QCH,
	DMIC_IF_QCH_PCLK,
	DMIC_IF_QCH_DMIC_CLK,
	D_TZPC_VTS_QCH,
	GPIO_VTS_QCH,
	HWACG_SYS_DMIC0_QCH,
	HWACG_SYS_DMIC1_QCH,
	MAILBOX_AP_VTS_QCH,
	MAILBOX_AUD_VTS_QCH,
	PPMU_VTS_QCH,
	SLH_AXI_MI_LP_VTS_QCH,
	SLH_AXI_MI_P_VTS_QCH,
	SLH_AXI_SI_C_VTS_QCH,
	SLH_AXI_SI_D_VTS_QCH,
	SWEEPER_C_VTS_QCH,
	SWEEPER_D_VTS_QCH,
	SYSREG_VTS_QCH,
	TIMER_VTS_QCH,
	VTS_CMU_VTS_QCH,
	WDT_VTS_QCH,
	U_DMIC_CLK_MUX_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_APM = OPTION_TYPE,
	CTRL_OPTION_CMU_CHUB,
	CTRL_OPTION_CMU_CMGP,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_DPU,
	CTRL_OPTION_CMU_FSYS,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_CMU_MFC,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MODEM,
	CTRL_OPTION_CMU_PERI,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_VTS,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
