!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	/3fdf28bc/
ACR	target/stm32f103xb.h	/^  __IO uint32_t ACR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
ADC12_COMMON	target/stm32f103xb.h	/^#define ADC12_COMMON /;"	d
ADC1_2_IRQn	target/stm32f103xb.h	/^  ADC1_2_IRQn                 = 18,     \/*!< ADC1 and ADC2 global Interrupt                    /;"	e	enum:__anon72c4c37e0103
ADC1_BASE	target/stm32f103xb.h	/^#define ADC1_BASE /;"	d
ADC1_IRQHandler	target/stm32f103xb.h	/^#define ADC1_IRQHandler /;"	d
ADC1_IRQ_PRIORITY	Untitled Folder/config.h	/^#define ADC1_IRQ_PRIORITY	/;"	d
ADC1_IRQ_PRIORITY	config.h	/^#define ADC1_IRQ_PRIORITY	/;"	d
ADC1_IRQn	target/stm32f103xb.h	/^#define ADC1_IRQn /;"	d
ADC1	target/stm32f103xb.h	/^#define ADC1 /;"	d
ADC2_BASE	target/stm32f103xb.h	/^#define ADC2_BASE /;"	d
ADC2	target/stm32f103xb.h	/^#define ADC2 /;"	d
ADC_CR1_AWDCH_0	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_0 /;"	d
ADC_CR1_AWDCH_1	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_1 /;"	d
ADC_CR1_AWDCH_2	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_2 /;"	d
ADC_CR1_AWDCH_3	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_3 /;"	d
ADC_CR1_AWDCH_4	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_4 /;"	d
ADC_CR1_AWDCH_Msk	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_Msk /;"	d
ADC_CR1_AWDCH_Pos	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH_Pos /;"	d
ADC_CR1_AWDCH	target/stm32f103xb.h	/^#define ADC_CR1_AWDCH /;"	d
ADC_CR1_AWDEN_Msk	target/stm32f103xb.h	/^#define ADC_CR1_AWDEN_Msk /;"	d
ADC_CR1_AWDEN_Pos	target/stm32f103xb.h	/^#define ADC_CR1_AWDEN_Pos /;"	d
ADC_CR1_AWDEN	target/stm32f103xb.h	/^#define ADC_CR1_AWDEN /;"	d
ADC_CR1_AWDIE_Msk	target/stm32f103xb.h	/^#define ADC_CR1_AWDIE_Msk /;"	d
ADC_CR1_AWDIE_Pos	target/stm32f103xb.h	/^#define ADC_CR1_AWDIE_Pos /;"	d
ADC_CR1_AWDIE	target/stm32f103xb.h	/^#define ADC_CR1_AWDIE /;"	d
ADC_CR1_AWDSGL_Msk	target/stm32f103xb.h	/^#define ADC_CR1_AWDSGL_Msk /;"	d
ADC_CR1_AWDSGL_Pos	target/stm32f103xb.h	/^#define ADC_CR1_AWDSGL_Pos /;"	d
ADC_CR1_AWDSGL	target/stm32f103xb.h	/^#define ADC_CR1_AWDSGL /;"	d
ADC_CR1_DISCEN_Msk	target/stm32f103xb.h	/^#define ADC_CR1_DISCEN_Msk /;"	d
ADC_CR1_DISCEN_Pos	target/stm32f103xb.h	/^#define ADC_CR1_DISCEN_Pos /;"	d
ADC_CR1_DISCEN	target/stm32f103xb.h	/^#define ADC_CR1_DISCEN /;"	d
ADC_CR1_DISCNUM_0	target/stm32f103xb.h	/^#define ADC_CR1_DISCNUM_0 /;"	d
ADC_CR1_DISCNUM_1	target/stm32f103xb.h	/^#define ADC_CR1_DISCNUM_1 /;"	d
ADC_CR1_DISCNUM_2	target/stm32f103xb.h	/^#define ADC_CR1_DISCNUM_2 /;"	d
ADC_CR1_DISCNUM_Msk	target/stm32f103xb.h	/^#define ADC_CR1_DISCNUM_Msk /;"	d
ADC_CR1_DISCNUM_Pos	target/stm32f103xb.h	/^#define ADC_CR1_DISCNUM_Pos /;"	d
ADC_CR1_DISCNUM	target/stm32f103xb.h	/^#define ADC_CR1_DISCNUM /;"	d
ADC_CR1_DUALMOD_0	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD_0 /;"	d
ADC_CR1_DUALMOD_1	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD_1 /;"	d
ADC_CR1_DUALMOD_2	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD_2 /;"	d
ADC_CR1_DUALMOD_3	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD_3 /;"	d
ADC_CR1_DUALMOD_Msk	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD_Msk /;"	d
ADC_CR1_DUALMOD_Pos	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD_Pos /;"	d
ADC_CR1_DUALMOD	target/stm32f103xb.h	/^#define ADC_CR1_DUALMOD /;"	d
ADC_CR1_EOCIE	target/stm32f103xb.h	/^#define  ADC_CR1_EOCIE /;"	d
ADC_CR1_EOSIE_Msk	target/stm32f103xb.h	/^#define ADC_CR1_EOSIE_Msk /;"	d
ADC_CR1_EOSIE_Pos	target/stm32f103xb.h	/^#define ADC_CR1_EOSIE_Pos /;"	d
ADC_CR1_EOSIE	target/stm32f103xb.h	/^#define ADC_CR1_EOSIE /;"	d
ADC_CR1_JAUTO_Msk	target/stm32f103xb.h	/^#define ADC_CR1_JAUTO_Msk /;"	d
ADC_CR1_JAUTO_Pos	target/stm32f103xb.h	/^#define ADC_CR1_JAUTO_Pos /;"	d
ADC_CR1_JAUTO	target/stm32f103xb.h	/^#define ADC_CR1_JAUTO /;"	d
ADC_CR1_JAWDEN_Msk	target/stm32f103xb.h	/^#define ADC_CR1_JAWDEN_Msk /;"	d
ADC_CR1_JAWDEN_Pos	target/stm32f103xb.h	/^#define ADC_CR1_JAWDEN_Pos /;"	d
ADC_CR1_JAWDEN	target/stm32f103xb.h	/^#define ADC_CR1_JAWDEN /;"	d
ADC_CR1_JDISCEN_Msk	target/stm32f103xb.h	/^#define ADC_CR1_JDISCEN_Msk /;"	d
ADC_CR1_JDISCEN_Pos	target/stm32f103xb.h	/^#define ADC_CR1_JDISCEN_Pos /;"	d
ADC_CR1_JDISCEN	target/stm32f103xb.h	/^#define ADC_CR1_JDISCEN /;"	d
ADC_CR1_JEOCIE	target/stm32f103xb.h	/^#define  ADC_CR1_JEOCIE /;"	d
ADC_CR1_JEOSIE_Msk	target/stm32f103xb.h	/^#define ADC_CR1_JEOSIE_Msk /;"	d
ADC_CR1_JEOSIE_Pos	target/stm32f103xb.h	/^#define ADC_CR1_JEOSIE_Pos /;"	d
ADC_CR1_JEOSIE	target/stm32f103xb.h	/^#define ADC_CR1_JEOSIE /;"	d
ADC_CR1_SCAN_Msk	target/stm32f103xb.h	/^#define ADC_CR1_SCAN_Msk /;"	d
ADC_CR1_SCAN_Pos	target/stm32f103xb.h	/^#define ADC_CR1_SCAN_Pos /;"	d
ADC_CR1_SCAN	target/stm32f103xb.h	/^#define ADC_CR1_SCAN /;"	d
ADC_CR2_ADON_Msk	target/stm32f103xb.h	/^#define ADC_CR2_ADON_Msk /;"	d
ADC_CR2_ADON_Pos	target/stm32f103xb.h	/^#define ADC_CR2_ADON_Pos /;"	d
ADC_CR2_ADON	target/stm32f103xb.h	/^#define ADC_CR2_ADON /;"	d
ADC_CR2_ALIGN_Msk	target/stm32f103xb.h	/^#define ADC_CR2_ALIGN_Msk /;"	d
ADC_CR2_ALIGN_Pos	target/stm32f103xb.h	/^#define ADC_CR2_ALIGN_Pos /;"	d
ADC_CR2_ALIGN	target/stm32f103xb.h	/^#define ADC_CR2_ALIGN /;"	d
ADC_CR2_CAL_Msk	target/stm32f103xb.h	/^#define ADC_CR2_CAL_Msk /;"	d
ADC_CR2_CAL_Pos	target/stm32f103xb.h	/^#define ADC_CR2_CAL_Pos /;"	d
ADC_CR2_CAL	target/stm32f103xb.h	/^#define ADC_CR2_CAL /;"	d
ADC_CR2_CONT_Msk	target/stm32f103xb.h	/^#define ADC_CR2_CONT_Msk /;"	d
ADC_CR2_CONT_Pos	target/stm32f103xb.h	/^#define ADC_CR2_CONT_Pos /;"	d
ADC_CR2_CONT	target/stm32f103xb.h	/^#define ADC_CR2_CONT /;"	d
ADC_CR2_DMA_Msk	target/stm32f103xb.h	/^#define ADC_CR2_DMA_Msk /;"	d
ADC_CR2_DMA_Pos	target/stm32f103xb.h	/^#define ADC_CR2_DMA_Pos /;"	d
ADC_CR2_DMA	target/stm32f103xb.h	/^#define ADC_CR2_DMA /;"	d
ADC_CR2_EXTSEL_0	target/stm32f103xb.h	/^#define ADC_CR2_EXTSEL_0 /;"	d
ADC_CR2_EXTSEL_1	target/stm32f103xb.h	/^#define ADC_CR2_EXTSEL_1 /;"	d
ADC_CR2_EXTSEL_2	target/stm32f103xb.h	/^#define ADC_CR2_EXTSEL_2 /;"	d
ADC_CR2_EXTSEL_Msk	target/stm32f103xb.h	/^#define ADC_CR2_EXTSEL_Msk /;"	d
ADC_CR2_EXTSEL_Pos	target/stm32f103xb.h	/^#define ADC_CR2_EXTSEL_Pos /;"	d
ADC_CR2_EXTSEL	target/stm32f103xb.h	/^#define ADC_CR2_EXTSEL /;"	d
ADC_CR2_EXTTRIG_Msk	target/stm32f103xb.h	/^#define ADC_CR2_EXTTRIG_Msk /;"	d
ADC_CR2_EXTTRIG_Pos	target/stm32f103xb.h	/^#define ADC_CR2_EXTTRIG_Pos /;"	d
ADC_CR2_EXTTRIG	target/stm32f103xb.h	/^#define ADC_CR2_EXTTRIG /;"	d
ADC_CR2_JEXTSEL_0	target/stm32f103xb.h	/^#define ADC_CR2_JEXTSEL_0 /;"	d
ADC_CR2_JEXTSEL_1	target/stm32f103xb.h	/^#define ADC_CR2_JEXTSEL_1 /;"	d
ADC_CR2_JEXTSEL_2	target/stm32f103xb.h	/^#define ADC_CR2_JEXTSEL_2 /;"	d
ADC_CR2_JEXTSEL_Msk	target/stm32f103xb.h	/^#define ADC_CR2_JEXTSEL_Msk /;"	d
ADC_CR2_JEXTSEL_Pos	target/stm32f103xb.h	/^#define ADC_CR2_JEXTSEL_Pos /;"	d
ADC_CR2_JEXTSEL	target/stm32f103xb.h	/^#define ADC_CR2_JEXTSEL /;"	d
ADC_CR2_JEXTTRIG_Msk	target/stm32f103xb.h	/^#define ADC_CR2_JEXTTRIG_Msk /;"	d
ADC_CR2_JEXTTRIG_Pos	target/stm32f103xb.h	/^#define ADC_CR2_JEXTTRIG_Pos /;"	d
ADC_CR2_JEXTTRIG	target/stm32f103xb.h	/^#define ADC_CR2_JEXTTRIG /;"	d
ADC_CR2_JSWSTART_Msk	target/stm32f103xb.h	/^#define ADC_CR2_JSWSTART_Msk /;"	d
ADC_CR2_JSWSTART_Pos	target/stm32f103xb.h	/^#define ADC_CR2_JSWSTART_Pos /;"	d
ADC_CR2_JSWSTART	target/stm32f103xb.h	/^#define ADC_CR2_JSWSTART /;"	d
ADC_CR2_RSTCAL_Msk	target/stm32f103xb.h	/^#define ADC_CR2_RSTCAL_Msk /;"	d
ADC_CR2_RSTCAL_Pos	target/stm32f103xb.h	/^#define ADC_CR2_RSTCAL_Pos /;"	d
ADC_CR2_RSTCAL	target/stm32f103xb.h	/^#define ADC_CR2_RSTCAL /;"	d
ADC_CR2_SWSTART_Msk	target/stm32f103xb.h	/^#define ADC_CR2_SWSTART_Msk /;"	d
ADC_CR2_SWSTART_Pos	target/stm32f103xb.h	/^#define ADC_CR2_SWSTART_Pos /;"	d
ADC_CR2_SWSTART	target/stm32f103xb.h	/^#define ADC_CR2_SWSTART /;"	d
ADC_CR2_TSVREFE_Msk	target/stm32f103xb.h	/^#define ADC_CR2_TSVREFE_Msk /;"	d
ADC_CR2_TSVREFE_Pos	target/stm32f103xb.h	/^#define ADC_CR2_TSVREFE_Pos /;"	d
ADC_CR2_TSVREFE	target/stm32f103xb.h	/^#define ADC_CR2_TSVREFE /;"	d
ADC_Common_TypeDef	target/stm32f103xb.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0308
ADC_DR_ADC2DATA_Msk	target/stm32f103xb.h	/^#define ADC_DR_ADC2DATA_Msk /;"	d
ADC_DR_ADC2DATA_Pos	target/stm32f103xb.h	/^#define ADC_DR_ADC2DATA_Pos /;"	d
ADC_DR_ADC2DATA	target/stm32f103xb.h	/^#define ADC_DR_ADC2DATA /;"	d
ADC_DR_DATA_Msk	target/stm32f103xb.h	/^#define ADC_DR_DATA_Msk /;"	d
ADC_DR_DATA_Pos	target/stm32f103xb.h	/^#define ADC_DR_DATA_Pos /;"	d
ADC_DR_DATA	target/stm32f103xb.h	/^#define ADC_DR_DATA /;"	d
ADC_HTR_HT_Msk	target/stm32f103xb.h	/^#define ADC_HTR_HT_Msk /;"	d
ADC_HTR_HT_Pos	target/stm32f103xb.h	/^#define ADC_HTR_HT_Pos /;"	d
ADC_HTR_HT	target/stm32f103xb.h	/^#define ADC_HTR_HT /;"	d
ADC_JDR1_JDATA_Msk	target/stm32f103xb.h	/^#define ADC_JDR1_JDATA_Msk /;"	d
ADC_JDR1_JDATA_Pos	target/stm32f103xb.h	/^#define ADC_JDR1_JDATA_Pos /;"	d
ADC_JDR1_JDATA	target/stm32f103xb.h	/^#define ADC_JDR1_JDATA /;"	d
ADC_JDR2_JDATA_Msk	target/stm32f103xb.h	/^#define ADC_JDR2_JDATA_Msk /;"	d
ADC_JDR2_JDATA_Pos	target/stm32f103xb.h	/^#define ADC_JDR2_JDATA_Pos /;"	d
ADC_JDR2_JDATA	target/stm32f103xb.h	/^#define ADC_JDR2_JDATA /;"	d
ADC_JDR3_JDATA_Msk	target/stm32f103xb.h	/^#define ADC_JDR3_JDATA_Msk /;"	d
ADC_JDR3_JDATA_Pos	target/stm32f103xb.h	/^#define ADC_JDR3_JDATA_Pos /;"	d
ADC_JDR3_JDATA	target/stm32f103xb.h	/^#define ADC_JDR3_JDATA /;"	d
ADC_JDR4_JDATA_Msk	target/stm32f103xb.h	/^#define ADC_JDR4_JDATA_Msk /;"	d
ADC_JDR4_JDATA_Pos	target/stm32f103xb.h	/^#define ADC_JDR4_JDATA_Pos /;"	d
ADC_JDR4_JDATA	target/stm32f103xb.h	/^#define ADC_JDR4_JDATA /;"	d
ADC_JOFR1_JOFFSET1_Msk	target/stm32f103xb.h	/^#define ADC_JOFR1_JOFFSET1_Msk /;"	d
ADC_JOFR1_JOFFSET1_Pos	target/stm32f103xb.h	/^#define ADC_JOFR1_JOFFSET1_Pos /;"	d
ADC_JOFR1_JOFFSET1	target/stm32f103xb.h	/^#define ADC_JOFR1_JOFFSET1 /;"	d
ADC_JOFR2_JOFFSET2_Msk	target/stm32f103xb.h	/^#define ADC_JOFR2_JOFFSET2_Msk /;"	d
ADC_JOFR2_JOFFSET2_Pos	target/stm32f103xb.h	/^#define ADC_JOFR2_JOFFSET2_Pos /;"	d
ADC_JOFR2_JOFFSET2	target/stm32f103xb.h	/^#define ADC_JOFR2_JOFFSET2 /;"	d
ADC_JOFR3_JOFFSET3_Msk	target/stm32f103xb.h	/^#define ADC_JOFR3_JOFFSET3_Msk /;"	d
ADC_JOFR3_JOFFSET3_Pos	target/stm32f103xb.h	/^#define ADC_JOFR3_JOFFSET3_Pos /;"	d
ADC_JOFR3_JOFFSET3	target/stm32f103xb.h	/^#define ADC_JOFR3_JOFFSET3 /;"	d
ADC_JOFR4_JOFFSET4_Msk	target/stm32f103xb.h	/^#define ADC_JOFR4_JOFFSET4_Msk /;"	d
ADC_JOFR4_JOFFSET4_Pos	target/stm32f103xb.h	/^#define ADC_JOFR4_JOFFSET4_Pos /;"	d
ADC_JOFR4_JOFFSET4	target/stm32f103xb.h	/^#define ADC_JOFR4_JOFFSET4 /;"	d
ADC_JSQR_JL_0	target/stm32f103xb.h	/^#define ADC_JSQR_JL_0 /;"	d
ADC_JSQR_JL_1	target/stm32f103xb.h	/^#define ADC_JSQR_JL_1 /;"	d
ADC_JSQR_JL_Msk	target/stm32f103xb.h	/^#define ADC_JSQR_JL_Msk /;"	d
ADC_JSQR_JL_Pos	target/stm32f103xb.h	/^#define ADC_JSQR_JL_Pos /;"	d
ADC_JSQR_JL	target/stm32f103xb.h	/^#define ADC_JSQR_JL /;"	d
ADC_JSQR_JSQ1_0	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_0 /;"	d
ADC_JSQR_JSQ1_1	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_1 /;"	d
ADC_JSQR_JSQ1_2	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_2 /;"	d
ADC_JSQR_JSQ1_3	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_3 /;"	d
ADC_JSQR_JSQ1_4	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_4 /;"	d
ADC_JSQR_JSQ1_Msk	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_Msk /;"	d
ADC_JSQR_JSQ1_Pos	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1_Pos /;"	d
ADC_JSQR_JSQ1	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ1 /;"	d
ADC_JSQR_JSQ2_0	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_0 /;"	d
ADC_JSQR_JSQ2_1	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_1 /;"	d
ADC_JSQR_JSQ2_2	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_2 /;"	d
ADC_JSQR_JSQ2_3	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_3 /;"	d
ADC_JSQR_JSQ2_4	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_4 /;"	d
ADC_JSQR_JSQ2_Msk	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_Msk /;"	d
ADC_JSQR_JSQ2_Pos	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2_Pos /;"	d
ADC_JSQR_JSQ2	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ2 /;"	d
ADC_JSQR_JSQ3_0	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_0 /;"	d
ADC_JSQR_JSQ3_1	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_1 /;"	d
ADC_JSQR_JSQ3_2	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_2 /;"	d
ADC_JSQR_JSQ3_3	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_3 /;"	d
ADC_JSQR_JSQ3_4	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_4 /;"	d
ADC_JSQR_JSQ3_Msk	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_Msk /;"	d
ADC_JSQR_JSQ3_Pos	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3_Pos /;"	d
ADC_JSQR_JSQ3	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ3 /;"	d
ADC_JSQR_JSQ4_0	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_0 /;"	d
ADC_JSQR_JSQ4_1	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_1 /;"	d
ADC_JSQR_JSQ4_2	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_2 /;"	d
ADC_JSQR_JSQ4_3	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_3 /;"	d
ADC_JSQR_JSQ4_4	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_4 /;"	d
ADC_JSQR_JSQ4_Msk	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_Msk /;"	d
ADC_JSQR_JSQ4_Pos	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4_Pos /;"	d
ADC_JSQR_JSQ4	target/stm32f103xb.h	/^#define ADC_JSQR_JSQ4 /;"	d
ADC_LTR_LT_Msk	target/stm32f103xb.h	/^#define ADC_LTR_LT_Msk /;"	d
ADC_LTR_LT_Pos	target/stm32f103xb.h	/^#define ADC_LTR_LT_Pos /;"	d
ADC_LTR_LT	target/stm32f103xb.h	/^#define ADC_LTR_LT /;"	d
ADC_MULTIMODE_SUPPORT	target/stm32f103xb.h	/^#define ADC_MULTIMODE_SUPPORT /;"	d
ADC_SMPR1_SMP10_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP10_0 /;"	d
ADC_SMPR1_SMP10_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP10_1 /;"	d
ADC_SMPR1_SMP10_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP10_2 /;"	d
ADC_SMPR1_SMP10_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP10_Msk /;"	d
ADC_SMPR1_SMP10_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP10_Pos /;"	d
ADC_SMPR1_SMP10	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP10 /;"	d
ADC_SMPR1_SMP11_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP11_0 /;"	d
ADC_SMPR1_SMP11_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP11_1 /;"	d
ADC_SMPR1_SMP11_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP11_2 /;"	d
ADC_SMPR1_SMP11_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP11_Msk /;"	d
ADC_SMPR1_SMP11_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP11_Pos /;"	d
ADC_SMPR1_SMP11	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP11 /;"	d
ADC_SMPR1_SMP12_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP12_0 /;"	d
ADC_SMPR1_SMP12_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP12_1 /;"	d
ADC_SMPR1_SMP12_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP12_2 /;"	d
ADC_SMPR1_SMP12_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP12_Msk /;"	d
ADC_SMPR1_SMP12_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP12_Pos /;"	d
ADC_SMPR1_SMP12	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP12 /;"	d
ADC_SMPR1_SMP13_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP13_0 /;"	d
ADC_SMPR1_SMP13_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP13_1 /;"	d
ADC_SMPR1_SMP13_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP13_2 /;"	d
ADC_SMPR1_SMP13_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP13_Msk /;"	d
ADC_SMPR1_SMP13_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP13_Pos /;"	d
ADC_SMPR1_SMP13	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP13 /;"	d
ADC_SMPR1_SMP14_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP14_0 /;"	d
ADC_SMPR1_SMP14_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP14_1 /;"	d
ADC_SMPR1_SMP14_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP14_2 /;"	d
ADC_SMPR1_SMP14_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP14_Msk /;"	d
ADC_SMPR1_SMP14_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP14_Pos /;"	d
ADC_SMPR1_SMP14	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP14 /;"	d
ADC_SMPR1_SMP15_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP15_0 /;"	d
ADC_SMPR1_SMP15_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP15_1 /;"	d
ADC_SMPR1_SMP15_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP15_2 /;"	d
ADC_SMPR1_SMP15_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP15_Msk /;"	d
ADC_SMPR1_SMP15_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP15_Pos /;"	d
ADC_SMPR1_SMP15	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP15 /;"	d
ADC_SMPR1_SMP16_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP16_0 /;"	d
ADC_SMPR1_SMP16_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP16_1 /;"	d
ADC_SMPR1_SMP16_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP16_2 /;"	d
ADC_SMPR1_SMP16_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP16_Msk /;"	d
ADC_SMPR1_SMP16_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP16_Pos /;"	d
ADC_SMPR1_SMP16	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP16 /;"	d
ADC_SMPR1_SMP17_0	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP17_0 /;"	d
ADC_SMPR1_SMP17_1	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP17_1 /;"	d
ADC_SMPR1_SMP17_2	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP17_2 /;"	d
ADC_SMPR1_SMP17_Msk	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP17_Msk /;"	d
ADC_SMPR1_SMP17_Pos	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP17_Pos /;"	d
ADC_SMPR1_SMP17	target/stm32f103xb.h	/^#define ADC_SMPR1_SMP17 /;"	d
ADC_SMPR2_SMP0_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP0_0 /;"	d
ADC_SMPR2_SMP0_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP0_1 /;"	d
ADC_SMPR2_SMP0_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP0_2 /;"	d
ADC_SMPR2_SMP0_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP0_Msk /;"	d
ADC_SMPR2_SMP0_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP0_Pos /;"	d
ADC_SMPR2_SMP0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP0 /;"	d
ADC_SMPR2_SMP1_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP1_0 /;"	d
ADC_SMPR2_SMP1_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP1_1 /;"	d
ADC_SMPR2_SMP1_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP1_2 /;"	d
ADC_SMPR2_SMP1_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP1_Msk /;"	d
ADC_SMPR2_SMP1_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP1_Pos /;"	d
ADC_SMPR2_SMP1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP1 /;"	d
ADC_SMPR2_SMP2_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP2_0 /;"	d
ADC_SMPR2_SMP2_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP2_1 /;"	d
ADC_SMPR2_SMP2_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP2_2 /;"	d
ADC_SMPR2_SMP2_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP2_Msk /;"	d
ADC_SMPR2_SMP2_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP2_Pos /;"	d
ADC_SMPR2_SMP2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP2 /;"	d
ADC_SMPR2_SMP3_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP3_0 /;"	d
ADC_SMPR2_SMP3_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP3_1 /;"	d
ADC_SMPR2_SMP3_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP3_2 /;"	d
ADC_SMPR2_SMP3_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP3_Msk /;"	d
ADC_SMPR2_SMP3_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP3_Pos /;"	d
ADC_SMPR2_SMP3	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP3 /;"	d
ADC_SMPR2_SMP4_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP4_0 /;"	d
ADC_SMPR2_SMP4_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP4_1 /;"	d
ADC_SMPR2_SMP4_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP4_2 /;"	d
ADC_SMPR2_SMP4_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP4_Msk /;"	d
ADC_SMPR2_SMP4_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP4_Pos /;"	d
ADC_SMPR2_SMP4	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP4 /;"	d
ADC_SMPR2_SMP5_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP5_0 /;"	d
ADC_SMPR2_SMP5_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP5_1 /;"	d
ADC_SMPR2_SMP5_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP5_2 /;"	d
ADC_SMPR2_SMP5_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP5_Msk /;"	d
ADC_SMPR2_SMP5_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP5_Pos /;"	d
ADC_SMPR2_SMP5	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP5 /;"	d
ADC_SMPR2_SMP6_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP6_0 /;"	d
ADC_SMPR2_SMP6_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP6_1 /;"	d
ADC_SMPR2_SMP6_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP6_2 /;"	d
ADC_SMPR2_SMP6_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP6_Msk /;"	d
ADC_SMPR2_SMP6_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP6_Pos /;"	d
ADC_SMPR2_SMP6	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP6 /;"	d
ADC_SMPR2_SMP7_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP7_0 /;"	d
ADC_SMPR2_SMP7_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP7_1 /;"	d
ADC_SMPR2_SMP7_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP7_2 /;"	d
ADC_SMPR2_SMP7_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP7_Msk /;"	d
ADC_SMPR2_SMP7_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP7_Pos /;"	d
ADC_SMPR2_SMP7	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP7 /;"	d
ADC_SMPR2_SMP8_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP8_0 /;"	d
ADC_SMPR2_SMP8_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP8_1 /;"	d
ADC_SMPR2_SMP8_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP8_2 /;"	d
ADC_SMPR2_SMP8_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP8_Msk /;"	d
ADC_SMPR2_SMP8_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP8_Pos /;"	d
ADC_SMPR2_SMP8	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP8 /;"	d
ADC_SMPR2_SMP9_0	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP9_0 /;"	d
ADC_SMPR2_SMP9_1	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP9_1 /;"	d
ADC_SMPR2_SMP9_2	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP9_2 /;"	d
ADC_SMPR2_SMP9_Msk	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP9_Msk /;"	d
ADC_SMPR2_SMP9_Pos	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP9_Pos /;"	d
ADC_SMPR2_SMP9	target/stm32f103xb.h	/^#define ADC_SMPR2_SMP9 /;"	d
ADC_SQR1_L_0	target/stm32f103xb.h	/^#define ADC_SQR1_L_0 /;"	d
ADC_SQR1_L_1	target/stm32f103xb.h	/^#define ADC_SQR1_L_1 /;"	d
ADC_SQR1_L_2	target/stm32f103xb.h	/^#define ADC_SQR1_L_2 /;"	d
ADC_SQR1_L_3	target/stm32f103xb.h	/^#define ADC_SQR1_L_3 /;"	d
ADC_SQR1_L_Msk	target/stm32f103xb.h	/^#define ADC_SQR1_L_Msk /;"	d
ADC_SQR1_L_Pos	target/stm32f103xb.h	/^#define ADC_SQR1_L_Pos /;"	d
ADC_SQR1_L	target/stm32f103xb.h	/^#define ADC_SQR1_L /;"	d
ADC_SQR1_SQ13_0	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_0 /;"	d
ADC_SQR1_SQ13_1	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_1 /;"	d
ADC_SQR1_SQ13_2	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_2 /;"	d
ADC_SQR1_SQ13_3	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_3 /;"	d
ADC_SQR1_SQ13_4	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_4 /;"	d
ADC_SQR1_SQ13_Msk	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_Msk /;"	d
ADC_SQR1_SQ13_Pos	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13_Pos /;"	d
ADC_SQR1_SQ13	target/stm32f103xb.h	/^#define ADC_SQR1_SQ13 /;"	d
ADC_SQR1_SQ14_0	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_0 /;"	d
ADC_SQR1_SQ14_1	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_1 /;"	d
ADC_SQR1_SQ14_2	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_2 /;"	d
ADC_SQR1_SQ14_3	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_3 /;"	d
ADC_SQR1_SQ14_4	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_4 /;"	d
ADC_SQR1_SQ14_Msk	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_Msk /;"	d
ADC_SQR1_SQ14_Pos	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14_Pos /;"	d
ADC_SQR1_SQ14	target/stm32f103xb.h	/^#define ADC_SQR1_SQ14 /;"	d
ADC_SQR1_SQ15_0	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_0 /;"	d
ADC_SQR1_SQ15_1	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_1 /;"	d
ADC_SQR1_SQ15_2	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_2 /;"	d
ADC_SQR1_SQ15_3	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_3 /;"	d
ADC_SQR1_SQ15_4	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_4 /;"	d
ADC_SQR1_SQ15_Msk	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_Msk /;"	d
ADC_SQR1_SQ15_Pos	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15_Pos /;"	d
ADC_SQR1_SQ15	target/stm32f103xb.h	/^#define ADC_SQR1_SQ15 /;"	d
ADC_SQR1_SQ16_0	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_0 /;"	d
ADC_SQR1_SQ16_1	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_1 /;"	d
ADC_SQR1_SQ16_2	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_2 /;"	d
ADC_SQR1_SQ16_3	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_3 /;"	d
ADC_SQR1_SQ16_4	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_4 /;"	d
ADC_SQR1_SQ16_Msk	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_Msk /;"	d
ADC_SQR1_SQ16_Pos	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16_Pos /;"	d
ADC_SQR1_SQ16	target/stm32f103xb.h	/^#define ADC_SQR1_SQ16 /;"	d
ADC_SQR2_SQ10_0	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_0 /;"	d
ADC_SQR2_SQ10_1	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_1 /;"	d
ADC_SQR2_SQ10_2	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_2 /;"	d
ADC_SQR2_SQ10_3	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_3 /;"	d
ADC_SQR2_SQ10_4	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_4 /;"	d
ADC_SQR2_SQ10_Msk	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_Msk /;"	d
ADC_SQR2_SQ10_Pos	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10_Pos /;"	d
ADC_SQR2_SQ10	target/stm32f103xb.h	/^#define ADC_SQR2_SQ10 /;"	d
ADC_SQR2_SQ11_0	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_0 /;"	d
ADC_SQR2_SQ11_1	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_1 /;"	d
ADC_SQR2_SQ11_2	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_2 /;"	d
ADC_SQR2_SQ11_3	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_3 /;"	d
ADC_SQR2_SQ11_4	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_4 /;"	d
ADC_SQR2_SQ11_Msk	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_Msk /;"	d
ADC_SQR2_SQ11_Pos	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11_Pos /;"	d
ADC_SQR2_SQ11	target/stm32f103xb.h	/^#define ADC_SQR2_SQ11 /;"	d
ADC_SQR2_SQ12_0	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_0 /;"	d
ADC_SQR2_SQ12_1	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_1 /;"	d
ADC_SQR2_SQ12_2	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_2 /;"	d
ADC_SQR2_SQ12_3	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_3 /;"	d
ADC_SQR2_SQ12_4	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_4 /;"	d
ADC_SQR2_SQ12_Msk	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_Msk /;"	d
ADC_SQR2_SQ12_Pos	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12_Pos /;"	d
ADC_SQR2_SQ12	target/stm32f103xb.h	/^#define ADC_SQR2_SQ12 /;"	d
ADC_SQR2_SQ7_0	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_0 /;"	d
ADC_SQR2_SQ7_1	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_1 /;"	d
ADC_SQR2_SQ7_2	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_2 /;"	d
ADC_SQR2_SQ7_3	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_3 /;"	d
ADC_SQR2_SQ7_4	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_4 /;"	d
ADC_SQR2_SQ7_Msk	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_Msk /;"	d
ADC_SQR2_SQ7_Pos	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7_Pos /;"	d
ADC_SQR2_SQ7	target/stm32f103xb.h	/^#define ADC_SQR2_SQ7 /;"	d
ADC_SQR2_SQ8_0	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_0 /;"	d
ADC_SQR2_SQ8_1	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_1 /;"	d
ADC_SQR2_SQ8_2	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_2 /;"	d
ADC_SQR2_SQ8_3	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_3 /;"	d
ADC_SQR2_SQ8_4	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_4 /;"	d
ADC_SQR2_SQ8_Msk	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_Msk /;"	d
ADC_SQR2_SQ8_Pos	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8_Pos /;"	d
ADC_SQR2_SQ8	target/stm32f103xb.h	/^#define ADC_SQR2_SQ8 /;"	d
ADC_SQR2_SQ9_0	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_0 /;"	d
ADC_SQR2_SQ9_1	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_1 /;"	d
ADC_SQR2_SQ9_2	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_2 /;"	d
ADC_SQR2_SQ9_3	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_3 /;"	d
ADC_SQR2_SQ9_4	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_4 /;"	d
ADC_SQR2_SQ9_Msk	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_Msk /;"	d
ADC_SQR2_SQ9_Pos	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9_Pos /;"	d
ADC_SQR2_SQ9	target/stm32f103xb.h	/^#define ADC_SQR2_SQ9 /;"	d
ADC_SQR3_SQ1_0	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_0 /;"	d
ADC_SQR3_SQ1_1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_1 /;"	d
ADC_SQR3_SQ1_2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_2 /;"	d
ADC_SQR3_SQ1_3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_3 /;"	d
ADC_SQR3_SQ1_4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_4 /;"	d
ADC_SQR3_SQ1_Msk	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_Msk /;"	d
ADC_SQR3_SQ1_Pos	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1_Pos /;"	d
ADC_SQR3_SQ1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ1 /;"	d
ADC_SQR3_SQ2_0	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_0 /;"	d
ADC_SQR3_SQ2_1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_1 /;"	d
ADC_SQR3_SQ2_2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_2 /;"	d
ADC_SQR3_SQ2_3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_3 /;"	d
ADC_SQR3_SQ2_4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_4 /;"	d
ADC_SQR3_SQ2_Msk	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_Msk /;"	d
ADC_SQR3_SQ2_Pos	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2_Pos /;"	d
ADC_SQR3_SQ2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ2 /;"	d
ADC_SQR3_SQ3_0	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_0 /;"	d
ADC_SQR3_SQ3_1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_1 /;"	d
ADC_SQR3_SQ3_2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_2 /;"	d
ADC_SQR3_SQ3_3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_3 /;"	d
ADC_SQR3_SQ3_4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_4 /;"	d
ADC_SQR3_SQ3_Msk	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_Msk /;"	d
ADC_SQR3_SQ3_Pos	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3_Pos /;"	d
ADC_SQR3_SQ3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ3 /;"	d
ADC_SQR3_SQ4_0	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_0 /;"	d
ADC_SQR3_SQ4_1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_1 /;"	d
ADC_SQR3_SQ4_2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_2 /;"	d
ADC_SQR3_SQ4_3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_3 /;"	d
ADC_SQR3_SQ4_4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_4 /;"	d
ADC_SQR3_SQ4_Msk	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_Msk /;"	d
ADC_SQR3_SQ4_Pos	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4_Pos /;"	d
ADC_SQR3_SQ4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ4 /;"	d
ADC_SQR3_SQ5_0	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_0 /;"	d
ADC_SQR3_SQ5_1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_1 /;"	d
ADC_SQR3_SQ5_2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_2 /;"	d
ADC_SQR3_SQ5_3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_3 /;"	d
ADC_SQR3_SQ5_4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_4 /;"	d
ADC_SQR3_SQ5_Msk	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_Msk /;"	d
ADC_SQR3_SQ5_Pos	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5_Pos /;"	d
ADC_SQR3_SQ5	target/stm32f103xb.h	/^#define ADC_SQR3_SQ5 /;"	d
ADC_SQR3_SQ6_0	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_0 /;"	d
ADC_SQR3_SQ6_1	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_1 /;"	d
ADC_SQR3_SQ6_2	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_2 /;"	d
ADC_SQR3_SQ6_3	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_3 /;"	d
ADC_SQR3_SQ6_4	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_4 /;"	d
ADC_SQR3_SQ6_Msk	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_Msk /;"	d
ADC_SQR3_SQ6_Pos	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6_Pos /;"	d
ADC_SQR3_SQ6	target/stm32f103xb.h	/^#define ADC_SQR3_SQ6 /;"	d
ADC_SR_AWD_Msk	target/stm32f103xb.h	/^#define ADC_SR_AWD_Msk /;"	d
ADC_SR_AWD_Pos	target/stm32f103xb.h	/^#define ADC_SR_AWD_Pos /;"	d
ADC_SR_AWD	target/stm32f103xb.h	/^#define ADC_SR_AWD /;"	d
ADC_SR_EOC	target/stm32f103xb.h	/^#define  ADC_SR_EOC /;"	d
ADC_SR_EOS_Msk	target/stm32f103xb.h	/^#define ADC_SR_EOS_Msk /;"	d
ADC_SR_EOS_Pos	target/stm32f103xb.h	/^#define ADC_SR_EOS_Pos /;"	d
ADC_SR_EOS	target/stm32f103xb.h	/^#define ADC_SR_EOS /;"	d
ADC_SR_JEOC	target/stm32f103xb.h	/^#define  ADC_SR_JEOC /;"	d
ADC_SR_JEOS_Msk	target/stm32f103xb.h	/^#define ADC_SR_JEOS_Msk /;"	d
ADC_SR_JEOS_Pos	target/stm32f103xb.h	/^#define ADC_SR_JEOS_Pos /;"	d
ADC_SR_JEOS	target/stm32f103xb.h	/^#define ADC_SR_JEOS /;"	d
ADC_SR_JSTRT_Msk	target/stm32f103xb.h	/^#define ADC_SR_JSTRT_Msk /;"	d
ADC_SR_JSTRT_Pos	target/stm32f103xb.h	/^#define ADC_SR_JSTRT_Pos /;"	d
ADC_SR_JSTRT	target/stm32f103xb.h	/^#define ADC_SR_JSTRT /;"	d
ADC_SR_STRT_Msk	target/stm32f103xb.h	/^#define ADC_SR_STRT_Msk /;"	d
ADC_SR_STRT_Pos	target/stm32f103xb.h	/^#define ADC_SR_STRT_Pos /;"	d
ADC_SR_STRT	target/stm32f103xb.h	/^#define ADC_SR_STRT /;"	d
ADC_TypeDef	target/stm32f103xb.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0208
AFIO_BASE	target/stm32f103xb.h	/^#define AFIO_BASE /;"	d
AFIO_EVCR_EVOE_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_EVOE_Msk /;"	d
AFIO_EVCR_EVOE_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_EVOE_Pos /;"	d
AFIO_EVCR_EVOE	target/stm32f103xb.h	/^#define AFIO_EVCR_EVOE /;"	d
AFIO_EVCR_PIN_0	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_0 /;"	d
AFIO_EVCR_PIN_1	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_1 /;"	d
AFIO_EVCR_PIN_2	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_2 /;"	d
AFIO_EVCR_PIN_3	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_3 /;"	d
AFIO_EVCR_PIN_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_Msk /;"	d
AFIO_EVCR_PIN_PX0	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX0 /;"	d
AFIO_EVCR_PIN_PX10_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX10_Msk /;"	d
AFIO_EVCR_PIN_PX10_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX10_Pos /;"	d
AFIO_EVCR_PIN_PX10	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX10 /;"	d
AFIO_EVCR_PIN_PX11_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX11_Msk /;"	d
AFIO_EVCR_PIN_PX11_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX11_Pos /;"	d
AFIO_EVCR_PIN_PX11	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX11 /;"	d
AFIO_EVCR_PIN_PX12_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX12_Msk /;"	d
AFIO_EVCR_PIN_PX12_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX12_Pos /;"	d
AFIO_EVCR_PIN_PX12	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX12 /;"	d
AFIO_EVCR_PIN_PX13_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX13_Msk /;"	d
AFIO_EVCR_PIN_PX13_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX13_Pos /;"	d
AFIO_EVCR_PIN_PX13	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX13 /;"	d
AFIO_EVCR_PIN_PX14_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX14_Msk /;"	d
AFIO_EVCR_PIN_PX14_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX14_Pos /;"	d
AFIO_EVCR_PIN_PX14	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX14 /;"	d
AFIO_EVCR_PIN_PX15_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX15_Msk /;"	d
AFIO_EVCR_PIN_PX15_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX15_Pos /;"	d
AFIO_EVCR_PIN_PX15	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX15 /;"	d
AFIO_EVCR_PIN_PX1_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX1_Msk /;"	d
AFIO_EVCR_PIN_PX1_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX1_Pos /;"	d
AFIO_EVCR_PIN_PX1	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX1 /;"	d
AFIO_EVCR_PIN_PX2_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX2_Msk /;"	d
AFIO_EVCR_PIN_PX2_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX2_Pos /;"	d
AFIO_EVCR_PIN_PX2	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX2 /;"	d
AFIO_EVCR_PIN_PX3_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX3_Msk /;"	d
AFIO_EVCR_PIN_PX3_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX3_Pos /;"	d
AFIO_EVCR_PIN_PX3	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX3 /;"	d
AFIO_EVCR_PIN_PX4_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX4_Msk /;"	d
AFIO_EVCR_PIN_PX4_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX4_Pos /;"	d
AFIO_EVCR_PIN_PX4	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX4 /;"	d
AFIO_EVCR_PIN_PX5_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX5_Msk /;"	d
AFIO_EVCR_PIN_PX5_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX5_Pos /;"	d
AFIO_EVCR_PIN_PX5	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX5 /;"	d
AFIO_EVCR_PIN_PX6_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX6_Msk /;"	d
AFIO_EVCR_PIN_PX6_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX6_Pos /;"	d
AFIO_EVCR_PIN_PX6	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX6 /;"	d
AFIO_EVCR_PIN_PX7_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX7_Msk /;"	d
AFIO_EVCR_PIN_PX7_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX7_Pos /;"	d
AFIO_EVCR_PIN_PX7	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX7 /;"	d
AFIO_EVCR_PIN_PX8_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX8_Msk /;"	d
AFIO_EVCR_PIN_PX8_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX8_Pos /;"	d
AFIO_EVCR_PIN_PX8	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX8 /;"	d
AFIO_EVCR_PIN_PX9_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX9_Msk /;"	d
AFIO_EVCR_PIN_PX9_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX9_Pos /;"	d
AFIO_EVCR_PIN_PX9	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_PX9 /;"	d
AFIO_EVCR_PIN_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN_Pos /;"	d
AFIO_EVCR_PIN	target/stm32f103xb.h	/^#define AFIO_EVCR_PIN /;"	d
AFIO_EVCR_PORT_0	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_0 /;"	d
AFIO_EVCR_PORT_1	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_1 /;"	d
AFIO_EVCR_PORT_2	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_2 /;"	d
AFIO_EVCR_PORT_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_Msk /;"	d
AFIO_EVCR_PORT_PA	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PA /;"	d
AFIO_EVCR_PORT_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PB_Msk /;"	d
AFIO_EVCR_PORT_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PB_Pos /;"	d
AFIO_EVCR_PORT_PB	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PB /;"	d
AFIO_EVCR_PORT_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PC_Msk /;"	d
AFIO_EVCR_PORT_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PC_Pos /;"	d
AFIO_EVCR_PORT_PC	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PC /;"	d
AFIO_EVCR_PORT_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PD_Msk /;"	d
AFIO_EVCR_PORT_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PD_Pos /;"	d
AFIO_EVCR_PORT_PD	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PD /;"	d
AFIO_EVCR_PORT_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PE_Msk /;"	d
AFIO_EVCR_PORT_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PE_Pos /;"	d
AFIO_EVCR_PORT_PE	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_PE /;"	d
AFIO_EVCR_PORT_Pos	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT_Pos /;"	d
AFIO_EVCR_PORT	target/stm32f103xb.h	/^#define AFIO_EVCR_PORT /;"	d
AFIO_EXTICR1_EXTI0_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_Msk /;"	d
AFIO_EXTICR1_EXTI0_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PA /;"	d
AFIO_EXTICR1_EXTI0_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PB_Msk /;"	d
AFIO_EXTICR1_EXTI0_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PB_Pos /;"	d
AFIO_EXTICR1_EXTI0_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PB /;"	d
AFIO_EXTICR1_EXTI0_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PC_Msk /;"	d
AFIO_EXTICR1_EXTI0_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PC_Pos /;"	d
AFIO_EXTICR1_EXTI0_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PC /;"	d
AFIO_EXTICR1_EXTI0_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PD_Msk /;"	d
AFIO_EXTICR1_EXTI0_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PD_Pos /;"	d
AFIO_EXTICR1_EXTI0_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PD /;"	d
AFIO_EXTICR1_EXTI0_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PE_Msk /;"	d
AFIO_EXTICR1_EXTI0_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PE_Pos /;"	d
AFIO_EXTICR1_EXTI0_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PE /;"	d
AFIO_EXTICR1_EXTI0_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PF_Msk /;"	d
AFIO_EXTICR1_EXTI0_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PF_Pos /;"	d
AFIO_EXTICR1_EXTI0_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PF /;"	d
AFIO_EXTICR1_EXTI0_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PG_Msk /;"	d
AFIO_EXTICR1_EXTI0_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PG_Pos /;"	d
AFIO_EXTICR1_EXTI0_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_PG /;"	d
AFIO_EXTICR1_EXTI0_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0_Pos /;"	d
AFIO_EXTICR1_EXTI0	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI0 /;"	d
AFIO_EXTICR1_EXTI1_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_Msk /;"	d
AFIO_EXTICR1_EXTI1_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PA /;"	d
AFIO_EXTICR1_EXTI1_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PB_Msk /;"	d
AFIO_EXTICR1_EXTI1_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PB_Pos /;"	d
AFIO_EXTICR1_EXTI1_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PB /;"	d
AFIO_EXTICR1_EXTI1_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PC_Msk /;"	d
AFIO_EXTICR1_EXTI1_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PC_Pos /;"	d
AFIO_EXTICR1_EXTI1_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PC /;"	d
AFIO_EXTICR1_EXTI1_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PD_Msk /;"	d
AFIO_EXTICR1_EXTI1_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PD_Pos /;"	d
AFIO_EXTICR1_EXTI1_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PD /;"	d
AFIO_EXTICR1_EXTI1_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PE_Msk /;"	d
AFIO_EXTICR1_EXTI1_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PE_Pos /;"	d
AFIO_EXTICR1_EXTI1_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PE /;"	d
AFIO_EXTICR1_EXTI1_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PF_Msk /;"	d
AFIO_EXTICR1_EXTI1_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PF_Pos /;"	d
AFIO_EXTICR1_EXTI1_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PF /;"	d
AFIO_EXTICR1_EXTI1_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PG_Msk /;"	d
AFIO_EXTICR1_EXTI1_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PG_Pos /;"	d
AFIO_EXTICR1_EXTI1_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_PG /;"	d
AFIO_EXTICR1_EXTI1_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1_Pos /;"	d
AFIO_EXTICR1_EXTI1	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI1 /;"	d
AFIO_EXTICR1_EXTI2_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_Msk /;"	d
AFIO_EXTICR1_EXTI2_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PA /;"	d
AFIO_EXTICR1_EXTI2_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PB_Msk /;"	d
AFIO_EXTICR1_EXTI2_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PB_Pos /;"	d
AFIO_EXTICR1_EXTI2_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PB /;"	d
AFIO_EXTICR1_EXTI2_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PC_Msk /;"	d
AFIO_EXTICR1_EXTI2_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PC_Pos /;"	d
AFIO_EXTICR1_EXTI2_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PC /;"	d
AFIO_EXTICR1_EXTI2_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PD_Msk /;"	d
AFIO_EXTICR1_EXTI2_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PD_Pos /;"	d
AFIO_EXTICR1_EXTI2_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PD /;"	d
AFIO_EXTICR1_EXTI2_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PE_Msk /;"	d
AFIO_EXTICR1_EXTI2_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PE_Pos /;"	d
AFIO_EXTICR1_EXTI2_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PE /;"	d
AFIO_EXTICR1_EXTI2_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PF_Msk /;"	d
AFIO_EXTICR1_EXTI2_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PF_Pos /;"	d
AFIO_EXTICR1_EXTI2_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PF /;"	d
AFIO_EXTICR1_EXTI2_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PG_Msk /;"	d
AFIO_EXTICR1_EXTI2_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PG_Pos /;"	d
AFIO_EXTICR1_EXTI2_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_PG /;"	d
AFIO_EXTICR1_EXTI2_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2_Pos /;"	d
AFIO_EXTICR1_EXTI2	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI2 /;"	d
AFIO_EXTICR1_EXTI3_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_Msk /;"	d
AFIO_EXTICR1_EXTI3_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PA /;"	d
AFIO_EXTICR1_EXTI3_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PB_Msk /;"	d
AFIO_EXTICR1_EXTI3_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PB_Pos /;"	d
AFIO_EXTICR1_EXTI3_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PB /;"	d
AFIO_EXTICR1_EXTI3_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PC_Msk /;"	d
AFIO_EXTICR1_EXTI3_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PC_Pos /;"	d
AFIO_EXTICR1_EXTI3_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PC /;"	d
AFIO_EXTICR1_EXTI3_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PD_Msk /;"	d
AFIO_EXTICR1_EXTI3_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PD_Pos /;"	d
AFIO_EXTICR1_EXTI3_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PD /;"	d
AFIO_EXTICR1_EXTI3_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PE_Msk /;"	d
AFIO_EXTICR1_EXTI3_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PE_Pos /;"	d
AFIO_EXTICR1_EXTI3_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PE /;"	d
AFIO_EXTICR1_EXTI3_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PF_Msk /;"	d
AFIO_EXTICR1_EXTI3_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PF_Pos /;"	d
AFIO_EXTICR1_EXTI3_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PF /;"	d
AFIO_EXTICR1_EXTI3_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PG_Msk /;"	d
AFIO_EXTICR1_EXTI3_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PG_Pos /;"	d
AFIO_EXTICR1_EXTI3_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_PG /;"	d
AFIO_EXTICR1_EXTI3_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3_Pos /;"	d
AFIO_EXTICR1_EXTI3	target/stm32f103xb.h	/^#define AFIO_EXTICR1_EXTI3 /;"	d
AFIO_EXTICR2_EXTI4_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_Msk /;"	d
AFIO_EXTICR2_EXTI4_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PA /;"	d
AFIO_EXTICR2_EXTI4_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PB_Msk /;"	d
AFIO_EXTICR2_EXTI4_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PB_Pos /;"	d
AFIO_EXTICR2_EXTI4_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PB /;"	d
AFIO_EXTICR2_EXTI4_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PC_Msk /;"	d
AFIO_EXTICR2_EXTI4_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PC_Pos /;"	d
AFIO_EXTICR2_EXTI4_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PC /;"	d
AFIO_EXTICR2_EXTI4_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PD_Msk /;"	d
AFIO_EXTICR2_EXTI4_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PD_Pos /;"	d
AFIO_EXTICR2_EXTI4_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PD /;"	d
AFIO_EXTICR2_EXTI4_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PE_Msk /;"	d
AFIO_EXTICR2_EXTI4_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PE_Pos /;"	d
AFIO_EXTICR2_EXTI4_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PE /;"	d
AFIO_EXTICR2_EXTI4_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PF_Msk /;"	d
AFIO_EXTICR2_EXTI4_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PF_Pos /;"	d
AFIO_EXTICR2_EXTI4_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PF /;"	d
AFIO_EXTICR2_EXTI4_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PG_Msk /;"	d
AFIO_EXTICR2_EXTI4_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PG_Pos /;"	d
AFIO_EXTICR2_EXTI4_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_PG /;"	d
AFIO_EXTICR2_EXTI4_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4_Pos /;"	d
AFIO_EXTICR2_EXTI4	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI4 /;"	d
AFIO_EXTICR2_EXTI5_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_Msk /;"	d
AFIO_EXTICR2_EXTI5_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PA /;"	d
AFIO_EXTICR2_EXTI5_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PB_Msk /;"	d
AFIO_EXTICR2_EXTI5_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PB_Pos /;"	d
AFIO_EXTICR2_EXTI5_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PB /;"	d
AFIO_EXTICR2_EXTI5_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PC_Msk /;"	d
AFIO_EXTICR2_EXTI5_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PC_Pos /;"	d
AFIO_EXTICR2_EXTI5_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PC /;"	d
AFIO_EXTICR2_EXTI5_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PD_Msk /;"	d
AFIO_EXTICR2_EXTI5_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PD_Pos /;"	d
AFIO_EXTICR2_EXTI5_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PD /;"	d
AFIO_EXTICR2_EXTI5_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PE_Msk /;"	d
AFIO_EXTICR2_EXTI5_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PE_Pos /;"	d
AFIO_EXTICR2_EXTI5_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PE /;"	d
AFIO_EXTICR2_EXTI5_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PF_Msk /;"	d
AFIO_EXTICR2_EXTI5_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PF_Pos /;"	d
AFIO_EXTICR2_EXTI5_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PF /;"	d
AFIO_EXTICR2_EXTI5_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PG_Msk /;"	d
AFIO_EXTICR2_EXTI5_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PG_Pos /;"	d
AFIO_EXTICR2_EXTI5_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_PG /;"	d
AFIO_EXTICR2_EXTI5_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5_Pos /;"	d
AFIO_EXTICR2_EXTI5	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI5 /;"	d
AFIO_EXTICR2_EXTI6_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_Msk /;"	d
AFIO_EXTICR2_EXTI6_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PA /;"	d
AFIO_EXTICR2_EXTI6_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PB_Msk /;"	d
AFIO_EXTICR2_EXTI6_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PB_Pos /;"	d
AFIO_EXTICR2_EXTI6_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PB /;"	d
AFIO_EXTICR2_EXTI6_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PC_Msk /;"	d
AFIO_EXTICR2_EXTI6_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PC_Pos /;"	d
AFIO_EXTICR2_EXTI6_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PC /;"	d
AFIO_EXTICR2_EXTI6_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PD_Msk /;"	d
AFIO_EXTICR2_EXTI6_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PD_Pos /;"	d
AFIO_EXTICR2_EXTI6_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PD /;"	d
AFIO_EXTICR2_EXTI6_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PE_Msk /;"	d
AFIO_EXTICR2_EXTI6_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PE_Pos /;"	d
AFIO_EXTICR2_EXTI6_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PE /;"	d
AFIO_EXTICR2_EXTI6_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PF_Msk /;"	d
AFIO_EXTICR2_EXTI6_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PF_Pos /;"	d
AFIO_EXTICR2_EXTI6_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PF /;"	d
AFIO_EXTICR2_EXTI6_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PG_Msk /;"	d
AFIO_EXTICR2_EXTI6_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PG_Pos /;"	d
AFIO_EXTICR2_EXTI6_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_PG /;"	d
AFIO_EXTICR2_EXTI6_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6_Pos /;"	d
AFIO_EXTICR2_EXTI6	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI6 /;"	d
AFIO_EXTICR2_EXTI7_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_Msk /;"	d
AFIO_EXTICR2_EXTI7_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PA /;"	d
AFIO_EXTICR2_EXTI7_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PB_Msk /;"	d
AFIO_EXTICR2_EXTI7_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PB_Pos /;"	d
AFIO_EXTICR2_EXTI7_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PB /;"	d
AFIO_EXTICR2_EXTI7_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PC_Msk /;"	d
AFIO_EXTICR2_EXTI7_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PC_Pos /;"	d
AFIO_EXTICR2_EXTI7_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PC /;"	d
AFIO_EXTICR2_EXTI7_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PD_Msk /;"	d
AFIO_EXTICR2_EXTI7_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PD_Pos /;"	d
AFIO_EXTICR2_EXTI7_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PD /;"	d
AFIO_EXTICR2_EXTI7_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PE_Msk /;"	d
AFIO_EXTICR2_EXTI7_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PE_Pos /;"	d
AFIO_EXTICR2_EXTI7_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PE /;"	d
AFIO_EXTICR2_EXTI7_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PF_Msk /;"	d
AFIO_EXTICR2_EXTI7_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PF_Pos /;"	d
AFIO_EXTICR2_EXTI7_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PF /;"	d
AFIO_EXTICR2_EXTI7_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PG_Msk /;"	d
AFIO_EXTICR2_EXTI7_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PG_Pos /;"	d
AFIO_EXTICR2_EXTI7_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_PG /;"	d
AFIO_EXTICR2_EXTI7_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7_Pos /;"	d
AFIO_EXTICR2_EXTI7	target/stm32f103xb.h	/^#define AFIO_EXTICR2_EXTI7 /;"	d
AFIO_EXTICR3_EXTI10_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_Msk /;"	d
AFIO_EXTICR3_EXTI10_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PA /;"	d
AFIO_EXTICR3_EXTI10_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PB_Msk /;"	d
AFIO_EXTICR3_EXTI10_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PB_Pos /;"	d
AFIO_EXTICR3_EXTI10_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PB /;"	d
AFIO_EXTICR3_EXTI10_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PC_Msk /;"	d
AFIO_EXTICR3_EXTI10_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PC_Pos /;"	d
AFIO_EXTICR3_EXTI10_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PC /;"	d
AFIO_EXTICR3_EXTI10_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PD_Msk /;"	d
AFIO_EXTICR3_EXTI10_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PD_Pos /;"	d
AFIO_EXTICR3_EXTI10_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PD /;"	d
AFIO_EXTICR3_EXTI10_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PE_Msk /;"	d
AFIO_EXTICR3_EXTI10_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PE_Pos /;"	d
AFIO_EXTICR3_EXTI10_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PE /;"	d
AFIO_EXTICR3_EXTI10_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PF_Msk /;"	d
AFIO_EXTICR3_EXTI10_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PF_Pos /;"	d
AFIO_EXTICR3_EXTI10_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PF /;"	d
AFIO_EXTICR3_EXTI10_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PG_Msk /;"	d
AFIO_EXTICR3_EXTI10_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PG_Pos /;"	d
AFIO_EXTICR3_EXTI10_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_PG /;"	d
AFIO_EXTICR3_EXTI10_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10_Pos /;"	d
AFIO_EXTICR3_EXTI10	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI10 /;"	d
AFIO_EXTICR3_EXTI11_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_Msk /;"	d
AFIO_EXTICR3_EXTI11_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PA /;"	d
AFIO_EXTICR3_EXTI11_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PB_Msk /;"	d
AFIO_EXTICR3_EXTI11_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PB_Pos /;"	d
AFIO_EXTICR3_EXTI11_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PB /;"	d
AFIO_EXTICR3_EXTI11_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PC_Msk /;"	d
AFIO_EXTICR3_EXTI11_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PC_Pos /;"	d
AFIO_EXTICR3_EXTI11_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PC /;"	d
AFIO_EXTICR3_EXTI11_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PD_Msk /;"	d
AFIO_EXTICR3_EXTI11_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PD_Pos /;"	d
AFIO_EXTICR3_EXTI11_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PD /;"	d
AFIO_EXTICR3_EXTI11_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PE_Msk /;"	d
AFIO_EXTICR3_EXTI11_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PE_Pos /;"	d
AFIO_EXTICR3_EXTI11_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PE /;"	d
AFIO_EXTICR3_EXTI11_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PF_Msk /;"	d
AFIO_EXTICR3_EXTI11_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PF_Pos /;"	d
AFIO_EXTICR3_EXTI11_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PF /;"	d
AFIO_EXTICR3_EXTI11_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PG_Msk /;"	d
AFIO_EXTICR3_EXTI11_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PG_Pos /;"	d
AFIO_EXTICR3_EXTI11_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_PG /;"	d
AFIO_EXTICR3_EXTI11_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11_Pos /;"	d
AFIO_EXTICR3_EXTI11	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI11 /;"	d
AFIO_EXTICR3_EXTI8_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_Msk /;"	d
AFIO_EXTICR3_EXTI8_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PA /;"	d
AFIO_EXTICR3_EXTI8_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PB_Msk /;"	d
AFIO_EXTICR3_EXTI8_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PB_Pos /;"	d
AFIO_EXTICR3_EXTI8_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PB /;"	d
AFIO_EXTICR3_EXTI8_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PC_Msk /;"	d
AFIO_EXTICR3_EXTI8_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PC_Pos /;"	d
AFIO_EXTICR3_EXTI8_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PC /;"	d
AFIO_EXTICR3_EXTI8_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PD_Msk /;"	d
AFIO_EXTICR3_EXTI8_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PD_Pos /;"	d
AFIO_EXTICR3_EXTI8_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PD /;"	d
AFIO_EXTICR3_EXTI8_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PE_Msk /;"	d
AFIO_EXTICR3_EXTI8_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PE_Pos /;"	d
AFIO_EXTICR3_EXTI8_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PE /;"	d
AFIO_EXTICR3_EXTI8_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PF_Msk /;"	d
AFIO_EXTICR3_EXTI8_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PF_Pos /;"	d
AFIO_EXTICR3_EXTI8_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PF /;"	d
AFIO_EXTICR3_EXTI8_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PG_Msk /;"	d
AFIO_EXTICR3_EXTI8_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PG_Pos /;"	d
AFIO_EXTICR3_EXTI8_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_PG /;"	d
AFIO_EXTICR3_EXTI8_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8_Pos /;"	d
AFIO_EXTICR3_EXTI8	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI8 /;"	d
AFIO_EXTICR3_EXTI9_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_Msk /;"	d
AFIO_EXTICR3_EXTI9_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PA /;"	d
AFIO_EXTICR3_EXTI9_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PB_Msk /;"	d
AFIO_EXTICR3_EXTI9_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PB_Pos /;"	d
AFIO_EXTICR3_EXTI9_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PB /;"	d
AFIO_EXTICR3_EXTI9_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PC_Msk /;"	d
AFIO_EXTICR3_EXTI9_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PC_Pos /;"	d
AFIO_EXTICR3_EXTI9_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PC /;"	d
AFIO_EXTICR3_EXTI9_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PD_Msk /;"	d
AFIO_EXTICR3_EXTI9_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PD_Pos /;"	d
AFIO_EXTICR3_EXTI9_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PD /;"	d
AFIO_EXTICR3_EXTI9_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PE_Msk /;"	d
AFIO_EXTICR3_EXTI9_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PE_Pos /;"	d
AFIO_EXTICR3_EXTI9_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PE /;"	d
AFIO_EXTICR3_EXTI9_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PF_Msk /;"	d
AFIO_EXTICR3_EXTI9_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PF_Pos /;"	d
AFIO_EXTICR3_EXTI9_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PF /;"	d
AFIO_EXTICR3_EXTI9_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PG_Msk /;"	d
AFIO_EXTICR3_EXTI9_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PG_Pos /;"	d
AFIO_EXTICR3_EXTI9_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_PG /;"	d
AFIO_EXTICR3_EXTI9_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9_Pos /;"	d
AFIO_EXTICR3_EXTI9	target/stm32f103xb.h	/^#define AFIO_EXTICR3_EXTI9 /;"	d
AFIO_EXTICR4_EXTI12_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_Msk /;"	d
AFIO_EXTICR4_EXTI12_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PA /;"	d
AFIO_EXTICR4_EXTI12_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PB_Msk /;"	d
AFIO_EXTICR4_EXTI12_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PB_Pos /;"	d
AFIO_EXTICR4_EXTI12_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PB /;"	d
AFIO_EXTICR4_EXTI12_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PC_Msk /;"	d
AFIO_EXTICR4_EXTI12_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PC_Pos /;"	d
AFIO_EXTICR4_EXTI12_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PC /;"	d
AFIO_EXTICR4_EXTI12_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PD_Msk /;"	d
AFIO_EXTICR4_EXTI12_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PD_Pos /;"	d
AFIO_EXTICR4_EXTI12_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PD /;"	d
AFIO_EXTICR4_EXTI12_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PE_Msk /;"	d
AFIO_EXTICR4_EXTI12_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PE_Pos /;"	d
AFIO_EXTICR4_EXTI12_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PE /;"	d
AFIO_EXTICR4_EXTI12_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PF_Msk /;"	d
AFIO_EXTICR4_EXTI12_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PF_Pos /;"	d
AFIO_EXTICR4_EXTI12_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PF /;"	d
AFIO_EXTICR4_EXTI12_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PG_Msk /;"	d
AFIO_EXTICR4_EXTI12_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PG_Pos /;"	d
AFIO_EXTICR4_EXTI12_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_PG /;"	d
AFIO_EXTICR4_EXTI12_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12_Pos /;"	d
AFIO_EXTICR4_EXTI12	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI12 /;"	d
AFIO_EXTICR4_EXTI13_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_Msk /;"	d
AFIO_EXTICR4_EXTI13_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PA /;"	d
AFIO_EXTICR4_EXTI13_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PB_Msk /;"	d
AFIO_EXTICR4_EXTI13_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PB_Pos /;"	d
AFIO_EXTICR4_EXTI13_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PB /;"	d
AFIO_EXTICR4_EXTI13_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PC_Msk /;"	d
AFIO_EXTICR4_EXTI13_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PC_Pos /;"	d
AFIO_EXTICR4_EXTI13_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PC /;"	d
AFIO_EXTICR4_EXTI13_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PD_Msk /;"	d
AFIO_EXTICR4_EXTI13_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PD_Pos /;"	d
AFIO_EXTICR4_EXTI13_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PD /;"	d
AFIO_EXTICR4_EXTI13_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PE_Msk /;"	d
AFIO_EXTICR4_EXTI13_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PE_Pos /;"	d
AFIO_EXTICR4_EXTI13_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PE /;"	d
AFIO_EXTICR4_EXTI13_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PF_Msk /;"	d
AFIO_EXTICR4_EXTI13_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PF_Pos /;"	d
AFIO_EXTICR4_EXTI13_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PF /;"	d
AFIO_EXTICR4_EXTI13_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PG_Msk /;"	d
AFIO_EXTICR4_EXTI13_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PG_Pos /;"	d
AFIO_EXTICR4_EXTI13_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_PG /;"	d
AFIO_EXTICR4_EXTI13_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13_Pos /;"	d
AFIO_EXTICR4_EXTI13	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI13 /;"	d
AFIO_EXTICR4_EXTI14_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_Msk /;"	d
AFIO_EXTICR4_EXTI14_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PA /;"	d
AFIO_EXTICR4_EXTI14_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PB_Msk /;"	d
AFIO_EXTICR4_EXTI14_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PB_Pos /;"	d
AFIO_EXTICR4_EXTI14_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PB /;"	d
AFIO_EXTICR4_EXTI14_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PC_Msk /;"	d
AFIO_EXTICR4_EXTI14_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PC_Pos /;"	d
AFIO_EXTICR4_EXTI14_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PC /;"	d
AFIO_EXTICR4_EXTI14_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PD_Msk /;"	d
AFIO_EXTICR4_EXTI14_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PD_Pos /;"	d
AFIO_EXTICR4_EXTI14_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PD /;"	d
AFIO_EXTICR4_EXTI14_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PE_Msk /;"	d
AFIO_EXTICR4_EXTI14_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PE_Pos /;"	d
AFIO_EXTICR4_EXTI14_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PE /;"	d
AFIO_EXTICR4_EXTI14_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PF_Msk /;"	d
AFIO_EXTICR4_EXTI14_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PF_Pos /;"	d
AFIO_EXTICR4_EXTI14_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PF /;"	d
AFIO_EXTICR4_EXTI14_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PG_Msk /;"	d
AFIO_EXTICR4_EXTI14_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PG_Pos /;"	d
AFIO_EXTICR4_EXTI14_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_PG /;"	d
AFIO_EXTICR4_EXTI14_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14_Pos /;"	d
AFIO_EXTICR4_EXTI14	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI14 /;"	d
AFIO_EXTICR4_EXTI15_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_Msk /;"	d
AFIO_EXTICR4_EXTI15_PA	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PA /;"	d
AFIO_EXTICR4_EXTI15_PB_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PB_Msk /;"	d
AFIO_EXTICR4_EXTI15_PB_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PB_Pos /;"	d
AFIO_EXTICR4_EXTI15_PB	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PB /;"	d
AFIO_EXTICR4_EXTI15_PC_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PC_Msk /;"	d
AFIO_EXTICR4_EXTI15_PC_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PC_Pos /;"	d
AFIO_EXTICR4_EXTI15_PC	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PC /;"	d
AFIO_EXTICR4_EXTI15_PD_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PD_Msk /;"	d
AFIO_EXTICR4_EXTI15_PD_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PD_Pos /;"	d
AFIO_EXTICR4_EXTI15_PD	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PD /;"	d
AFIO_EXTICR4_EXTI15_PE_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PE_Msk /;"	d
AFIO_EXTICR4_EXTI15_PE_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PE_Pos /;"	d
AFIO_EXTICR4_EXTI15_PE	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PE /;"	d
AFIO_EXTICR4_EXTI15_PF_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PF_Msk /;"	d
AFIO_EXTICR4_EXTI15_PF_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PF_Pos /;"	d
AFIO_EXTICR4_EXTI15_PF	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PF /;"	d
AFIO_EXTICR4_EXTI15_PG_Msk	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PG_Msk /;"	d
AFIO_EXTICR4_EXTI15_PG_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PG_Pos /;"	d
AFIO_EXTICR4_EXTI15_PG	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_PG /;"	d
AFIO_EXTICR4_EXTI15_Pos	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15_Pos /;"	d
AFIO_EXTICR4_EXTI15	target/stm32f103xb.h	/^#define AFIO_EXTICR4_EXTI15 /;"	d
AFIO_MAPR_CAN_REMAP_0	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_0 /;"	d
AFIO_MAPR_CAN_REMAP_1	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_1 /;"	d
AFIO_MAPR_CAN_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_Msk /;"	d
AFIO_MAPR_CAN_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_Pos /;"	d
AFIO_MAPR_CAN_REMAP_REMAP1	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP1 /;"	d
AFIO_MAPR_CAN_REMAP_REMAP2_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP2_Msk /;"	d
AFIO_MAPR_CAN_REMAP_REMAP2_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP2_Pos /;"	d
AFIO_MAPR_CAN_REMAP_REMAP2	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP2 /;"	d
AFIO_MAPR_CAN_REMAP_REMAP3_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP3_Msk /;"	d
AFIO_MAPR_CAN_REMAP_REMAP3_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP3_Pos /;"	d
AFIO_MAPR_CAN_REMAP_REMAP3	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP_REMAP3 /;"	d
AFIO_MAPR_CAN_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_CAN_REMAP /;"	d
AFIO_MAPR_I2C1_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_I2C1_REMAP_Msk /;"	d
AFIO_MAPR_I2C1_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_I2C1_REMAP_Pos /;"	d
AFIO_MAPR_I2C1_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_I2C1_REMAP /;"	d
AFIO_MAPR_PD01_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_PD01_REMAP_Msk /;"	d
AFIO_MAPR_PD01_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_PD01_REMAP_Pos /;"	d
AFIO_MAPR_PD01_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_PD01_REMAP /;"	d
AFIO_MAPR_SPI1_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_SPI1_REMAP_Msk /;"	d
AFIO_MAPR_SPI1_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_SPI1_REMAP_Pos /;"	d
AFIO_MAPR_SPI1_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_SPI1_REMAP /;"	d
AFIO_MAPR_SWJ_CFG_0	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_0 /;"	d
AFIO_MAPR_SWJ_CFG_1	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_1 /;"	d
AFIO_MAPR_SWJ_CFG_2	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_2 /;"	d
AFIO_MAPR_SWJ_CFG_DISABLE_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_DISABLE_Msk /;"	d
AFIO_MAPR_SWJ_CFG_DISABLE_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_DISABLE_Pos /;"	d
AFIO_MAPR_SWJ_CFG_DISABLE	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_DISABLE /;"	d
AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk /;"	d
AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos /;"	d
AFIO_MAPR_SWJ_CFG_JTAGDISABLE	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE /;"	d
AFIO_MAPR_SWJ_CFG_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_Msk /;"	d
AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk /;"	d
AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos /;"	d
AFIO_MAPR_SWJ_CFG_NOJNTRST	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_NOJNTRST /;"	d
AFIO_MAPR_SWJ_CFG_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_Pos /;"	d
AFIO_MAPR_SWJ_CFG_RESET	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG_RESET /;"	d
AFIO_MAPR_SWJ_CFG	target/stm32f103xb.h	/^#define AFIO_MAPR_SWJ_CFG /;"	d
AFIO_MAPR_TIM1_REMAP_0	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_0 /;"	d
AFIO_MAPR_TIM1_REMAP_1	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_1 /;"	d
AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk /;"	d
AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos /;"	d
AFIO_MAPR_TIM1_REMAP_FULLREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_FULLREMAP /;"	d
AFIO_MAPR_TIM1_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_Msk /;"	d
AFIO_MAPR_TIM1_REMAP_NOREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_NOREMAP /;"	d
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk /;"	d
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos /;"	d
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP /;"	d
AFIO_MAPR_TIM1_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP_Pos /;"	d
AFIO_MAPR_TIM1_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM1_REMAP /;"	d
AFIO_MAPR_TIM2_REMAP_0	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_0 /;"	d
AFIO_MAPR_TIM2_REMAP_1	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_1 /;"	d
AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk /;"	d
AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos /;"	d
AFIO_MAPR_TIM2_REMAP_FULLREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_FULLREMAP /;"	d
AFIO_MAPR_TIM2_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_Msk /;"	d
AFIO_MAPR_TIM2_REMAP_NOREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_NOREMAP /;"	d
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk /;"	d
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos /;"	d
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 /;"	d
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk /;"	d
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos /;"	d
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 /;"	d
AFIO_MAPR_TIM2_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP_Pos /;"	d
AFIO_MAPR_TIM2_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM2_REMAP /;"	d
AFIO_MAPR_TIM3_REMAP_0	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_0 /;"	d
AFIO_MAPR_TIM3_REMAP_1	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_1 /;"	d
AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk /;"	d
AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos /;"	d
AFIO_MAPR_TIM3_REMAP_FULLREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_FULLREMAP /;"	d
AFIO_MAPR_TIM3_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_Msk /;"	d
AFIO_MAPR_TIM3_REMAP_NOREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_NOREMAP /;"	d
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk /;"	d
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos /;"	d
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP /;"	d
AFIO_MAPR_TIM3_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP_Pos /;"	d
AFIO_MAPR_TIM3_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM3_REMAP /;"	d
AFIO_MAPR_TIM4_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM4_REMAP_Msk /;"	d
AFIO_MAPR_TIM4_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM4_REMAP_Pos /;"	d
AFIO_MAPR_TIM4_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_TIM4_REMAP /;"	d
AFIO_MAPR_USART1_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_USART1_REMAP_Msk /;"	d
AFIO_MAPR_USART1_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_USART1_REMAP_Pos /;"	d
AFIO_MAPR_USART1_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_USART1_REMAP /;"	d
AFIO_MAPR_USART2_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_USART2_REMAP_Msk /;"	d
AFIO_MAPR_USART2_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_USART2_REMAP_Pos /;"	d
AFIO_MAPR_USART2_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_USART2_REMAP /;"	d
AFIO_MAPR_USART3_REMAP_0	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_0 /;"	d
AFIO_MAPR_USART3_REMAP_1	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_1 /;"	d
AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk /;"	d
AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos /;"	d
AFIO_MAPR_USART3_REMAP_FULLREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_FULLREMAP /;"	d
AFIO_MAPR_USART3_REMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_Msk /;"	d
AFIO_MAPR_USART3_REMAP_NOREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_NOREMAP /;"	d
AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk /;"	d
AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos /;"	d
AFIO_MAPR_USART3_REMAP_PARTIALREMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP /;"	d
AFIO_MAPR_USART3_REMAP_Pos	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP_Pos /;"	d
AFIO_MAPR_USART3_REMAP	target/stm32f103xb.h	/^#define AFIO_MAPR_USART3_REMAP /;"	d
AFIO_TypeDef	target/stm32f103xb.h	/^} AFIO_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1108
AFIO	target/stm32f103xb.h	/^#define AFIO /;"	d
AHBENR	target/stm32f103xb.h	/^  __IO uint32_t AHBENR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
AHBPERIPH_BASE	target/stm32f103xb.h	/^#define AHBPERIPH_BASE /;"	d
ALRH	target/stm32f103xb.h	/^  __IO uint32_t ALRH;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
ALRL	target/stm32f103xb.h	/^  __IO uint32_t ALRL;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
APB1ENR	target/stm32f103xb.h	/^  __IO uint32_t APB1ENR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
APB1PERIPH_BASE	target/stm32f103xb.h	/^#define APB1PERIPH_BASE /;"	d
APB1RSTR	target/stm32f103xb.h	/^  __IO uint32_t APB1RSTR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
APB2ENR	target/stm32f103xb.h	/^  __IO uint32_t APB2ENR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
APB2PERIPH_BASE	target/stm32f103xb.h	/^#define APB2PERIPH_BASE /;"	d
APB2RSTR	target/stm32f103xb.h	/^  __IO uint32_t APB2RSTR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
ARG	target/stm32f103xb.h	/^  __IO uint32_t ARG;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
ARR	target/stm32f103xb.h	/^  __IO uint32_t ARR;             \/*!< TIM auto-reload register,                    Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
AR	target/stm32f103xb.h	/^  __IO uint32_t AR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
BDCR	target/stm32f103xb.h	/^  __IO uint32_t BDCR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
BDTR	target/stm32f103xb.h	/^  __IO uint32_t BDTR;            \/*!< TIM break and dead-time register,            Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
BKP_BASE	target/stm32f103xb.h	/^#define BKP_BASE /;"	d
BKP_CR_TPAL_Msk	target/stm32f103xb.h	/^#define BKP_CR_TPAL_Msk /;"	d
BKP_CR_TPAL_Pos	target/stm32f103xb.h	/^#define BKP_CR_TPAL_Pos /;"	d
BKP_CR_TPAL	target/stm32f103xb.h	/^#define BKP_CR_TPAL /;"	d
BKP_CR_TPE_Msk	target/stm32f103xb.h	/^#define BKP_CR_TPE_Msk /;"	d
BKP_CR_TPE_Pos	target/stm32f103xb.h	/^#define BKP_CR_TPE_Pos /;"	d
BKP_CR_TPE	target/stm32f103xb.h	/^#define BKP_CR_TPE /;"	d
BKP_CSR_CTE_Msk	target/stm32f103xb.h	/^#define BKP_CSR_CTE_Msk /;"	d
BKP_CSR_CTE_Pos	target/stm32f103xb.h	/^#define BKP_CSR_CTE_Pos /;"	d
BKP_CSR_CTE	target/stm32f103xb.h	/^#define BKP_CSR_CTE /;"	d
BKP_CSR_CTI_Msk	target/stm32f103xb.h	/^#define BKP_CSR_CTI_Msk /;"	d
BKP_CSR_CTI_Pos	target/stm32f103xb.h	/^#define BKP_CSR_CTI_Pos /;"	d
BKP_CSR_CTI	target/stm32f103xb.h	/^#define BKP_CSR_CTI /;"	d
BKP_CSR_TEF_Msk	target/stm32f103xb.h	/^#define BKP_CSR_TEF_Msk /;"	d
BKP_CSR_TEF_Pos	target/stm32f103xb.h	/^#define BKP_CSR_TEF_Pos /;"	d
BKP_CSR_TEF	target/stm32f103xb.h	/^#define BKP_CSR_TEF /;"	d
BKP_CSR_TIF_Msk	target/stm32f103xb.h	/^#define BKP_CSR_TIF_Msk /;"	d
BKP_CSR_TIF_Pos	target/stm32f103xb.h	/^#define BKP_CSR_TIF_Pos /;"	d
BKP_CSR_TIF	target/stm32f103xb.h	/^#define BKP_CSR_TIF /;"	d
BKP_CSR_TPIE_Msk	target/stm32f103xb.h	/^#define BKP_CSR_TPIE_Msk /;"	d
BKP_CSR_TPIE_Pos	target/stm32f103xb.h	/^#define BKP_CSR_TPIE_Pos /;"	d
BKP_CSR_TPIE	target/stm32f103xb.h	/^#define BKP_CSR_TPIE /;"	d
BKP_DR10_D_Msk	target/stm32f103xb.h	/^#define BKP_DR10_D_Msk /;"	d
BKP_DR10_D_Pos	target/stm32f103xb.h	/^#define BKP_DR10_D_Pos /;"	d
BKP_DR10_D	target/stm32f103xb.h	/^#define BKP_DR10_D /;"	d
BKP_DR1_D_Msk	target/stm32f103xb.h	/^#define BKP_DR1_D_Msk /;"	d
BKP_DR1_D_Pos	target/stm32f103xb.h	/^#define BKP_DR1_D_Pos /;"	d
BKP_DR1_D	target/stm32f103xb.h	/^#define BKP_DR1_D /;"	d
BKP_DR2_D_Msk	target/stm32f103xb.h	/^#define BKP_DR2_D_Msk /;"	d
BKP_DR2_D_Pos	target/stm32f103xb.h	/^#define BKP_DR2_D_Pos /;"	d
BKP_DR2_D	target/stm32f103xb.h	/^#define BKP_DR2_D /;"	d
BKP_DR3_D_Msk	target/stm32f103xb.h	/^#define BKP_DR3_D_Msk /;"	d
BKP_DR3_D_Pos	target/stm32f103xb.h	/^#define BKP_DR3_D_Pos /;"	d
BKP_DR3_D	target/stm32f103xb.h	/^#define BKP_DR3_D /;"	d
BKP_DR4_D_Msk	target/stm32f103xb.h	/^#define BKP_DR4_D_Msk /;"	d
BKP_DR4_D_Pos	target/stm32f103xb.h	/^#define BKP_DR4_D_Pos /;"	d
BKP_DR4_D	target/stm32f103xb.h	/^#define BKP_DR4_D /;"	d
BKP_DR5_D_Msk	target/stm32f103xb.h	/^#define BKP_DR5_D_Msk /;"	d
BKP_DR5_D_Pos	target/stm32f103xb.h	/^#define BKP_DR5_D_Pos /;"	d
BKP_DR5_D	target/stm32f103xb.h	/^#define BKP_DR5_D /;"	d
BKP_DR6_D_Msk	target/stm32f103xb.h	/^#define BKP_DR6_D_Msk /;"	d
BKP_DR6_D_Pos	target/stm32f103xb.h	/^#define BKP_DR6_D_Pos /;"	d
BKP_DR6_D	target/stm32f103xb.h	/^#define BKP_DR6_D /;"	d
BKP_DR7_D_Msk	target/stm32f103xb.h	/^#define BKP_DR7_D_Msk /;"	d
BKP_DR7_D_Pos	target/stm32f103xb.h	/^#define BKP_DR7_D_Pos /;"	d
BKP_DR7_D	target/stm32f103xb.h	/^#define BKP_DR7_D /;"	d
BKP_DR8_D_Msk	target/stm32f103xb.h	/^#define BKP_DR8_D_Msk /;"	d
BKP_DR8_D_Pos	target/stm32f103xb.h	/^#define BKP_DR8_D_Pos /;"	d
BKP_DR8_D	target/stm32f103xb.h	/^#define BKP_DR8_D /;"	d
BKP_DR9_D_Msk	target/stm32f103xb.h	/^#define BKP_DR9_D_Msk /;"	d
BKP_DR9_D_Pos	target/stm32f103xb.h	/^#define BKP_DR9_D_Pos /;"	d
BKP_DR9_D	target/stm32f103xb.h	/^#define BKP_DR9_D /;"	d
BKP_RTCCR_ASOE_Msk	target/stm32f103xb.h	/^#define BKP_RTCCR_ASOE_Msk /;"	d
BKP_RTCCR_ASOE_Pos	target/stm32f103xb.h	/^#define BKP_RTCCR_ASOE_Pos /;"	d
BKP_RTCCR_ASOE	target/stm32f103xb.h	/^#define BKP_RTCCR_ASOE /;"	d
BKP_RTCCR_ASOS_Msk	target/stm32f103xb.h	/^#define BKP_RTCCR_ASOS_Msk /;"	d
BKP_RTCCR_ASOS_Pos	target/stm32f103xb.h	/^#define BKP_RTCCR_ASOS_Pos /;"	d
BKP_RTCCR_ASOS	target/stm32f103xb.h	/^#define BKP_RTCCR_ASOS /;"	d
BKP_RTCCR_CAL_Msk	target/stm32f103xb.h	/^#define BKP_RTCCR_CAL_Msk /;"	d
BKP_RTCCR_CAL_Pos	target/stm32f103xb.h	/^#define BKP_RTCCR_CAL_Pos /;"	d
BKP_RTCCR_CAL	target/stm32f103xb.h	/^#define BKP_RTCCR_CAL /;"	d
BKP_RTCCR_CCO_Msk	target/stm32f103xb.h	/^#define BKP_RTCCR_CCO_Msk /;"	d
BKP_RTCCR_CCO_Pos	target/stm32f103xb.h	/^#define BKP_RTCCR_CCO_Pos /;"	d
BKP_RTCCR_CCO	target/stm32f103xb.h	/^#define BKP_RTCCR_CCO /;"	d
BKP_TypeDef	target/stm32f103xb.h	/^} BKP_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0408
BKP	target/stm32f103xb.h	/^#define BKP /;"	d
BRR	target/stm32f103xb.h	/^  __IO uint32_t BRR;        \/*!< USART Baud rate register,                Address offset: 0x08 /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
BRR	target/stm32f103xb.h	/^  __IO uint32_t BRR;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
BSRR	target/stm32f103xb.h	/^  __IO uint32_t BSRR;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
BTABLE	target/stm32f103xb.h	/^  __IO uint16_t BTABLE;               \/*!< Buffer Table address register,             Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
BTR	target/stm32f103xb.h	/^  __IO uint32_t BTR;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
BusFault_Handler	Untitled Folder/sys_handlers.c	/^void BusFault_Handler(void)$/;"	f	typeref:typename:void
BusFault_IRQn	target/stm32f103xb.h	/^  BusFault_IRQn               = -11,    \/*!< 5 Cortex-M3 Bus Fault Interrupt                   /;"	e	enum:__anon72c4c37e0103
CAN1_BASE	target/stm32f103xb.h	/^#define CAN1_BASE /;"	d
CAN1_RX0_IRQHandler	target/stm32f103xb.h	/^#define CAN1_RX0_IRQHandler /;"	d
CAN1_RX0_IRQn	target/stm32f103xb.h	/^#define CAN1_RX0_IRQn /;"	d
CAN1_RX1_IRQn	target/stm32f103xb.h	/^  CAN1_RX1_IRQn               = 21,     \/*!< CAN1 RX1 Interrupt                                /;"	e	enum:__anon72c4c37e0103
CAN1_SCE_IRQn	target/stm32f103xb.h	/^  CAN1_SCE_IRQn               = 22,     \/*!< CAN1 SCE Interrupt                                /;"	e	enum:__anon72c4c37e0103
CAN1_TX_IRQHandler	target/stm32f103xb.h	/^#define CAN1_TX_IRQHandler /;"	d
CAN1_TX_IRQn	target/stm32f103xb.h	/^#define CAN1_TX_IRQn /;"	d
CAN1	target/stm32f103xb.h	/^#define CAN1 /;"	d
CAN_BTR_BRP_Msk	target/stm32f103xb.h	/^#define CAN_BTR_BRP_Msk /;"	d
CAN_BTR_BRP_Pos	target/stm32f103xb.h	/^#define CAN_BTR_BRP_Pos /;"	d
CAN_BTR_BRP	target/stm32f103xb.h	/^#define CAN_BTR_BRP /;"	d
CAN_BTR_LBKM_Msk	target/stm32f103xb.h	/^#define CAN_BTR_LBKM_Msk /;"	d
CAN_BTR_LBKM_Pos	target/stm32f103xb.h	/^#define CAN_BTR_LBKM_Pos /;"	d
CAN_BTR_LBKM	target/stm32f103xb.h	/^#define CAN_BTR_LBKM /;"	d
CAN_BTR_SILM_Msk	target/stm32f103xb.h	/^#define CAN_BTR_SILM_Msk /;"	d
CAN_BTR_SILM_Pos	target/stm32f103xb.h	/^#define CAN_BTR_SILM_Pos /;"	d
CAN_BTR_SILM	target/stm32f103xb.h	/^#define CAN_BTR_SILM /;"	d
CAN_BTR_SJW_0	target/stm32f103xb.h	/^#define CAN_BTR_SJW_0 /;"	d
CAN_BTR_SJW_1	target/stm32f103xb.h	/^#define CAN_BTR_SJW_1 /;"	d
CAN_BTR_SJW_Msk	target/stm32f103xb.h	/^#define CAN_BTR_SJW_Msk /;"	d
CAN_BTR_SJW_Pos	target/stm32f103xb.h	/^#define CAN_BTR_SJW_Pos /;"	d
CAN_BTR_SJW	target/stm32f103xb.h	/^#define CAN_BTR_SJW /;"	d
CAN_BTR_TS1_0	target/stm32f103xb.h	/^#define CAN_BTR_TS1_0 /;"	d
CAN_BTR_TS1_1	target/stm32f103xb.h	/^#define CAN_BTR_TS1_1 /;"	d
CAN_BTR_TS1_2	target/stm32f103xb.h	/^#define CAN_BTR_TS1_2 /;"	d
CAN_BTR_TS1_3	target/stm32f103xb.h	/^#define CAN_BTR_TS1_3 /;"	d
CAN_BTR_TS1_Msk	target/stm32f103xb.h	/^#define CAN_BTR_TS1_Msk /;"	d
CAN_BTR_TS1_Pos	target/stm32f103xb.h	/^#define CAN_BTR_TS1_Pos /;"	d
CAN_BTR_TS1	target/stm32f103xb.h	/^#define CAN_BTR_TS1 /;"	d
CAN_BTR_TS2_0	target/stm32f103xb.h	/^#define CAN_BTR_TS2_0 /;"	d
CAN_BTR_TS2_1	target/stm32f103xb.h	/^#define CAN_BTR_TS2_1 /;"	d
CAN_BTR_TS2_2	target/stm32f103xb.h	/^#define CAN_BTR_TS2_2 /;"	d
CAN_BTR_TS2_Msk	target/stm32f103xb.h	/^#define CAN_BTR_TS2_Msk /;"	d
CAN_BTR_TS2_Pos	target/stm32f103xb.h	/^#define CAN_BTR_TS2_Pos /;"	d
CAN_BTR_TS2	target/stm32f103xb.h	/^#define CAN_BTR_TS2 /;"	d
CAN_ESR_BOFF_Msk	target/stm32f103xb.h	/^#define CAN_ESR_BOFF_Msk /;"	d
CAN_ESR_BOFF_Pos	target/stm32f103xb.h	/^#define CAN_ESR_BOFF_Pos /;"	d
CAN_ESR_BOFF	target/stm32f103xb.h	/^#define CAN_ESR_BOFF /;"	d
CAN_ESR_EPVF_Msk	target/stm32f103xb.h	/^#define CAN_ESR_EPVF_Msk /;"	d
CAN_ESR_EPVF_Pos	target/stm32f103xb.h	/^#define CAN_ESR_EPVF_Pos /;"	d
CAN_ESR_EPVF	target/stm32f103xb.h	/^#define CAN_ESR_EPVF /;"	d
CAN_ESR_EWGF_Msk	target/stm32f103xb.h	/^#define CAN_ESR_EWGF_Msk /;"	d
CAN_ESR_EWGF_Pos	target/stm32f103xb.h	/^#define CAN_ESR_EWGF_Pos /;"	d
CAN_ESR_EWGF	target/stm32f103xb.h	/^#define CAN_ESR_EWGF /;"	d
CAN_ESR_LEC_0	target/stm32f103xb.h	/^#define CAN_ESR_LEC_0 /;"	d
CAN_ESR_LEC_1	target/stm32f103xb.h	/^#define CAN_ESR_LEC_1 /;"	d
CAN_ESR_LEC_2	target/stm32f103xb.h	/^#define CAN_ESR_LEC_2 /;"	d
CAN_ESR_LEC_Msk	target/stm32f103xb.h	/^#define CAN_ESR_LEC_Msk /;"	d
CAN_ESR_LEC_Pos	target/stm32f103xb.h	/^#define CAN_ESR_LEC_Pos /;"	d
CAN_ESR_LEC	target/stm32f103xb.h	/^#define CAN_ESR_LEC /;"	d
CAN_ESR_REC_Msk	target/stm32f103xb.h	/^#define CAN_ESR_REC_Msk /;"	d
CAN_ESR_REC_Pos	target/stm32f103xb.h	/^#define CAN_ESR_REC_Pos /;"	d
CAN_ESR_REC	target/stm32f103xb.h	/^#define CAN_ESR_REC /;"	d
CAN_ESR_TEC_Msk	target/stm32f103xb.h	/^#define CAN_ESR_TEC_Msk /;"	d
CAN_ESR_TEC_Pos	target/stm32f103xb.h	/^#define CAN_ESR_TEC_Pos /;"	d
CAN_ESR_TEC	target/stm32f103xb.h	/^#define CAN_ESR_TEC /;"	d
CAN_F0R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB0_Msk /;"	d
CAN_F0R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB0_Pos /;"	d
CAN_F0R1_FB0	target/stm32f103xb.h	/^#define CAN_F0R1_FB0 /;"	d
CAN_F0R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB10_Msk /;"	d
CAN_F0R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB10_Pos /;"	d
CAN_F0R1_FB10	target/stm32f103xb.h	/^#define CAN_F0R1_FB10 /;"	d
CAN_F0R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB11_Msk /;"	d
CAN_F0R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB11_Pos /;"	d
CAN_F0R1_FB11	target/stm32f103xb.h	/^#define CAN_F0R1_FB11 /;"	d
CAN_F0R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB12_Msk /;"	d
CAN_F0R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB12_Pos /;"	d
CAN_F0R1_FB12	target/stm32f103xb.h	/^#define CAN_F0R1_FB12 /;"	d
CAN_F0R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB13_Msk /;"	d
CAN_F0R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB13_Pos /;"	d
CAN_F0R1_FB13	target/stm32f103xb.h	/^#define CAN_F0R1_FB13 /;"	d
CAN_F0R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB14_Msk /;"	d
CAN_F0R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB14_Pos /;"	d
CAN_F0R1_FB14	target/stm32f103xb.h	/^#define CAN_F0R1_FB14 /;"	d
CAN_F0R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB15_Msk /;"	d
CAN_F0R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB15_Pos /;"	d
CAN_F0R1_FB15	target/stm32f103xb.h	/^#define CAN_F0R1_FB15 /;"	d
CAN_F0R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB16_Msk /;"	d
CAN_F0R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB16_Pos /;"	d
CAN_F0R1_FB16	target/stm32f103xb.h	/^#define CAN_F0R1_FB16 /;"	d
CAN_F0R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB17_Msk /;"	d
CAN_F0R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB17_Pos /;"	d
CAN_F0R1_FB17	target/stm32f103xb.h	/^#define CAN_F0R1_FB17 /;"	d
CAN_F0R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB18_Msk /;"	d
CAN_F0R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB18_Pos /;"	d
CAN_F0R1_FB18	target/stm32f103xb.h	/^#define CAN_F0R1_FB18 /;"	d
CAN_F0R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB19_Msk /;"	d
CAN_F0R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB19_Pos /;"	d
CAN_F0R1_FB19	target/stm32f103xb.h	/^#define CAN_F0R1_FB19 /;"	d
CAN_F0R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB1_Msk /;"	d
CAN_F0R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB1_Pos /;"	d
CAN_F0R1_FB1	target/stm32f103xb.h	/^#define CAN_F0R1_FB1 /;"	d
CAN_F0R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB20_Msk /;"	d
CAN_F0R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB20_Pos /;"	d
CAN_F0R1_FB20	target/stm32f103xb.h	/^#define CAN_F0R1_FB20 /;"	d
CAN_F0R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB21_Msk /;"	d
CAN_F0R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB21_Pos /;"	d
CAN_F0R1_FB21	target/stm32f103xb.h	/^#define CAN_F0R1_FB21 /;"	d
CAN_F0R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB22_Msk /;"	d
CAN_F0R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB22_Pos /;"	d
CAN_F0R1_FB22	target/stm32f103xb.h	/^#define CAN_F0R1_FB22 /;"	d
CAN_F0R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB23_Msk /;"	d
CAN_F0R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB23_Pos /;"	d
CAN_F0R1_FB23	target/stm32f103xb.h	/^#define CAN_F0R1_FB23 /;"	d
CAN_F0R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB24_Msk /;"	d
CAN_F0R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB24_Pos /;"	d
CAN_F0R1_FB24	target/stm32f103xb.h	/^#define CAN_F0R1_FB24 /;"	d
CAN_F0R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB25_Msk /;"	d
CAN_F0R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB25_Pos /;"	d
CAN_F0R1_FB25	target/stm32f103xb.h	/^#define CAN_F0R1_FB25 /;"	d
CAN_F0R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB26_Msk /;"	d
CAN_F0R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB26_Pos /;"	d
CAN_F0R1_FB26	target/stm32f103xb.h	/^#define CAN_F0R1_FB26 /;"	d
CAN_F0R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB27_Msk /;"	d
CAN_F0R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB27_Pos /;"	d
CAN_F0R1_FB27	target/stm32f103xb.h	/^#define CAN_F0R1_FB27 /;"	d
CAN_F0R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB28_Msk /;"	d
CAN_F0R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB28_Pos /;"	d
CAN_F0R1_FB28	target/stm32f103xb.h	/^#define CAN_F0R1_FB28 /;"	d
CAN_F0R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB29_Msk /;"	d
CAN_F0R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB29_Pos /;"	d
CAN_F0R1_FB29	target/stm32f103xb.h	/^#define CAN_F0R1_FB29 /;"	d
CAN_F0R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB2_Msk /;"	d
CAN_F0R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB2_Pos /;"	d
CAN_F0R1_FB2	target/stm32f103xb.h	/^#define CAN_F0R1_FB2 /;"	d
CAN_F0R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB30_Msk /;"	d
CAN_F0R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB30_Pos /;"	d
CAN_F0R1_FB30	target/stm32f103xb.h	/^#define CAN_F0R1_FB30 /;"	d
CAN_F0R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB31_Msk /;"	d
CAN_F0R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB31_Pos /;"	d
CAN_F0R1_FB31	target/stm32f103xb.h	/^#define CAN_F0R1_FB31 /;"	d
CAN_F0R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB3_Msk /;"	d
CAN_F0R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB3_Pos /;"	d
CAN_F0R1_FB3	target/stm32f103xb.h	/^#define CAN_F0R1_FB3 /;"	d
CAN_F0R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB4_Msk /;"	d
CAN_F0R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB4_Pos /;"	d
CAN_F0R1_FB4	target/stm32f103xb.h	/^#define CAN_F0R1_FB4 /;"	d
CAN_F0R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB5_Msk /;"	d
CAN_F0R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB5_Pos /;"	d
CAN_F0R1_FB5	target/stm32f103xb.h	/^#define CAN_F0R1_FB5 /;"	d
CAN_F0R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB6_Msk /;"	d
CAN_F0R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB6_Pos /;"	d
CAN_F0R1_FB6	target/stm32f103xb.h	/^#define CAN_F0R1_FB6 /;"	d
CAN_F0R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB7_Msk /;"	d
CAN_F0R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB7_Pos /;"	d
CAN_F0R1_FB7	target/stm32f103xb.h	/^#define CAN_F0R1_FB7 /;"	d
CAN_F0R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB8_Msk /;"	d
CAN_F0R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB8_Pos /;"	d
CAN_F0R1_FB8	target/stm32f103xb.h	/^#define CAN_F0R1_FB8 /;"	d
CAN_F0R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F0R1_FB9_Msk /;"	d
CAN_F0R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F0R1_FB9_Pos /;"	d
CAN_F0R1_FB9	target/stm32f103xb.h	/^#define CAN_F0R1_FB9 /;"	d
CAN_F0R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB0_Msk /;"	d
CAN_F0R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB0_Pos /;"	d
CAN_F0R2_FB0	target/stm32f103xb.h	/^#define CAN_F0R2_FB0 /;"	d
CAN_F0R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB10_Msk /;"	d
CAN_F0R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB10_Pos /;"	d
CAN_F0R2_FB10	target/stm32f103xb.h	/^#define CAN_F0R2_FB10 /;"	d
CAN_F0R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB11_Msk /;"	d
CAN_F0R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB11_Pos /;"	d
CAN_F0R2_FB11	target/stm32f103xb.h	/^#define CAN_F0R2_FB11 /;"	d
CAN_F0R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB12_Msk /;"	d
CAN_F0R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB12_Pos /;"	d
CAN_F0R2_FB12	target/stm32f103xb.h	/^#define CAN_F0R2_FB12 /;"	d
CAN_F0R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB13_Msk /;"	d
CAN_F0R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB13_Pos /;"	d
CAN_F0R2_FB13	target/stm32f103xb.h	/^#define CAN_F0R2_FB13 /;"	d
CAN_F0R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB14_Msk /;"	d
CAN_F0R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB14_Pos /;"	d
CAN_F0R2_FB14	target/stm32f103xb.h	/^#define CAN_F0R2_FB14 /;"	d
CAN_F0R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB15_Msk /;"	d
CAN_F0R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB15_Pos /;"	d
CAN_F0R2_FB15	target/stm32f103xb.h	/^#define CAN_F0R2_FB15 /;"	d
CAN_F0R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB16_Msk /;"	d
CAN_F0R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB16_Pos /;"	d
CAN_F0R2_FB16	target/stm32f103xb.h	/^#define CAN_F0R2_FB16 /;"	d
CAN_F0R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB17_Msk /;"	d
CAN_F0R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB17_Pos /;"	d
CAN_F0R2_FB17	target/stm32f103xb.h	/^#define CAN_F0R2_FB17 /;"	d
CAN_F0R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB18_Msk /;"	d
CAN_F0R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB18_Pos /;"	d
CAN_F0R2_FB18	target/stm32f103xb.h	/^#define CAN_F0R2_FB18 /;"	d
CAN_F0R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB19_Msk /;"	d
CAN_F0R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB19_Pos /;"	d
CAN_F0R2_FB19	target/stm32f103xb.h	/^#define CAN_F0R2_FB19 /;"	d
CAN_F0R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB1_Msk /;"	d
CAN_F0R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB1_Pos /;"	d
CAN_F0R2_FB1	target/stm32f103xb.h	/^#define CAN_F0R2_FB1 /;"	d
CAN_F0R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB20_Msk /;"	d
CAN_F0R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB20_Pos /;"	d
CAN_F0R2_FB20	target/stm32f103xb.h	/^#define CAN_F0R2_FB20 /;"	d
CAN_F0R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB21_Msk /;"	d
CAN_F0R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB21_Pos /;"	d
CAN_F0R2_FB21	target/stm32f103xb.h	/^#define CAN_F0R2_FB21 /;"	d
CAN_F0R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB22_Msk /;"	d
CAN_F0R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB22_Pos /;"	d
CAN_F0R2_FB22	target/stm32f103xb.h	/^#define CAN_F0R2_FB22 /;"	d
CAN_F0R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB23_Msk /;"	d
CAN_F0R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB23_Pos /;"	d
CAN_F0R2_FB23	target/stm32f103xb.h	/^#define CAN_F0R2_FB23 /;"	d
CAN_F0R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB24_Msk /;"	d
CAN_F0R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB24_Pos /;"	d
CAN_F0R2_FB24	target/stm32f103xb.h	/^#define CAN_F0R2_FB24 /;"	d
CAN_F0R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB25_Msk /;"	d
CAN_F0R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB25_Pos /;"	d
CAN_F0R2_FB25	target/stm32f103xb.h	/^#define CAN_F0R2_FB25 /;"	d
CAN_F0R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB26_Msk /;"	d
CAN_F0R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB26_Pos /;"	d
CAN_F0R2_FB26	target/stm32f103xb.h	/^#define CAN_F0R2_FB26 /;"	d
CAN_F0R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB27_Msk /;"	d
CAN_F0R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB27_Pos /;"	d
CAN_F0R2_FB27	target/stm32f103xb.h	/^#define CAN_F0R2_FB27 /;"	d
CAN_F0R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB28_Msk /;"	d
CAN_F0R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB28_Pos /;"	d
CAN_F0R2_FB28	target/stm32f103xb.h	/^#define CAN_F0R2_FB28 /;"	d
CAN_F0R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB29_Msk /;"	d
CAN_F0R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB29_Pos /;"	d
CAN_F0R2_FB29	target/stm32f103xb.h	/^#define CAN_F0R2_FB29 /;"	d
CAN_F0R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB2_Msk /;"	d
CAN_F0R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB2_Pos /;"	d
CAN_F0R2_FB2	target/stm32f103xb.h	/^#define CAN_F0R2_FB2 /;"	d
CAN_F0R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB30_Msk /;"	d
CAN_F0R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB30_Pos /;"	d
CAN_F0R2_FB30	target/stm32f103xb.h	/^#define CAN_F0R2_FB30 /;"	d
CAN_F0R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB31_Msk /;"	d
CAN_F0R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB31_Pos /;"	d
CAN_F0R2_FB31	target/stm32f103xb.h	/^#define CAN_F0R2_FB31 /;"	d
CAN_F0R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB3_Msk /;"	d
CAN_F0R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB3_Pos /;"	d
CAN_F0R2_FB3	target/stm32f103xb.h	/^#define CAN_F0R2_FB3 /;"	d
CAN_F0R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB4_Msk /;"	d
CAN_F0R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB4_Pos /;"	d
CAN_F0R2_FB4	target/stm32f103xb.h	/^#define CAN_F0R2_FB4 /;"	d
CAN_F0R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB5_Msk /;"	d
CAN_F0R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB5_Pos /;"	d
CAN_F0R2_FB5	target/stm32f103xb.h	/^#define CAN_F0R2_FB5 /;"	d
CAN_F0R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB6_Msk /;"	d
CAN_F0R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB6_Pos /;"	d
CAN_F0R2_FB6	target/stm32f103xb.h	/^#define CAN_F0R2_FB6 /;"	d
CAN_F0R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB7_Msk /;"	d
CAN_F0R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB7_Pos /;"	d
CAN_F0R2_FB7	target/stm32f103xb.h	/^#define CAN_F0R2_FB7 /;"	d
CAN_F0R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB8_Msk /;"	d
CAN_F0R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB8_Pos /;"	d
CAN_F0R2_FB8	target/stm32f103xb.h	/^#define CAN_F0R2_FB8 /;"	d
CAN_F0R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F0R2_FB9_Msk /;"	d
CAN_F0R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F0R2_FB9_Pos /;"	d
CAN_F0R2_FB9	target/stm32f103xb.h	/^#define CAN_F0R2_FB9 /;"	d
CAN_F10R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB0_Msk /;"	d
CAN_F10R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB0_Pos /;"	d
CAN_F10R1_FB0	target/stm32f103xb.h	/^#define CAN_F10R1_FB0 /;"	d
CAN_F10R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB10_Msk /;"	d
CAN_F10R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB10_Pos /;"	d
CAN_F10R1_FB10	target/stm32f103xb.h	/^#define CAN_F10R1_FB10 /;"	d
CAN_F10R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB11_Msk /;"	d
CAN_F10R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB11_Pos /;"	d
CAN_F10R1_FB11	target/stm32f103xb.h	/^#define CAN_F10R1_FB11 /;"	d
CAN_F10R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB12_Msk /;"	d
CAN_F10R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB12_Pos /;"	d
CAN_F10R1_FB12	target/stm32f103xb.h	/^#define CAN_F10R1_FB12 /;"	d
CAN_F10R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB13_Msk /;"	d
CAN_F10R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB13_Pos /;"	d
CAN_F10R1_FB13	target/stm32f103xb.h	/^#define CAN_F10R1_FB13 /;"	d
CAN_F10R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB14_Msk /;"	d
CAN_F10R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB14_Pos /;"	d
CAN_F10R1_FB14	target/stm32f103xb.h	/^#define CAN_F10R1_FB14 /;"	d
CAN_F10R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB15_Msk /;"	d
CAN_F10R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB15_Pos /;"	d
CAN_F10R1_FB15	target/stm32f103xb.h	/^#define CAN_F10R1_FB15 /;"	d
CAN_F10R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB16_Msk /;"	d
CAN_F10R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB16_Pos /;"	d
CAN_F10R1_FB16	target/stm32f103xb.h	/^#define CAN_F10R1_FB16 /;"	d
CAN_F10R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB17_Msk /;"	d
CAN_F10R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB17_Pos /;"	d
CAN_F10R1_FB17	target/stm32f103xb.h	/^#define CAN_F10R1_FB17 /;"	d
CAN_F10R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB18_Msk /;"	d
CAN_F10R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB18_Pos /;"	d
CAN_F10R1_FB18	target/stm32f103xb.h	/^#define CAN_F10R1_FB18 /;"	d
CAN_F10R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB19_Msk /;"	d
CAN_F10R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB19_Pos /;"	d
CAN_F10R1_FB19	target/stm32f103xb.h	/^#define CAN_F10R1_FB19 /;"	d
CAN_F10R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB1_Msk /;"	d
CAN_F10R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB1_Pos /;"	d
CAN_F10R1_FB1	target/stm32f103xb.h	/^#define CAN_F10R1_FB1 /;"	d
CAN_F10R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB20_Msk /;"	d
CAN_F10R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB20_Pos /;"	d
CAN_F10R1_FB20	target/stm32f103xb.h	/^#define CAN_F10R1_FB20 /;"	d
CAN_F10R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB21_Msk /;"	d
CAN_F10R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB21_Pos /;"	d
CAN_F10R1_FB21	target/stm32f103xb.h	/^#define CAN_F10R1_FB21 /;"	d
CAN_F10R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB22_Msk /;"	d
CAN_F10R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB22_Pos /;"	d
CAN_F10R1_FB22	target/stm32f103xb.h	/^#define CAN_F10R1_FB22 /;"	d
CAN_F10R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB23_Msk /;"	d
CAN_F10R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB23_Pos /;"	d
CAN_F10R1_FB23	target/stm32f103xb.h	/^#define CAN_F10R1_FB23 /;"	d
CAN_F10R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB24_Msk /;"	d
CAN_F10R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB24_Pos /;"	d
CAN_F10R1_FB24	target/stm32f103xb.h	/^#define CAN_F10R1_FB24 /;"	d
CAN_F10R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB25_Msk /;"	d
CAN_F10R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB25_Pos /;"	d
CAN_F10R1_FB25	target/stm32f103xb.h	/^#define CAN_F10R1_FB25 /;"	d
CAN_F10R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB26_Msk /;"	d
CAN_F10R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB26_Pos /;"	d
CAN_F10R1_FB26	target/stm32f103xb.h	/^#define CAN_F10R1_FB26 /;"	d
CAN_F10R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB27_Msk /;"	d
CAN_F10R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB27_Pos /;"	d
CAN_F10R1_FB27	target/stm32f103xb.h	/^#define CAN_F10R1_FB27 /;"	d
CAN_F10R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB28_Msk /;"	d
CAN_F10R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB28_Pos /;"	d
CAN_F10R1_FB28	target/stm32f103xb.h	/^#define CAN_F10R1_FB28 /;"	d
CAN_F10R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB29_Msk /;"	d
CAN_F10R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB29_Pos /;"	d
CAN_F10R1_FB29	target/stm32f103xb.h	/^#define CAN_F10R1_FB29 /;"	d
CAN_F10R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB2_Msk /;"	d
CAN_F10R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB2_Pos /;"	d
CAN_F10R1_FB2	target/stm32f103xb.h	/^#define CAN_F10R1_FB2 /;"	d
CAN_F10R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB30_Msk /;"	d
CAN_F10R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB30_Pos /;"	d
CAN_F10R1_FB30	target/stm32f103xb.h	/^#define CAN_F10R1_FB30 /;"	d
CAN_F10R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB31_Msk /;"	d
CAN_F10R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB31_Pos /;"	d
CAN_F10R1_FB31	target/stm32f103xb.h	/^#define CAN_F10R1_FB31 /;"	d
CAN_F10R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB3_Msk /;"	d
CAN_F10R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB3_Pos /;"	d
CAN_F10R1_FB3	target/stm32f103xb.h	/^#define CAN_F10R1_FB3 /;"	d
CAN_F10R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB4_Msk /;"	d
CAN_F10R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB4_Pos /;"	d
CAN_F10R1_FB4	target/stm32f103xb.h	/^#define CAN_F10R1_FB4 /;"	d
CAN_F10R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB5_Msk /;"	d
CAN_F10R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB5_Pos /;"	d
CAN_F10R1_FB5	target/stm32f103xb.h	/^#define CAN_F10R1_FB5 /;"	d
CAN_F10R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB6_Msk /;"	d
CAN_F10R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB6_Pos /;"	d
CAN_F10R1_FB6	target/stm32f103xb.h	/^#define CAN_F10R1_FB6 /;"	d
CAN_F10R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB7_Msk /;"	d
CAN_F10R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB7_Pos /;"	d
CAN_F10R1_FB7	target/stm32f103xb.h	/^#define CAN_F10R1_FB7 /;"	d
CAN_F10R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB8_Msk /;"	d
CAN_F10R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB8_Pos /;"	d
CAN_F10R1_FB8	target/stm32f103xb.h	/^#define CAN_F10R1_FB8 /;"	d
CAN_F10R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F10R1_FB9_Msk /;"	d
CAN_F10R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F10R1_FB9_Pos /;"	d
CAN_F10R1_FB9	target/stm32f103xb.h	/^#define CAN_F10R1_FB9 /;"	d
CAN_F10R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB0_Msk /;"	d
CAN_F10R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB0_Pos /;"	d
CAN_F10R2_FB0	target/stm32f103xb.h	/^#define CAN_F10R2_FB0 /;"	d
CAN_F10R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB10_Msk /;"	d
CAN_F10R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB10_Pos /;"	d
CAN_F10R2_FB10	target/stm32f103xb.h	/^#define CAN_F10R2_FB10 /;"	d
CAN_F10R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB11_Msk /;"	d
CAN_F10R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB11_Pos /;"	d
CAN_F10R2_FB11	target/stm32f103xb.h	/^#define CAN_F10R2_FB11 /;"	d
CAN_F10R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB12_Msk /;"	d
CAN_F10R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB12_Pos /;"	d
CAN_F10R2_FB12	target/stm32f103xb.h	/^#define CAN_F10R2_FB12 /;"	d
CAN_F10R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB13_Msk /;"	d
CAN_F10R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB13_Pos /;"	d
CAN_F10R2_FB13	target/stm32f103xb.h	/^#define CAN_F10R2_FB13 /;"	d
CAN_F10R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB14_Msk /;"	d
CAN_F10R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB14_Pos /;"	d
CAN_F10R2_FB14	target/stm32f103xb.h	/^#define CAN_F10R2_FB14 /;"	d
CAN_F10R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB15_Msk /;"	d
CAN_F10R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB15_Pos /;"	d
CAN_F10R2_FB15	target/stm32f103xb.h	/^#define CAN_F10R2_FB15 /;"	d
CAN_F10R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB16_Msk /;"	d
CAN_F10R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB16_Pos /;"	d
CAN_F10R2_FB16	target/stm32f103xb.h	/^#define CAN_F10R2_FB16 /;"	d
CAN_F10R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB17_Msk /;"	d
CAN_F10R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB17_Pos /;"	d
CAN_F10R2_FB17	target/stm32f103xb.h	/^#define CAN_F10R2_FB17 /;"	d
CAN_F10R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB18_Msk /;"	d
CAN_F10R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB18_Pos /;"	d
CAN_F10R2_FB18	target/stm32f103xb.h	/^#define CAN_F10R2_FB18 /;"	d
CAN_F10R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB19_Msk /;"	d
CAN_F10R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB19_Pos /;"	d
CAN_F10R2_FB19	target/stm32f103xb.h	/^#define CAN_F10R2_FB19 /;"	d
CAN_F10R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB1_Msk /;"	d
CAN_F10R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB1_Pos /;"	d
CAN_F10R2_FB1	target/stm32f103xb.h	/^#define CAN_F10R2_FB1 /;"	d
CAN_F10R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB20_Msk /;"	d
CAN_F10R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB20_Pos /;"	d
CAN_F10R2_FB20	target/stm32f103xb.h	/^#define CAN_F10R2_FB20 /;"	d
CAN_F10R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB21_Msk /;"	d
CAN_F10R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB21_Pos /;"	d
CAN_F10R2_FB21	target/stm32f103xb.h	/^#define CAN_F10R2_FB21 /;"	d
CAN_F10R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB22_Msk /;"	d
CAN_F10R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB22_Pos /;"	d
CAN_F10R2_FB22	target/stm32f103xb.h	/^#define CAN_F10R2_FB22 /;"	d
CAN_F10R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB23_Msk /;"	d
CAN_F10R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB23_Pos /;"	d
CAN_F10R2_FB23	target/stm32f103xb.h	/^#define CAN_F10R2_FB23 /;"	d
CAN_F10R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB24_Msk /;"	d
CAN_F10R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB24_Pos /;"	d
CAN_F10R2_FB24	target/stm32f103xb.h	/^#define CAN_F10R2_FB24 /;"	d
CAN_F10R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB25_Msk /;"	d
CAN_F10R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB25_Pos /;"	d
CAN_F10R2_FB25	target/stm32f103xb.h	/^#define CAN_F10R2_FB25 /;"	d
CAN_F10R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB26_Msk /;"	d
CAN_F10R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB26_Pos /;"	d
CAN_F10R2_FB26	target/stm32f103xb.h	/^#define CAN_F10R2_FB26 /;"	d
CAN_F10R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB27_Msk /;"	d
CAN_F10R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB27_Pos /;"	d
CAN_F10R2_FB27	target/stm32f103xb.h	/^#define CAN_F10R2_FB27 /;"	d
CAN_F10R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB28_Msk /;"	d
CAN_F10R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB28_Pos /;"	d
CAN_F10R2_FB28	target/stm32f103xb.h	/^#define CAN_F10R2_FB28 /;"	d
CAN_F10R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB29_Msk /;"	d
CAN_F10R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB29_Pos /;"	d
CAN_F10R2_FB29	target/stm32f103xb.h	/^#define CAN_F10R2_FB29 /;"	d
CAN_F10R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB2_Msk /;"	d
CAN_F10R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB2_Pos /;"	d
CAN_F10R2_FB2	target/stm32f103xb.h	/^#define CAN_F10R2_FB2 /;"	d
CAN_F10R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB30_Msk /;"	d
CAN_F10R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB30_Pos /;"	d
CAN_F10R2_FB30	target/stm32f103xb.h	/^#define CAN_F10R2_FB30 /;"	d
CAN_F10R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB31_Msk /;"	d
CAN_F10R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB31_Pos /;"	d
CAN_F10R2_FB31	target/stm32f103xb.h	/^#define CAN_F10R2_FB31 /;"	d
CAN_F10R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB3_Msk /;"	d
CAN_F10R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB3_Pos /;"	d
CAN_F10R2_FB3	target/stm32f103xb.h	/^#define CAN_F10R2_FB3 /;"	d
CAN_F10R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB4_Msk /;"	d
CAN_F10R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB4_Pos /;"	d
CAN_F10R2_FB4	target/stm32f103xb.h	/^#define CAN_F10R2_FB4 /;"	d
CAN_F10R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB5_Msk /;"	d
CAN_F10R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB5_Pos /;"	d
CAN_F10R2_FB5	target/stm32f103xb.h	/^#define CAN_F10R2_FB5 /;"	d
CAN_F10R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB6_Msk /;"	d
CAN_F10R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB6_Pos /;"	d
CAN_F10R2_FB6	target/stm32f103xb.h	/^#define CAN_F10R2_FB6 /;"	d
CAN_F10R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB7_Msk /;"	d
CAN_F10R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB7_Pos /;"	d
CAN_F10R2_FB7	target/stm32f103xb.h	/^#define CAN_F10R2_FB7 /;"	d
CAN_F10R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB8_Msk /;"	d
CAN_F10R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB8_Pos /;"	d
CAN_F10R2_FB8	target/stm32f103xb.h	/^#define CAN_F10R2_FB8 /;"	d
CAN_F10R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F10R2_FB9_Msk /;"	d
CAN_F10R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F10R2_FB9_Pos /;"	d
CAN_F10R2_FB9	target/stm32f103xb.h	/^#define CAN_F10R2_FB9 /;"	d
CAN_F11R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB0_Msk /;"	d
CAN_F11R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB0_Pos /;"	d
CAN_F11R1_FB0	target/stm32f103xb.h	/^#define CAN_F11R1_FB0 /;"	d
CAN_F11R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB10_Msk /;"	d
CAN_F11R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB10_Pos /;"	d
CAN_F11R1_FB10	target/stm32f103xb.h	/^#define CAN_F11R1_FB10 /;"	d
CAN_F11R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB11_Msk /;"	d
CAN_F11R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB11_Pos /;"	d
CAN_F11R1_FB11	target/stm32f103xb.h	/^#define CAN_F11R1_FB11 /;"	d
CAN_F11R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB12_Msk /;"	d
CAN_F11R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB12_Pos /;"	d
CAN_F11R1_FB12	target/stm32f103xb.h	/^#define CAN_F11R1_FB12 /;"	d
CAN_F11R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB13_Msk /;"	d
CAN_F11R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB13_Pos /;"	d
CAN_F11R1_FB13	target/stm32f103xb.h	/^#define CAN_F11R1_FB13 /;"	d
CAN_F11R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB14_Msk /;"	d
CAN_F11R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB14_Pos /;"	d
CAN_F11R1_FB14	target/stm32f103xb.h	/^#define CAN_F11R1_FB14 /;"	d
CAN_F11R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB15_Msk /;"	d
CAN_F11R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB15_Pos /;"	d
CAN_F11R1_FB15	target/stm32f103xb.h	/^#define CAN_F11R1_FB15 /;"	d
CAN_F11R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB16_Msk /;"	d
CAN_F11R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB16_Pos /;"	d
CAN_F11R1_FB16	target/stm32f103xb.h	/^#define CAN_F11R1_FB16 /;"	d
CAN_F11R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB17_Msk /;"	d
CAN_F11R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB17_Pos /;"	d
CAN_F11R1_FB17	target/stm32f103xb.h	/^#define CAN_F11R1_FB17 /;"	d
CAN_F11R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB18_Msk /;"	d
CAN_F11R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB18_Pos /;"	d
CAN_F11R1_FB18	target/stm32f103xb.h	/^#define CAN_F11R1_FB18 /;"	d
CAN_F11R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB19_Msk /;"	d
CAN_F11R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB19_Pos /;"	d
CAN_F11R1_FB19	target/stm32f103xb.h	/^#define CAN_F11R1_FB19 /;"	d
CAN_F11R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB1_Msk /;"	d
CAN_F11R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB1_Pos /;"	d
CAN_F11R1_FB1	target/stm32f103xb.h	/^#define CAN_F11R1_FB1 /;"	d
CAN_F11R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB20_Msk /;"	d
CAN_F11R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB20_Pos /;"	d
CAN_F11R1_FB20	target/stm32f103xb.h	/^#define CAN_F11R1_FB20 /;"	d
CAN_F11R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB21_Msk /;"	d
CAN_F11R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB21_Pos /;"	d
CAN_F11R1_FB21	target/stm32f103xb.h	/^#define CAN_F11R1_FB21 /;"	d
CAN_F11R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB22_Msk /;"	d
CAN_F11R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB22_Pos /;"	d
CAN_F11R1_FB22	target/stm32f103xb.h	/^#define CAN_F11R1_FB22 /;"	d
CAN_F11R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB23_Msk /;"	d
CAN_F11R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB23_Pos /;"	d
CAN_F11R1_FB23	target/stm32f103xb.h	/^#define CAN_F11R1_FB23 /;"	d
CAN_F11R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB24_Msk /;"	d
CAN_F11R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB24_Pos /;"	d
CAN_F11R1_FB24	target/stm32f103xb.h	/^#define CAN_F11R1_FB24 /;"	d
CAN_F11R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB25_Msk /;"	d
CAN_F11R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB25_Pos /;"	d
CAN_F11R1_FB25	target/stm32f103xb.h	/^#define CAN_F11R1_FB25 /;"	d
CAN_F11R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB26_Msk /;"	d
CAN_F11R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB26_Pos /;"	d
CAN_F11R1_FB26	target/stm32f103xb.h	/^#define CAN_F11R1_FB26 /;"	d
CAN_F11R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB27_Msk /;"	d
CAN_F11R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB27_Pos /;"	d
CAN_F11R1_FB27	target/stm32f103xb.h	/^#define CAN_F11R1_FB27 /;"	d
CAN_F11R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB28_Msk /;"	d
CAN_F11R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB28_Pos /;"	d
CAN_F11R1_FB28	target/stm32f103xb.h	/^#define CAN_F11R1_FB28 /;"	d
CAN_F11R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB29_Msk /;"	d
CAN_F11R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB29_Pos /;"	d
CAN_F11R1_FB29	target/stm32f103xb.h	/^#define CAN_F11R1_FB29 /;"	d
CAN_F11R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB2_Msk /;"	d
CAN_F11R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB2_Pos /;"	d
CAN_F11R1_FB2	target/stm32f103xb.h	/^#define CAN_F11R1_FB2 /;"	d
CAN_F11R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB30_Msk /;"	d
CAN_F11R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB30_Pos /;"	d
CAN_F11R1_FB30	target/stm32f103xb.h	/^#define CAN_F11R1_FB30 /;"	d
CAN_F11R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB31_Msk /;"	d
CAN_F11R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB31_Pos /;"	d
CAN_F11R1_FB31	target/stm32f103xb.h	/^#define CAN_F11R1_FB31 /;"	d
CAN_F11R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB3_Msk /;"	d
CAN_F11R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB3_Pos /;"	d
CAN_F11R1_FB3	target/stm32f103xb.h	/^#define CAN_F11R1_FB3 /;"	d
CAN_F11R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB4_Msk /;"	d
CAN_F11R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB4_Pos /;"	d
CAN_F11R1_FB4	target/stm32f103xb.h	/^#define CAN_F11R1_FB4 /;"	d
CAN_F11R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB5_Msk /;"	d
CAN_F11R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB5_Pos /;"	d
CAN_F11R1_FB5	target/stm32f103xb.h	/^#define CAN_F11R1_FB5 /;"	d
CAN_F11R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB6_Msk /;"	d
CAN_F11R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB6_Pos /;"	d
CAN_F11R1_FB6	target/stm32f103xb.h	/^#define CAN_F11R1_FB6 /;"	d
CAN_F11R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB7_Msk /;"	d
CAN_F11R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB7_Pos /;"	d
CAN_F11R1_FB7	target/stm32f103xb.h	/^#define CAN_F11R1_FB7 /;"	d
CAN_F11R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB8_Msk /;"	d
CAN_F11R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB8_Pos /;"	d
CAN_F11R1_FB8	target/stm32f103xb.h	/^#define CAN_F11R1_FB8 /;"	d
CAN_F11R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F11R1_FB9_Msk /;"	d
CAN_F11R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F11R1_FB9_Pos /;"	d
CAN_F11R1_FB9	target/stm32f103xb.h	/^#define CAN_F11R1_FB9 /;"	d
CAN_F11R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB0_Msk /;"	d
CAN_F11R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB0_Pos /;"	d
CAN_F11R2_FB0	target/stm32f103xb.h	/^#define CAN_F11R2_FB0 /;"	d
CAN_F11R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB10_Msk /;"	d
CAN_F11R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB10_Pos /;"	d
CAN_F11R2_FB10	target/stm32f103xb.h	/^#define CAN_F11R2_FB10 /;"	d
CAN_F11R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB11_Msk /;"	d
CAN_F11R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB11_Pos /;"	d
CAN_F11R2_FB11	target/stm32f103xb.h	/^#define CAN_F11R2_FB11 /;"	d
CAN_F11R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB12_Msk /;"	d
CAN_F11R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB12_Pos /;"	d
CAN_F11R2_FB12	target/stm32f103xb.h	/^#define CAN_F11R2_FB12 /;"	d
CAN_F11R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB13_Msk /;"	d
CAN_F11R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB13_Pos /;"	d
CAN_F11R2_FB13	target/stm32f103xb.h	/^#define CAN_F11R2_FB13 /;"	d
CAN_F11R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB14_Msk /;"	d
CAN_F11R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB14_Pos /;"	d
CAN_F11R2_FB14	target/stm32f103xb.h	/^#define CAN_F11R2_FB14 /;"	d
CAN_F11R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB15_Msk /;"	d
CAN_F11R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB15_Pos /;"	d
CAN_F11R2_FB15	target/stm32f103xb.h	/^#define CAN_F11R2_FB15 /;"	d
CAN_F11R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB16_Msk /;"	d
CAN_F11R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB16_Pos /;"	d
CAN_F11R2_FB16	target/stm32f103xb.h	/^#define CAN_F11R2_FB16 /;"	d
CAN_F11R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB17_Msk /;"	d
CAN_F11R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB17_Pos /;"	d
CAN_F11R2_FB17	target/stm32f103xb.h	/^#define CAN_F11R2_FB17 /;"	d
CAN_F11R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB18_Msk /;"	d
CAN_F11R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB18_Pos /;"	d
CAN_F11R2_FB18	target/stm32f103xb.h	/^#define CAN_F11R2_FB18 /;"	d
CAN_F11R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB19_Msk /;"	d
CAN_F11R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB19_Pos /;"	d
CAN_F11R2_FB19	target/stm32f103xb.h	/^#define CAN_F11R2_FB19 /;"	d
CAN_F11R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB1_Msk /;"	d
CAN_F11R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB1_Pos /;"	d
CAN_F11R2_FB1	target/stm32f103xb.h	/^#define CAN_F11R2_FB1 /;"	d
CAN_F11R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB20_Msk /;"	d
CAN_F11R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB20_Pos /;"	d
CAN_F11R2_FB20	target/stm32f103xb.h	/^#define CAN_F11R2_FB20 /;"	d
CAN_F11R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB21_Msk /;"	d
CAN_F11R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB21_Pos /;"	d
CAN_F11R2_FB21	target/stm32f103xb.h	/^#define CAN_F11R2_FB21 /;"	d
CAN_F11R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB22_Msk /;"	d
CAN_F11R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB22_Pos /;"	d
CAN_F11R2_FB22	target/stm32f103xb.h	/^#define CAN_F11R2_FB22 /;"	d
CAN_F11R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB23_Msk /;"	d
CAN_F11R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB23_Pos /;"	d
CAN_F11R2_FB23	target/stm32f103xb.h	/^#define CAN_F11R2_FB23 /;"	d
CAN_F11R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB24_Msk /;"	d
CAN_F11R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB24_Pos /;"	d
CAN_F11R2_FB24	target/stm32f103xb.h	/^#define CAN_F11R2_FB24 /;"	d
CAN_F11R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB25_Msk /;"	d
CAN_F11R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB25_Pos /;"	d
CAN_F11R2_FB25	target/stm32f103xb.h	/^#define CAN_F11R2_FB25 /;"	d
CAN_F11R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB26_Msk /;"	d
CAN_F11R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB26_Pos /;"	d
CAN_F11R2_FB26	target/stm32f103xb.h	/^#define CAN_F11R2_FB26 /;"	d
CAN_F11R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB27_Msk /;"	d
CAN_F11R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB27_Pos /;"	d
CAN_F11R2_FB27	target/stm32f103xb.h	/^#define CAN_F11R2_FB27 /;"	d
CAN_F11R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB28_Msk /;"	d
CAN_F11R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB28_Pos /;"	d
CAN_F11R2_FB28	target/stm32f103xb.h	/^#define CAN_F11R2_FB28 /;"	d
CAN_F11R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB29_Msk /;"	d
CAN_F11R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB29_Pos /;"	d
CAN_F11R2_FB29	target/stm32f103xb.h	/^#define CAN_F11R2_FB29 /;"	d
CAN_F11R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB2_Msk /;"	d
CAN_F11R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB2_Pos /;"	d
CAN_F11R2_FB2	target/stm32f103xb.h	/^#define CAN_F11R2_FB2 /;"	d
CAN_F11R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB30_Msk /;"	d
CAN_F11R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB30_Pos /;"	d
CAN_F11R2_FB30	target/stm32f103xb.h	/^#define CAN_F11R2_FB30 /;"	d
CAN_F11R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB31_Msk /;"	d
CAN_F11R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB31_Pos /;"	d
CAN_F11R2_FB31	target/stm32f103xb.h	/^#define CAN_F11R2_FB31 /;"	d
CAN_F11R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB3_Msk /;"	d
CAN_F11R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB3_Pos /;"	d
CAN_F11R2_FB3	target/stm32f103xb.h	/^#define CAN_F11R2_FB3 /;"	d
CAN_F11R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB4_Msk /;"	d
CAN_F11R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB4_Pos /;"	d
CAN_F11R2_FB4	target/stm32f103xb.h	/^#define CAN_F11R2_FB4 /;"	d
CAN_F11R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB5_Msk /;"	d
CAN_F11R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB5_Pos /;"	d
CAN_F11R2_FB5	target/stm32f103xb.h	/^#define CAN_F11R2_FB5 /;"	d
CAN_F11R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB6_Msk /;"	d
CAN_F11R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB6_Pos /;"	d
CAN_F11R2_FB6	target/stm32f103xb.h	/^#define CAN_F11R2_FB6 /;"	d
CAN_F11R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB7_Msk /;"	d
CAN_F11R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB7_Pos /;"	d
CAN_F11R2_FB7	target/stm32f103xb.h	/^#define CAN_F11R2_FB7 /;"	d
CAN_F11R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB8_Msk /;"	d
CAN_F11R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB8_Pos /;"	d
CAN_F11R2_FB8	target/stm32f103xb.h	/^#define CAN_F11R2_FB8 /;"	d
CAN_F11R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F11R2_FB9_Msk /;"	d
CAN_F11R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F11R2_FB9_Pos /;"	d
CAN_F11R2_FB9	target/stm32f103xb.h	/^#define CAN_F11R2_FB9 /;"	d
CAN_F12R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB0_Msk /;"	d
CAN_F12R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB0_Pos /;"	d
CAN_F12R1_FB0	target/stm32f103xb.h	/^#define CAN_F12R1_FB0 /;"	d
CAN_F12R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB10_Msk /;"	d
CAN_F12R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB10_Pos /;"	d
CAN_F12R1_FB10	target/stm32f103xb.h	/^#define CAN_F12R1_FB10 /;"	d
CAN_F12R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB11_Msk /;"	d
CAN_F12R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB11_Pos /;"	d
CAN_F12R1_FB11	target/stm32f103xb.h	/^#define CAN_F12R1_FB11 /;"	d
CAN_F12R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB12_Msk /;"	d
CAN_F12R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB12_Pos /;"	d
CAN_F12R1_FB12	target/stm32f103xb.h	/^#define CAN_F12R1_FB12 /;"	d
CAN_F12R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB13_Msk /;"	d
CAN_F12R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB13_Pos /;"	d
CAN_F12R1_FB13	target/stm32f103xb.h	/^#define CAN_F12R1_FB13 /;"	d
CAN_F12R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB14_Msk /;"	d
CAN_F12R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB14_Pos /;"	d
CAN_F12R1_FB14	target/stm32f103xb.h	/^#define CAN_F12R1_FB14 /;"	d
CAN_F12R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB15_Msk /;"	d
CAN_F12R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB15_Pos /;"	d
CAN_F12R1_FB15	target/stm32f103xb.h	/^#define CAN_F12R1_FB15 /;"	d
CAN_F12R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB16_Msk /;"	d
CAN_F12R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB16_Pos /;"	d
CAN_F12R1_FB16	target/stm32f103xb.h	/^#define CAN_F12R1_FB16 /;"	d
CAN_F12R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB17_Msk /;"	d
CAN_F12R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB17_Pos /;"	d
CAN_F12R1_FB17	target/stm32f103xb.h	/^#define CAN_F12R1_FB17 /;"	d
CAN_F12R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB18_Msk /;"	d
CAN_F12R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB18_Pos /;"	d
CAN_F12R1_FB18	target/stm32f103xb.h	/^#define CAN_F12R1_FB18 /;"	d
CAN_F12R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB19_Msk /;"	d
CAN_F12R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB19_Pos /;"	d
CAN_F12R1_FB19	target/stm32f103xb.h	/^#define CAN_F12R1_FB19 /;"	d
CAN_F12R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB1_Msk /;"	d
CAN_F12R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB1_Pos /;"	d
CAN_F12R1_FB1	target/stm32f103xb.h	/^#define CAN_F12R1_FB1 /;"	d
CAN_F12R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB20_Msk /;"	d
CAN_F12R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB20_Pos /;"	d
CAN_F12R1_FB20	target/stm32f103xb.h	/^#define CAN_F12R1_FB20 /;"	d
CAN_F12R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB21_Msk /;"	d
CAN_F12R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB21_Pos /;"	d
CAN_F12R1_FB21	target/stm32f103xb.h	/^#define CAN_F12R1_FB21 /;"	d
CAN_F12R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB22_Msk /;"	d
CAN_F12R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB22_Pos /;"	d
CAN_F12R1_FB22	target/stm32f103xb.h	/^#define CAN_F12R1_FB22 /;"	d
CAN_F12R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB23_Msk /;"	d
CAN_F12R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB23_Pos /;"	d
CAN_F12R1_FB23	target/stm32f103xb.h	/^#define CAN_F12R1_FB23 /;"	d
CAN_F12R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB24_Msk /;"	d
CAN_F12R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB24_Pos /;"	d
CAN_F12R1_FB24	target/stm32f103xb.h	/^#define CAN_F12R1_FB24 /;"	d
CAN_F12R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB25_Msk /;"	d
CAN_F12R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB25_Pos /;"	d
CAN_F12R1_FB25	target/stm32f103xb.h	/^#define CAN_F12R1_FB25 /;"	d
CAN_F12R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB26_Msk /;"	d
CAN_F12R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB26_Pos /;"	d
CAN_F12R1_FB26	target/stm32f103xb.h	/^#define CAN_F12R1_FB26 /;"	d
CAN_F12R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB27_Msk /;"	d
CAN_F12R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB27_Pos /;"	d
CAN_F12R1_FB27	target/stm32f103xb.h	/^#define CAN_F12R1_FB27 /;"	d
CAN_F12R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB28_Msk /;"	d
CAN_F12R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB28_Pos /;"	d
CAN_F12R1_FB28	target/stm32f103xb.h	/^#define CAN_F12R1_FB28 /;"	d
CAN_F12R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB29_Msk /;"	d
CAN_F12R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB29_Pos /;"	d
CAN_F12R1_FB29	target/stm32f103xb.h	/^#define CAN_F12R1_FB29 /;"	d
CAN_F12R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB2_Msk /;"	d
CAN_F12R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB2_Pos /;"	d
CAN_F12R1_FB2	target/stm32f103xb.h	/^#define CAN_F12R1_FB2 /;"	d
CAN_F12R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB30_Msk /;"	d
CAN_F12R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB30_Pos /;"	d
CAN_F12R1_FB30	target/stm32f103xb.h	/^#define CAN_F12R1_FB30 /;"	d
CAN_F12R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB31_Msk /;"	d
CAN_F12R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB31_Pos /;"	d
CAN_F12R1_FB31	target/stm32f103xb.h	/^#define CAN_F12R1_FB31 /;"	d
CAN_F12R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB3_Msk /;"	d
CAN_F12R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB3_Pos /;"	d
CAN_F12R1_FB3	target/stm32f103xb.h	/^#define CAN_F12R1_FB3 /;"	d
CAN_F12R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB4_Msk /;"	d
CAN_F12R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB4_Pos /;"	d
CAN_F12R1_FB4	target/stm32f103xb.h	/^#define CAN_F12R1_FB4 /;"	d
CAN_F12R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB5_Msk /;"	d
CAN_F12R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB5_Pos /;"	d
CAN_F12R1_FB5	target/stm32f103xb.h	/^#define CAN_F12R1_FB5 /;"	d
CAN_F12R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB6_Msk /;"	d
CAN_F12R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB6_Pos /;"	d
CAN_F12R1_FB6	target/stm32f103xb.h	/^#define CAN_F12R1_FB6 /;"	d
CAN_F12R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB7_Msk /;"	d
CAN_F12R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB7_Pos /;"	d
CAN_F12R1_FB7	target/stm32f103xb.h	/^#define CAN_F12R1_FB7 /;"	d
CAN_F12R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB8_Msk /;"	d
CAN_F12R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB8_Pos /;"	d
CAN_F12R1_FB8	target/stm32f103xb.h	/^#define CAN_F12R1_FB8 /;"	d
CAN_F12R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F12R1_FB9_Msk /;"	d
CAN_F12R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F12R1_FB9_Pos /;"	d
CAN_F12R1_FB9	target/stm32f103xb.h	/^#define CAN_F12R1_FB9 /;"	d
CAN_F12R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB0_Msk /;"	d
CAN_F12R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB0_Pos /;"	d
CAN_F12R2_FB0	target/stm32f103xb.h	/^#define CAN_F12R2_FB0 /;"	d
CAN_F12R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB10_Msk /;"	d
CAN_F12R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB10_Pos /;"	d
CAN_F12R2_FB10	target/stm32f103xb.h	/^#define CAN_F12R2_FB10 /;"	d
CAN_F12R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB11_Msk /;"	d
CAN_F12R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB11_Pos /;"	d
CAN_F12R2_FB11	target/stm32f103xb.h	/^#define CAN_F12R2_FB11 /;"	d
CAN_F12R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB12_Msk /;"	d
CAN_F12R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB12_Pos /;"	d
CAN_F12R2_FB12	target/stm32f103xb.h	/^#define CAN_F12R2_FB12 /;"	d
CAN_F12R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB13_Msk /;"	d
CAN_F12R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB13_Pos /;"	d
CAN_F12R2_FB13	target/stm32f103xb.h	/^#define CAN_F12R2_FB13 /;"	d
CAN_F12R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB14_Msk /;"	d
CAN_F12R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB14_Pos /;"	d
CAN_F12R2_FB14	target/stm32f103xb.h	/^#define CAN_F12R2_FB14 /;"	d
CAN_F12R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB15_Msk /;"	d
CAN_F12R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB15_Pos /;"	d
CAN_F12R2_FB15	target/stm32f103xb.h	/^#define CAN_F12R2_FB15 /;"	d
CAN_F12R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB16_Msk /;"	d
CAN_F12R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB16_Pos /;"	d
CAN_F12R2_FB16	target/stm32f103xb.h	/^#define CAN_F12R2_FB16 /;"	d
CAN_F12R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB17_Msk /;"	d
CAN_F12R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB17_Pos /;"	d
CAN_F12R2_FB17	target/stm32f103xb.h	/^#define CAN_F12R2_FB17 /;"	d
CAN_F12R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB18_Msk /;"	d
CAN_F12R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB18_Pos /;"	d
CAN_F12R2_FB18	target/stm32f103xb.h	/^#define CAN_F12R2_FB18 /;"	d
CAN_F12R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB19_Msk /;"	d
CAN_F12R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB19_Pos /;"	d
CAN_F12R2_FB19	target/stm32f103xb.h	/^#define CAN_F12R2_FB19 /;"	d
CAN_F12R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB1_Msk /;"	d
CAN_F12R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB1_Pos /;"	d
CAN_F12R2_FB1	target/stm32f103xb.h	/^#define CAN_F12R2_FB1 /;"	d
CAN_F12R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB20_Msk /;"	d
CAN_F12R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB20_Pos /;"	d
CAN_F12R2_FB20	target/stm32f103xb.h	/^#define CAN_F12R2_FB20 /;"	d
CAN_F12R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB21_Msk /;"	d
CAN_F12R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB21_Pos /;"	d
CAN_F12R2_FB21	target/stm32f103xb.h	/^#define CAN_F12R2_FB21 /;"	d
CAN_F12R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB22_Msk /;"	d
CAN_F12R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB22_Pos /;"	d
CAN_F12R2_FB22	target/stm32f103xb.h	/^#define CAN_F12R2_FB22 /;"	d
CAN_F12R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB23_Msk /;"	d
CAN_F12R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB23_Pos /;"	d
CAN_F12R2_FB23	target/stm32f103xb.h	/^#define CAN_F12R2_FB23 /;"	d
CAN_F12R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB24_Msk /;"	d
CAN_F12R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB24_Pos /;"	d
CAN_F12R2_FB24	target/stm32f103xb.h	/^#define CAN_F12R2_FB24 /;"	d
CAN_F12R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB25_Msk /;"	d
CAN_F12R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB25_Pos /;"	d
CAN_F12R2_FB25	target/stm32f103xb.h	/^#define CAN_F12R2_FB25 /;"	d
CAN_F12R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB26_Msk /;"	d
CAN_F12R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB26_Pos /;"	d
CAN_F12R2_FB26	target/stm32f103xb.h	/^#define CAN_F12R2_FB26 /;"	d
CAN_F12R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB27_Msk /;"	d
CAN_F12R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB27_Pos /;"	d
CAN_F12R2_FB27	target/stm32f103xb.h	/^#define CAN_F12R2_FB27 /;"	d
CAN_F12R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB28_Msk /;"	d
CAN_F12R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB28_Pos /;"	d
CAN_F12R2_FB28	target/stm32f103xb.h	/^#define CAN_F12R2_FB28 /;"	d
CAN_F12R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB29_Msk /;"	d
CAN_F12R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB29_Pos /;"	d
CAN_F12R2_FB29	target/stm32f103xb.h	/^#define CAN_F12R2_FB29 /;"	d
CAN_F12R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB2_Msk /;"	d
CAN_F12R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB2_Pos /;"	d
CAN_F12R2_FB2	target/stm32f103xb.h	/^#define CAN_F12R2_FB2 /;"	d
CAN_F12R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB30_Msk /;"	d
CAN_F12R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB30_Pos /;"	d
CAN_F12R2_FB30	target/stm32f103xb.h	/^#define CAN_F12R2_FB30 /;"	d
CAN_F12R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB31_Msk /;"	d
CAN_F12R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB31_Pos /;"	d
CAN_F12R2_FB31	target/stm32f103xb.h	/^#define CAN_F12R2_FB31 /;"	d
CAN_F12R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB3_Msk /;"	d
CAN_F12R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB3_Pos /;"	d
CAN_F12R2_FB3	target/stm32f103xb.h	/^#define CAN_F12R2_FB3 /;"	d
CAN_F12R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB4_Msk /;"	d
CAN_F12R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB4_Pos /;"	d
CAN_F12R2_FB4	target/stm32f103xb.h	/^#define CAN_F12R2_FB4 /;"	d
CAN_F12R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB5_Msk /;"	d
CAN_F12R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB5_Pos /;"	d
CAN_F12R2_FB5	target/stm32f103xb.h	/^#define CAN_F12R2_FB5 /;"	d
CAN_F12R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB6_Msk /;"	d
CAN_F12R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB6_Pos /;"	d
CAN_F12R2_FB6	target/stm32f103xb.h	/^#define CAN_F12R2_FB6 /;"	d
CAN_F12R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB7_Msk /;"	d
CAN_F12R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB7_Pos /;"	d
CAN_F12R2_FB7	target/stm32f103xb.h	/^#define CAN_F12R2_FB7 /;"	d
CAN_F12R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB8_Msk /;"	d
CAN_F12R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB8_Pos /;"	d
CAN_F12R2_FB8	target/stm32f103xb.h	/^#define CAN_F12R2_FB8 /;"	d
CAN_F12R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F12R2_FB9_Msk /;"	d
CAN_F12R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F12R2_FB9_Pos /;"	d
CAN_F12R2_FB9	target/stm32f103xb.h	/^#define CAN_F12R2_FB9 /;"	d
CAN_F13R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB0_Msk /;"	d
CAN_F13R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB0_Pos /;"	d
CAN_F13R1_FB0	target/stm32f103xb.h	/^#define CAN_F13R1_FB0 /;"	d
CAN_F13R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB10_Msk /;"	d
CAN_F13R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB10_Pos /;"	d
CAN_F13R1_FB10	target/stm32f103xb.h	/^#define CAN_F13R1_FB10 /;"	d
CAN_F13R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB11_Msk /;"	d
CAN_F13R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB11_Pos /;"	d
CAN_F13R1_FB11	target/stm32f103xb.h	/^#define CAN_F13R1_FB11 /;"	d
CAN_F13R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB12_Msk /;"	d
CAN_F13R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB12_Pos /;"	d
CAN_F13R1_FB12	target/stm32f103xb.h	/^#define CAN_F13R1_FB12 /;"	d
CAN_F13R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB13_Msk /;"	d
CAN_F13R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB13_Pos /;"	d
CAN_F13R1_FB13	target/stm32f103xb.h	/^#define CAN_F13R1_FB13 /;"	d
CAN_F13R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB14_Msk /;"	d
CAN_F13R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB14_Pos /;"	d
CAN_F13R1_FB14	target/stm32f103xb.h	/^#define CAN_F13R1_FB14 /;"	d
CAN_F13R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB15_Msk /;"	d
CAN_F13R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB15_Pos /;"	d
CAN_F13R1_FB15	target/stm32f103xb.h	/^#define CAN_F13R1_FB15 /;"	d
CAN_F13R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB16_Msk /;"	d
CAN_F13R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB16_Pos /;"	d
CAN_F13R1_FB16	target/stm32f103xb.h	/^#define CAN_F13R1_FB16 /;"	d
CAN_F13R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB17_Msk /;"	d
CAN_F13R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB17_Pos /;"	d
CAN_F13R1_FB17	target/stm32f103xb.h	/^#define CAN_F13R1_FB17 /;"	d
CAN_F13R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB18_Msk /;"	d
CAN_F13R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB18_Pos /;"	d
CAN_F13R1_FB18	target/stm32f103xb.h	/^#define CAN_F13R1_FB18 /;"	d
CAN_F13R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB19_Msk /;"	d
CAN_F13R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB19_Pos /;"	d
CAN_F13R1_FB19	target/stm32f103xb.h	/^#define CAN_F13R1_FB19 /;"	d
CAN_F13R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB1_Msk /;"	d
CAN_F13R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB1_Pos /;"	d
CAN_F13R1_FB1	target/stm32f103xb.h	/^#define CAN_F13R1_FB1 /;"	d
CAN_F13R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB20_Msk /;"	d
CAN_F13R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB20_Pos /;"	d
CAN_F13R1_FB20	target/stm32f103xb.h	/^#define CAN_F13R1_FB20 /;"	d
CAN_F13R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB21_Msk /;"	d
CAN_F13R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB21_Pos /;"	d
CAN_F13R1_FB21	target/stm32f103xb.h	/^#define CAN_F13R1_FB21 /;"	d
CAN_F13R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB22_Msk /;"	d
CAN_F13R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB22_Pos /;"	d
CAN_F13R1_FB22	target/stm32f103xb.h	/^#define CAN_F13R1_FB22 /;"	d
CAN_F13R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB23_Msk /;"	d
CAN_F13R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB23_Pos /;"	d
CAN_F13R1_FB23	target/stm32f103xb.h	/^#define CAN_F13R1_FB23 /;"	d
CAN_F13R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB24_Msk /;"	d
CAN_F13R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB24_Pos /;"	d
CAN_F13R1_FB24	target/stm32f103xb.h	/^#define CAN_F13R1_FB24 /;"	d
CAN_F13R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB25_Msk /;"	d
CAN_F13R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB25_Pos /;"	d
CAN_F13R1_FB25	target/stm32f103xb.h	/^#define CAN_F13R1_FB25 /;"	d
CAN_F13R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB26_Msk /;"	d
CAN_F13R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB26_Pos /;"	d
CAN_F13R1_FB26	target/stm32f103xb.h	/^#define CAN_F13R1_FB26 /;"	d
CAN_F13R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB27_Msk /;"	d
CAN_F13R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB27_Pos /;"	d
CAN_F13R1_FB27	target/stm32f103xb.h	/^#define CAN_F13R1_FB27 /;"	d
CAN_F13R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB28_Msk /;"	d
CAN_F13R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB28_Pos /;"	d
CAN_F13R1_FB28	target/stm32f103xb.h	/^#define CAN_F13R1_FB28 /;"	d
CAN_F13R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB29_Msk /;"	d
CAN_F13R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB29_Pos /;"	d
CAN_F13R1_FB29	target/stm32f103xb.h	/^#define CAN_F13R1_FB29 /;"	d
CAN_F13R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB2_Msk /;"	d
CAN_F13R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB2_Pos /;"	d
CAN_F13R1_FB2	target/stm32f103xb.h	/^#define CAN_F13R1_FB2 /;"	d
CAN_F13R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB30_Msk /;"	d
CAN_F13R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB30_Pos /;"	d
CAN_F13R1_FB30	target/stm32f103xb.h	/^#define CAN_F13R1_FB30 /;"	d
CAN_F13R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB31_Msk /;"	d
CAN_F13R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB31_Pos /;"	d
CAN_F13R1_FB31	target/stm32f103xb.h	/^#define CAN_F13R1_FB31 /;"	d
CAN_F13R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB3_Msk /;"	d
CAN_F13R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB3_Pos /;"	d
CAN_F13R1_FB3	target/stm32f103xb.h	/^#define CAN_F13R1_FB3 /;"	d
CAN_F13R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB4_Msk /;"	d
CAN_F13R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB4_Pos /;"	d
CAN_F13R1_FB4	target/stm32f103xb.h	/^#define CAN_F13R1_FB4 /;"	d
CAN_F13R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB5_Msk /;"	d
CAN_F13R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB5_Pos /;"	d
CAN_F13R1_FB5	target/stm32f103xb.h	/^#define CAN_F13R1_FB5 /;"	d
CAN_F13R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB6_Msk /;"	d
CAN_F13R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB6_Pos /;"	d
CAN_F13R1_FB6	target/stm32f103xb.h	/^#define CAN_F13R1_FB6 /;"	d
CAN_F13R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB7_Msk /;"	d
CAN_F13R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB7_Pos /;"	d
CAN_F13R1_FB7	target/stm32f103xb.h	/^#define CAN_F13R1_FB7 /;"	d
CAN_F13R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB8_Msk /;"	d
CAN_F13R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB8_Pos /;"	d
CAN_F13R1_FB8	target/stm32f103xb.h	/^#define CAN_F13R1_FB8 /;"	d
CAN_F13R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F13R1_FB9_Msk /;"	d
CAN_F13R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F13R1_FB9_Pos /;"	d
CAN_F13R1_FB9	target/stm32f103xb.h	/^#define CAN_F13R1_FB9 /;"	d
CAN_F13R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB0_Msk /;"	d
CAN_F13R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB0_Pos /;"	d
CAN_F13R2_FB0	target/stm32f103xb.h	/^#define CAN_F13R2_FB0 /;"	d
CAN_F13R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB10_Msk /;"	d
CAN_F13R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB10_Pos /;"	d
CAN_F13R2_FB10	target/stm32f103xb.h	/^#define CAN_F13R2_FB10 /;"	d
CAN_F13R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB11_Msk /;"	d
CAN_F13R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB11_Pos /;"	d
CAN_F13R2_FB11	target/stm32f103xb.h	/^#define CAN_F13R2_FB11 /;"	d
CAN_F13R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB12_Msk /;"	d
CAN_F13R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB12_Pos /;"	d
CAN_F13R2_FB12	target/stm32f103xb.h	/^#define CAN_F13R2_FB12 /;"	d
CAN_F13R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB13_Msk /;"	d
CAN_F13R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB13_Pos /;"	d
CAN_F13R2_FB13	target/stm32f103xb.h	/^#define CAN_F13R2_FB13 /;"	d
CAN_F13R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB14_Msk /;"	d
CAN_F13R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB14_Pos /;"	d
CAN_F13R2_FB14	target/stm32f103xb.h	/^#define CAN_F13R2_FB14 /;"	d
CAN_F13R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB15_Msk /;"	d
CAN_F13R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB15_Pos /;"	d
CAN_F13R2_FB15	target/stm32f103xb.h	/^#define CAN_F13R2_FB15 /;"	d
CAN_F13R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB16_Msk /;"	d
CAN_F13R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB16_Pos /;"	d
CAN_F13R2_FB16	target/stm32f103xb.h	/^#define CAN_F13R2_FB16 /;"	d
CAN_F13R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB17_Msk /;"	d
CAN_F13R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB17_Pos /;"	d
CAN_F13R2_FB17	target/stm32f103xb.h	/^#define CAN_F13R2_FB17 /;"	d
CAN_F13R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB18_Msk /;"	d
CAN_F13R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB18_Pos /;"	d
CAN_F13R2_FB18	target/stm32f103xb.h	/^#define CAN_F13R2_FB18 /;"	d
CAN_F13R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB19_Msk /;"	d
CAN_F13R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB19_Pos /;"	d
CAN_F13R2_FB19	target/stm32f103xb.h	/^#define CAN_F13R2_FB19 /;"	d
CAN_F13R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB1_Msk /;"	d
CAN_F13R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB1_Pos /;"	d
CAN_F13R2_FB1	target/stm32f103xb.h	/^#define CAN_F13R2_FB1 /;"	d
CAN_F13R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB20_Msk /;"	d
CAN_F13R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB20_Pos /;"	d
CAN_F13R2_FB20	target/stm32f103xb.h	/^#define CAN_F13R2_FB20 /;"	d
CAN_F13R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB21_Msk /;"	d
CAN_F13R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB21_Pos /;"	d
CAN_F13R2_FB21	target/stm32f103xb.h	/^#define CAN_F13R2_FB21 /;"	d
CAN_F13R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB22_Msk /;"	d
CAN_F13R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB22_Pos /;"	d
CAN_F13R2_FB22	target/stm32f103xb.h	/^#define CAN_F13R2_FB22 /;"	d
CAN_F13R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB23_Msk /;"	d
CAN_F13R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB23_Pos /;"	d
CAN_F13R2_FB23	target/stm32f103xb.h	/^#define CAN_F13R2_FB23 /;"	d
CAN_F13R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB24_Msk /;"	d
CAN_F13R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB24_Pos /;"	d
CAN_F13R2_FB24	target/stm32f103xb.h	/^#define CAN_F13R2_FB24 /;"	d
CAN_F13R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB25_Msk /;"	d
CAN_F13R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB25_Pos /;"	d
CAN_F13R2_FB25	target/stm32f103xb.h	/^#define CAN_F13R2_FB25 /;"	d
CAN_F13R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB26_Msk /;"	d
CAN_F13R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB26_Pos /;"	d
CAN_F13R2_FB26	target/stm32f103xb.h	/^#define CAN_F13R2_FB26 /;"	d
CAN_F13R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB27_Msk /;"	d
CAN_F13R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB27_Pos /;"	d
CAN_F13R2_FB27	target/stm32f103xb.h	/^#define CAN_F13R2_FB27 /;"	d
CAN_F13R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB28_Msk /;"	d
CAN_F13R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB28_Pos /;"	d
CAN_F13R2_FB28	target/stm32f103xb.h	/^#define CAN_F13R2_FB28 /;"	d
CAN_F13R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB29_Msk /;"	d
CAN_F13R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB29_Pos /;"	d
CAN_F13R2_FB29	target/stm32f103xb.h	/^#define CAN_F13R2_FB29 /;"	d
CAN_F13R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB2_Msk /;"	d
CAN_F13R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB2_Pos /;"	d
CAN_F13R2_FB2	target/stm32f103xb.h	/^#define CAN_F13R2_FB2 /;"	d
CAN_F13R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB30_Msk /;"	d
CAN_F13R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB30_Pos /;"	d
CAN_F13R2_FB30	target/stm32f103xb.h	/^#define CAN_F13R2_FB30 /;"	d
CAN_F13R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB31_Msk /;"	d
CAN_F13R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB31_Pos /;"	d
CAN_F13R2_FB31	target/stm32f103xb.h	/^#define CAN_F13R2_FB31 /;"	d
CAN_F13R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB3_Msk /;"	d
CAN_F13R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB3_Pos /;"	d
CAN_F13R2_FB3	target/stm32f103xb.h	/^#define CAN_F13R2_FB3 /;"	d
CAN_F13R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB4_Msk /;"	d
CAN_F13R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB4_Pos /;"	d
CAN_F13R2_FB4	target/stm32f103xb.h	/^#define CAN_F13R2_FB4 /;"	d
CAN_F13R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB5_Msk /;"	d
CAN_F13R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB5_Pos /;"	d
CAN_F13R2_FB5	target/stm32f103xb.h	/^#define CAN_F13R2_FB5 /;"	d
CAN_F13R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB6_Msk /;"	d
CAN_F13R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB6_Pos /;"	d
CAN_F13R2_FB6	target/stm32f103xb.h	/^#define CAN_F13R2_FB6 /;"	d
CAN_F13R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB7_Msk /;"	d
CAN_F13R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB7_Pos /;"	d
CAN_F13R2_FB7	target/stm32f103xb.h	/^#define CAN_F13R2_FB7 /;"	d
CAN_F13R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB8_Msk /;"	d
CAN_F13R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB8_Pos /;"	d
CAN_F13R2_FB8	target/stm32f103xb.h	/^#define CAN_F13R2_FB8 /;"	d
CAN_F13R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F13R2_FB9_Msk /;"	d
CAN_F13R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F13R2_FB9_Pos /;"	d
CAN_F13R2_FB9	target/stm32f103xb.h	/^#define CAN_F13R2_FB9 /;"	d
CAN_F1R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB0_Msk /;"	d
CAN_F1R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB0_Pos /;"	d
CAN_F1R1_FB0	target/stm32f103xb.h	/^#define CAN_F1R1_FB0 /;"	d
CAN_F1R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB10_Msk /;"	d
CAN_F1R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB10_Pos /;"	d
CAN_F1R1_FB10	target/stm32f103xb.h	/^#define CAN_F1R1_FB10 /;"	d
CAN_F1R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB11_Msk /;"	d
CAN_F1R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB11_Pos /;"	d
CAN_F1R1_FB11	target/stm32f103xb.h	/^#define CAN_F1R1_FB11 /;"	d
CAN_F1R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB12_Msk /;"	d
CAN_F1R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB12_Pos /;"	d
CAN_F1R1_FB12	target/stm32f103xb.h	/^#define CAN_F1R1_FB12 /;"	d
CAN_F1R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB13_Msk /;"	d
CAN_F1R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB13_Pos /;"	d
CAN_F1R1_FB13	target/stm32f103xb.h	/^#define CAN_F1R1_FB13 /;"	d
CAN_F1R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB14_Msk /;"	d
CAN_F1R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB14_Pos /;"	d
CAN_F1R1_FB14	target/stm32f103xb.h	/^#define CAN_F1R1_FB14 /;"	d
CAN_F1R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB15_Msk /;"	d
CAN_F1R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB15_Pos /;"	d
CAN_F1R1_FB15	target/stm32f103xb.h	/^#define CAN_F1R1_FB15 /;"	d
CAN_F1R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB16_Msk /;"	d
CAN_F1R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB16_Pos /;"	d
CAN_F1R1_FB16	target/stm32f103xb.h	/^#define CAN_F1R1_FB16 /;"	d
CAN_F1R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB17_Msk /;"	d
CAN_F1R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB17_Pos /;"	d
CAN_F1R1_FB17	target/stm32f103xb.h	/^#define CAN_F1R1_FB17 /;"	d
CAN_F1R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB18_Msk /;"	d
CAN_F1R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB18_Pos /;"	d
CAN_F1R1_FB18	target/stm32f103xb.h	/^#define CAN_F1R1_FB18 /;"	d
CAN_F1R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB19_Msk /;"	d
CAN_F1R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB19_Pos /;"	d
CAN_F1R1_FB19	target/stm32f103xb.h	/^#define CAN_F1R1_FB19 /;"	d
CAN_F1R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB1_Msk /;"	d
CAN_F1R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB1_Pos /;"	d
CAN_F1R1_FB1	target/stm32f103xb.h	/^#define CAN_F1R1_FB1 /;"	d
CAN_F1R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB20_Msk /;"	d
CAN_F1R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB20_Pos /;"	d
CAN_F1R1_FB20	target/stm32f103xb.h	/^#define CAN_F1R1_FB20 /;"	d
CAN_F1R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB21_Msk /;"	d
CAN_F1R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB21_Pos /;"	d
CAN_F1R1_FB21	target/stm32f103xb.h	/^#define CAN_F1R1_FB21 /;"	d
CAN_F1R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB22_Msk /;"	d
CAN_F1R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB22_Pos /;"	d
CAN_F1R1_FB22	target/stm32f103xb.h	/^#define CAN_F1R1_FB22 /;"	d
CAN_F1R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB23_Msk /;"	d
CAN_F1R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB23_Pos /;"	d
CAN_F1R1_FB23	target/stm32f103xb.h	/^#define CAN_F1R1_FB23 /;"	d
CAN_F1R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB24_Msk /;"	d
CAN_F1R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB24_Pos /;"	d
CAN_F1R1_FB24	target/stm32f103xb.h	/^#define CAN_F1R1_FB24 /;"	d
CAN_F1R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB25_Msk /;"	d
CAN_F1R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB25_Pos /;"	d
CAN_F1R1_FB25	target/stm32f103xb.h	/^#define CAN_F1R1_FB25 /;"	d
CAN_F1R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB26_Msk /;"	d
CAN_F1R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB26_Pos /;"	d
CAN_F1R1_FB26	target/stm32f103xb.h	/^#define CAN_F1R1_FB26 /;"	d
CAN_F1R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB27_Msk /;"	d
CAN_F1R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB27_Pos /;"	d
CAN_F1R1_FB27	target/stm32f103xb.h	/^#define CAN_F1R1_FB27 /;"	d
CAN_F1R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB28_Msk /;"	d
CAN_F1R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB28_Pos /;"	d
CAN_F1R1_FB28	target/stm32f103xb.h	/^#define CAN_F1R1_FB28 /;"	d
CAN_F1R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB29_Msk /;"	d
CAN_F1R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB29_Pos /;"	d
CAN_F1R1_FB29	target/stm32f103xb.h	/^#define CAN_F1R1_FB29 /;"	d
CAN_F1R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB2_Msk /;"	d
CAN_F1R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB2_Pos /;"	d
CAN_F1R1_FB2	target/stm32f103xb.h	/^#define CAN_F1R1_FB2 /;"	d
CAN_F1R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB30_Msk /;"	d
CAN_F1R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB30_Pos /;"	d
CAN_F1R1_FB30	target/stm32f103xb.h	/^#define CAN_F1R1_FB30 /;"	d
CAN_F1R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB31_Msk /;"	d
CAN_F1R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB31_Pos /;"	d
CAN_F1R1_FB31	target/stm32f103xb.h	/^#define CAN_F1R1_FB31 /;"	d
CAN_F1R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB3_Msk /;"	d
CAN_F1R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB3_Pos /;"	d
CAN_F1R1_FB3	target/stm32f103xb.h	/^#define CAN_F1R1_FB3 /;"	d
CAN_F1R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB4_Msk /;"	d
CAN_F1R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB4_Pos /;"	d
CAN_F1R1_FB4	target/stm32f103xb.h	/^#define CAN_F1R1_FB4 /;"	d
CAN_F1R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB5_Msk /;"	d
CAN_F1R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB5_Pos /;"	d
CAN_F1R1_FB5	target/stm32f103xb.h	/^#define CAN_F1R1_FB5 /;"	d
CAN_F1R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB6_Msk /;"	d
CAN_F1R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB6_Pos /;"	d
CAN_F1R1_FB6	target/stm32f103xb.h	/^#define CAN_F1R1_FB6 /;"	d
CAN_F1R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB7_Msk /;"	d
CAN_F1R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB7_Pos /;"	d
CAN_F1R1_FB7	target/stm32f103xb.h	/^#define CAN_F1R1_FB7 /;"	d
CAN_F1R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB8_Msk /;"	d
CAN_F1R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB8_Pos /;"	d
CAN_F1R1_FB8	target/stm32f103xb.h	/^#define CAN_F1R1_FB8 /;"	d
CAN_F1R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F1R1_FB9_Msk /;"	d
CAN_F1R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F1R1_FB9_Pos /;"	d
CAN_F1R1_FB9	target/stm32f103xb.h	/^#define CAN_F1R1_FB9 /;"	d
CAN_F1R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB0_Msk /;"	d
CAN_F1R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB0_Pos /;"	d
CAN_F1R2_FB0	target/stm32f103xb.h	/^#define CAN_F1R2_FB0 /;"	d
CAN_F1R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB10_Msk /;"	d
CAN_F1R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB10_Pos /;"	d
CAN_F1R2_FB10	target/stm32f103xb.h	/^#define CAN_F1R2_FB10 /;"	d
CAN_F1R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB11_Msk /;"	d
CAN_F1R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB11_Pos /;"	d
CAN_F1R2_FB11	target/stm32f103xb.h	/^#define CAN_F1R2_FB11 /;"	d
CAN_F1R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB12_Msk /;"	d
CAN_F1R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB12_Pos /;"	d
CAN_F1R2_FB12	target/stm32f103xb.h	/^#define CAN_F1R2_FB12 /;"	d
CAN_F1R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB13_Msk /;"	d
CAN_F1R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB13_Pos /;"	d
CAN_F1R2_FB13	target/stm32f103xb.h	/^#define CAN_F1R2_FB13 /;"	d
CAN_F1R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB14_Msk /;"	d
CAN_F1R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB14_Pos /;"	d
CAN_F1R2_FB14	target/stm32f103xb.h	/^#define CAN_F1R2_FB14 /;"	d
CAN_F1R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB15_Msk /;"	d
CAN_F1R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB15_Pos /;"	d
CAN_F1R2_FB15	target/stm32f103xb.h	/^#define CAN_F1R2_FB15 /;"	d
CAN_F1R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB16_Msk /;"	d
CAN_F1R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB16_Pos /;"	d
CAN_F1R2_FB16	target/stm32f103xb.h	/^#define CAN_F1R2_FB16 /;"	d
CAN_F1R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB17_Msk /;"	d
CAN_F1R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB17_Pos /;"	d
CAN_F1R2_FB17	target/stm32f103xb.h	/^#define CAN_F1R2_FB17 /;"	d
CAN_F1R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB18_Msk /;"	d
CAN_F1R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB18_Pos /;"	d
CAN_F1R2_FB18	target/stm32f103xb.h	/^#define CAN_F1R2_FB18 /;"	d
CAN_F1R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB19_Msk /;"	d
CAN_F1R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB19_Pos /;"	d
CAN_F1R2_FB19	target/stm32f103xb.h	/^#define CAN_F1R2_FB19 /;"	d
CAN_F1R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB1_Msk /;"	d
CAN_F1R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB1_Pos /;"	d
CAN_F1R2_FB1	target/stm32f103xb.h	/^#define CAN_F1R2_FB1 /;"	d
CAN_F1R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB20_Msk /;"	d
CAN_F1R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB20_Pos /;"	d
CAN_F1R2_FB20	target/stm32f103xb.h	/^#define CAN_F1R2_FB20 /;"	d
CAN_F1R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB21_Msk /;"	d
CAN_F1R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB21_Pos /;"	d
CAN_F1R2_FB21	target/stm32f103xb.h	/^#define CAN_F1R2_FB21 /;"	d
CAN_F1R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB22_Msk /;"	d
CAN_F1R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB22_Pos /;"	d
CAN_F1R2_FB22	target/stm32f103xb.h	/^#define CAN_F1R2_FB22 /;"	d
CAN_F1R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB23_Msk /;"	d
CAN_F1R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB23_Pos /;"	d
CAN_F1R2_FB23	target/stm32f103xb.h	/^#define CAN_F1R2_FB23 /;"	d
CAN_F1R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB24_Msk /;"	d
CAN_F1R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB24_Pos /;"	d
CAN_F1R2_FB24	target/stm32f103xb.h	/^#define CAN_F1R2_FB24 /;"	d
CAN_F1R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB25_Msk /;"	d
CAN_F1R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB25_Pos /;"	d
CAN_F1R2_FB25	target/stm32f103xb.h	/^#define CAN_F1R2_FB25 /;"	d
CAN_F1R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB26_Msk /;"	d
CAN_F1R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB26_Pos /;"	d
CAN_F1R2_FB26	target/stm32f103xb.h	/^#define CAN_F1R2_FB26 /;"	d
CAN_F1R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB27_Msk /;"	d
CAN_F1R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB27_Pos /;"	d
CAN_F1R2_FB27	target/stm32f103xb.h	/^#define CAN_F1R2_FB27 /;"	d
CAN_F1R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB28_Msk /;"	d
CAN_F1R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB28_Pos /;"	d
CAN_F1R2_FB28	target/stm32f103xb.h	/^#define CAN_F1R2_FB28 /;"	d
CAN_F1R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB29_Msk /;"	d
CAN_F1R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB29_Pos /;"	d
CAN_F1R2_FB29	target/stm32f103xb.h	/^#define CAN_F1R2_FB29 /;"	d
CAN_F1R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB2_Msk /;"	d
CAN_F1R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB2_Pos /;"	d
CAN_F1R2_FB2	target/stm32f103xb.h	/^#define CAN_F1R2_FB2 /;"	d
CAN_F1R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB30_Msk /;"	d
CAN_F1R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB30_Pos /;"	d
CAN_F1R2_FB30	target/stm32f103xb.h	/^#define CAN_F1R2_FB30 /;"	d
CAN_F1R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB31_Msk /;"	d
CAN_F1R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB31_Pos /;"	d
CAN_F1R2_FB31	target/stm32f103xb.h	/^#define CAN_F1R2_FB31 /;"	d
CAN_F1R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB3_Msk /;"	d
CAN_F1R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB3_Pos /;"	d
CAN_F1R2_FB3	target/stm32f103xb.h	/^#define CAN_F1R2_FB3 /;"	d
CAN_F1R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB4_Msk /;"	d
CAN_F1R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB4_Pos /;"	d
CAN_F1R2_FB4	target/stm32f103xb.h	/^#define CAN_F1R2_FB4 /;"	d
CAN_F1R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB5_Msk /;"	d
CAN_F1R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB5_Pos /;"	d
CAN_F1R2_FB5	target/stm32f103xb.h	/^#define CAN_F1R2_FB5 /;"	d
CAN_F1R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB6_Msk /;"	d
CAN_F1R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB6_Pos /;"	d
CAN_F1R2_FB6	target/stm32f103xb.h	/^#define CAN_F1R2_FB6 /;"	d
CAN_F1R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB7_Msk /;"	d
CAN_F1R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB7_Pos /;"	d
CAN_F1R2_FB7	target/stm32f103xb.h	/^#define CAN_F1R2_FB7 /;"	d
CAN_F1R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB8_Msk /;"	d
CAN_F1R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB8_Pos /;"	d
CAN_F1R2_FB8	target/stm32f103xb.h	/^#define CAN_F1R2_FB8 /;"	d
CAN_F1R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F1R2_FB9_Msk /;"	d
CAN_F1R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F1R2_FB9_Pos /;"	d
CAN_F1R2_FB9	target/stm32f103xb.h	/^#define CAN_F1R2_FB9 /;"	d
CAN_F2R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB0_Msk /;"	d
CAN_F2R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB0_Pos /;"	d
CAN_F2R1_FB0	target/stm32f103xb.h	/^#define CAN_F2R1_FB0 /;"	d
CAN_F2R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB10_Msk /;"	d
CAN_F2R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB10_Pos /;"	d
CAN_F2R1_FB10	target/stm32f103xb.h	/^#define CAN_F2R1_FB10 /;"	d
CAN_F2R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB11_Msk /;"	d
CAN_F2R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB11_Pos /;"	d
CAN_F2R1_FB11	target/stm32f103xb.h	/^#define CAN_F2R1_FB11 /;"	d
CAN_F2R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB12_Msk /;"	d
CAN_F2R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB12_Pos /;"	d
CAN_F2R1_FB12	target/stm32f103xb.h	/^#define CAN_F2R1_FB12 /;"	d
CAN_F2R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB13_Msk /;"	d
CAN_F2R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB13_Pos /;"	d
CAN_F2R1_FB13	target/stm32f103xb.h	/^#define CAN_F2R1_FB13 /;"	d
CAN_F2R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB14_Msk /;"	d
CAN_F2R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB14_Pos /;"	d
CAN_F2R1_FB14	target/stm32f103xb.h	/^#define CAN_F2R1_FB14 /;"	d
CAN_F2R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB15_Msk /;"	d
CAN_F2R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB15_Pos /;"	d
CAN_F2R1_FB15	target/stm32f103xb.h	/^#define CAN_F2R1_FB15 /;"	d
CAN_F2R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB16_Msk /;"	d
CAN_F2R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB16_Pos /;"	d
CAN_F2R1_FB16	target/stm32f103xb.h	/^#define CAN_F2R1_FB16 /;"	d
CAN_F2R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB17_Msk /;"	d
CAN_F2R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB17_Pos /;"	d
CAN_F2R1_FB17	target/stm32f103xb.h	/^#define CAN_F2R1_FB17 /;"	d
CAN_F2R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB18_Msk /;"	d
CAN_F2R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB18_Pos /;"	d
CAN_F2R1_FB18	target/stm32f103xb.h	/^#define CAN_F2R1_FB18 /;"	d
CAN_F2R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB19_Msk /;"	d
CAN_F2R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB19_Pos /;"	d
CAN_F2R1_FB19	target/stm32f103xb.h	/^#define CAN_F2R1_FB19 /;"	d
CAN_F2R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB1_Msk /;"	d
CAN_F2R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB1_Pos /;"	d
CAN_F2R1_FB1	target/stm32f103xb.h	/^#define CAN_F2R1_FB1 /;"	d
CAN_F2R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB20_Msk /;"	d
CAN_F2R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB20_Pos /;"	d
CAN_F2R1_FB20	target/stm32f103xb.h	/^#define CAN_F2R1_FB20 /;"	d
CAN_F2R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB21_Msk /;"	d
CAN_F2R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB21_Pos /;"	d
CAN_F2R1_FB21	target/stm32f103xb.h	/^#define CAN_F2R1_FB21 /;"	d
CAN_F2R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB22_Msk /;"	d
CAN_F2R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB22_Pos /;"	d
CAN_F2R1_FB22	target/stm32f103xb.h	/^#define CAN_F2R1_FB22 /;"	d
CAN_F2R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB23_Msk /;"	d
CAN_F2R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB23_Pos /;"	d
CAN_F2R1_FB23	target/stm32f103xb.h	/^#define CAN_F2R1_FB23 /;"	d
CAN_F2R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB24_Msk /;"	d
CAN_F2R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB24_Pos /;"	d
CAN_F2R1_FB24	target/stm32f103xb.h	/^#define CAN_F2R1_FB24 /;"	d
CAN_F2R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB25_Msk /;"	d
CAN_F2R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB25_Pos /;"	d
CAN_F2R1_FB25	target/stm32f103xb.h	/^#define CAN_F2R1_FB25 /;"	d
CAN_F2R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB26_Msk /;"	d
CAN_F2R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB26_Pos /;"	d
CAN_F2R1_FB26	target/stm32f103xb.h	/^#define CAN_F2R1_FB26 /;"	d
CAN_F2R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB27_Msk /;"	d
CAN_F2R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB27_Pos /;"	d
CAN_F2R1_FB27	target/stm32f103xb.h	/^#define CAN_F2R1_FB27 /;"	d
CAN_F2R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB28_Msk /;"	d
CAN_F2R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB28_Pos /;"	d
CAN_F2R1_FB28	target/stm32f103xb.h	/^#define CAN_F2R1_FB28 /;"	d
CAN_F2R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB29_Msk /;"	d
CAN_F2R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB29_Pos /;"	d
CAN_F2R1_FB29	target/stm32f103xb.h	/^#define CAN_F2R1_FB29 /;"	d
CAN_F2R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB2_Msk /;"	d
CAN_F2R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB2_Pos /;"	d
CAN_F2R1_FB2	target/stm32f103xb.h	/^#define CAN_F2R1_FB2 /;"	d
CAN_F2R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB30_Msk /;"	d
CAN_F2R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB30_Pos /;"	d
CAN_F2R1_FB30	target/stm32f103xb.h	/^#define CAN_F2R1_FB30 /;"	d
CAN_F2R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB31_Msk /;"	d
CAN_F2R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB31_Pos /;"	d
CAN_F2R1_FB31	target/stm32f103xb.h	/^#define CAN_F2R1_FB31 /;"	d
CAN_F2R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB3_Msk /;"	d
CAN_F2R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB3_Pos /;"	d
CAN_F2R1_FB3	target/stm32f103xb.h	/^#define CAN_F2R1_FB3 /;"	d
CAN_F2R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB4_Msk /;"	d
CAN_F2R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB4_Pos /;"	d
CAN_F2R1_FB4	target/stm32f103xb.h	/^#define CAN_F2R1_FB4 /;"	d
CAN_F2R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB5_Msk /;"	d
CAN_F2R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB5_Pos /;"	d
CAN_F2R1_FB5	target/stm32f103xb.h	/^#define CAN_F2R1_FB5 /;"	d
CAN_F2R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB6_Msk /;"	d
CAN_F2R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB6_Pos /;"	d
CAN_F2R1_FB6	target/stm32f103xb.h	/^#define CAN_F2R1_FB6 /;"	d
CAN_F2R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB7_Msk /;"	d
CAN_F2R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB7_Pos /;"	d
CAN_F2R1_FB7	target/stm32f103xb.h	/^#define CAN_F2R1_FB7 /;"	d
CAN_F2R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB8_Msk /;"	d
CAN_F2R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB8_Pos /;"	d
CAN_F2R1_FB8	target/stm32f103xb.h	/^#define CAN_F2R1_FB8 /;"	d
CAN_F2R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F2R1_FB9_Msk /;"	d
CAN_F2R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F2R1_FB9_Pos /;"	d
CAN_F2R1_FB9	target/stm32f103xb.h	/^#define CAN_F2R1_FB9 /;"	d
CAN_F2R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB0_Msk /;"	d
CAN_F2R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB0_Pos /;"	d
CAN_F2R2_FB0	target/stm32f103xb.h	/^#define CAN_F2R2_FB0 /;"	d
CAN_F2R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB10_Msk /;"	d
CAN_F2R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB10_Pos /;"	d
CAN_F2R2_FB10	target/stm32f103xb.h	/^#define CAN_F2R2_FB10 /;"	d
CAN_F2R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB11_Msk /;"	d
CAN_F2R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB11_Pos /;"	d
CAN_F2R2_FB11	target/stm32f103xb.h	/^#define CAN_F2R2_FB11 /;"	d
CAN_F2R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB12_Msk /;"	d
CAN_F2R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB12_Pos /;"	d
CAN_F2R2_FB12	target/stm32f103xb.h	/^#define CAN_F2R2_FB12 /;"	d
CAN_F2R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB13_Msk /;"	d
CAN_F2R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB13_Pos /;"	d
CAN_F2R2_FB13	target/stm32f103xb.h	/^#define CAN_F2R2_FB13 /;"	d
CAN_F2R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB14_Msk /;"	d
CAN_F2R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB14_Pos /;"	d
CAN_F2R2_FB14	target/stm32f103xb.h	/^#define CAN_F2R2_FB14 /;"	d
CAN_F2R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB15_Msk /;"	d
CAN_F2R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB15_Pos /;"	d
CAN_F2R2_FB15	target/stm32f103xb.h	/^#define CAN_F2R2_FB15 /;"	d
CAN_F2R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB16_Msk /;"	d
CAN_F2R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB16_Pos /;"	d
CAN_F2R2_FB16	target/stm32f103xb.h	/^#define CAN_F2R2_FB16 /;"	d
CAN_F2R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB17_Msk /;"	d
CAN_F2R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB17_Pos /;"	d
CAN_F2R2_FB17	target/stm32f103xb.h	/^#define CAN_F2R2_FB17 /;"	d
CAN_F2R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB18_Msk /;"	d
CAN_F2R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB18_Pos /;"	d
CAN_F2R2_FB18	target/stm32f103xb.h	/^#define CAN_F2R2_FB18 /;"	d
CAN_F2R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB19_Msk /;"	d
CAN_F2R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB19_Pos /;"	d
CAN_F2R2_FB19	target/stm32f103xb.h	/^#define CAN_F2R2_FB19 /;"	d
CAN_F2R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB1_Msk /;"	d
CAN_F2R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB1_Pos /;"	d
CAN_F2R2_FB1	target/stm32f103xb.h	/^#define CAN_F2R2_FB1 /;"	d
CAN_F2R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB20_Msk /;"	d
CAN_F2R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB20_Pos /;"	d
CAN_F2R2_FB20	target/stm32f103xb.h	/^#define CAN_F2R2_FB20 /;"	d
CAN_F2R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB21_Msk /;"	d
CAN_F2R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB21_Pos /;"	d
CAN_F2R2_FB21	target/stm32f103xb.h	/^#define CAN_F2R2_FB21 /;"	d
CAN_F2R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB22_Msk /;"	d
CAN_F2R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB22_Pos /;"	d
CAN_F2R2_FB22	target/stm32f103xb.h	/^#define CAN_F2R2_FB22 /;"	d
CAN_F2R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB23_Msk /;"	d
CAN_F2R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB23_Pos /;"	d
CAN_F2R2_FB23	target/stm32f103xb.h	/^#define CAN_F2R2_FB23 /;"	d
CAN_F2R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB24_Msk /;"	d
CAN_F2R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB24_Pos /;"	d
CAN_F2R2_FB24	target/stm32f103xb.h	/^#define CAN_F2R2_FB24 /;"	d
CAN_F2R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB25_Msk /;"	d
CAN_F2R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB25_Pos /;"	d
CAN_F2R2_FB25	target/stm32f103xb.h	/^#define CAN_F2R2_FB25 /;"	d
CAN_F2R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB26_Msk /;"	d
CAN_F2R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB26_Pos /;"	d
CAN_F2R2_FB26	target/stm32f103xb.h	/^#define CAN_F2R2_FB26 /;"	d
CAN_F2R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB27_Msk /;"	d
CAN_F2R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB27_Pos /;"	d
CAN_F2R2_FB27	target/stm32f103xb.h	/^#define CAN_F2R2_FB27 /;"	d
CAN_F2R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB28_Msk /;"	d
CAN_F2R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB28_Pos /;"	d
CAN_F2R2_FB28	target/stm32f103xb.h	/^#define CAN_F2R2_FB28 /;"	d
CAN_F2R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB29_Msk /;"	d
CAN_F2R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB29_Pos /;"	d
CAN_F2R2_FB29	target/stm32f103xb.h	/^#define CAN_F2R2_FB29 /;"	d
CAN_F2R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB2_Msk /;"	d
CAN_F2R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB2_Pos /;"	d
CAN_F2R2_FB2	target/stm32f103xb.h	/^#define CAN_F2R2_FB2 /;"	d
CAN_F2R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB30_Msk /;"	d
CAN_F2R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB30_Pos /;"	d
CAN_F2R2_FB30	target/stm32f103xb.h	/^#define CAN_F2R2_FB30 /;"	d
CAN_F2R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB31_Msk /;"	d
CAN_F2R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB31_Pos /;"	d
CAN_F2R2_FB31	target/stm32f103xb.h	/^#define CAN_F2R2_FB31 /;"	d
CAN_F2R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB3_Msk /;"	d
CAN_F2R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB3_Pos /;"	d
CAN_F2R2_FB3	target/stm32f103xb.h	/^#define CAN_F2R2_FB3 /;"	d
CAN_F2R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB4_Msk /;"	d
CAN_F2R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB4_Pos /;"	d
CAN_F2R2_FB4	target/stm32f103xb.h	/^#define CAN_F2R2_FB4 /;"	d
CAN_F2R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB5_Msk /;"	d
CAN_F2R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB5_Pos /;"	d
CAN_F2R2_FB5	target/stm32f103xb.h	/^#define CAN_F2R2_FB5 /;"	d
CAN_F2R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB6_Msk /;"	d
CAN_F2R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB6_Pos /;"	d
CAN_F2R2_FB6	target/stm32f103xb.h	/^#define CAN_F2R2_FB6 /;"	d
CAN_F2R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB7_Msk /;"	d
CAN_F2R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB7_Pos /;"	d
CAN_F2R2_FB7	target/stm32f103xb.h	/^#define CAN_F2R2_FB7 /;"	d
CAN_F2R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB8_Msk /;"	d
CAN_F2R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB8_Pos /;"	d
CAN_F2R2_FB8	target/stm32f103xb.h	/^#define CAN_F2R2_FB8 /;"	d
CAN_F2R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F2R2_FB9_Msk /;"	d
CAN_F2R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F2R2_FB9_Pos /;"	d
CAN_F2R2_FB9	target/stm32f103xb.h	/^#define CAN_F2R2_FB9 /;"	d
CAN_F3R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB0_Msk /;"	d
CAN_F3R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB0_Pos /;"	d
CAN_F3R1_FB0	target/stm32f103xb.h	/^#define CAN_F3R1_FB0 /;"	d
CAN_F3R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB10_Msk /;"	d
CAN_F3R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB10_Pos /;"	d
CAN_F3R1_FB10	target/stm32f103xb.h	/^#define CAN_F3R1_FB10 /;"	d
CAN_F3R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB11_Msk /;"	d
CAN_F3R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB11_Pos /;"	d
CAN_F3R1_FB11	target/stm32f103xb.h	/^#define CAN_F3R1_FB11 /;"	d
CAN_F3R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB12_Msk /;"	d
CAN_F3R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB12_Pos /;"	d
CAN_F3R1_FB12	target/stm32f103xb.h	/^#define CAN_F3R1_FB12 /;"	d
CAN_F3R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB13_Msk /;"	d
CAN_F3R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB13_Pos /;"	d
CAN_F3R1_FB13	target/stm32f103xb.h	/^#define CAN_F3R1_FB13 /;"	d
CAN_F3R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB14_Msk /;"	d
CAN_F3R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB14_Pos /;"	d
CAN_F3R1_FB14	target/stm32f103xb.h	/^#define CAN_F3R1_FB14 /;"	d
CAN_F3R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB15_Msk /;"	d
CAN_F3R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB15_Pos /;"	d
CAN_F3R1_FB15	target/stm32f103xb.h	/^#define CAN_F3R1_FB15 /;"	d
CAN_F3R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB16_Msk /;"	d
CAN_F3R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB16_Pos /;"	d
CAN_F3R1_FB16	target/stm32f103xb.h	/^#define CAN_F3R1_FB16 /;"	d
CAN_F3R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB17_Msk /;"	d
CAN_F3R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB17_Pos /;"	d
CAN_F3R1_FB17	target/stm32f103xb.h	/^#define CAN_F3R1_FB17 /;"	d
CAN_F3R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB18_Msk /;"	d
CAN_F3R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB18_Pos /;"	d
CAN_F3R1_FB18	target/stm32f103xb.h	/^#define CAN_F3R1_FB18 /;"	d
CAN_F3R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB19_Msk /;"	d
CAN_F3R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB19_Pos /;"	d
CAN_F3R1_FB19	target/stm32f103xb.h	/^#define CAN_F3R1_FB19 /;"	d
CAN_F3R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB1_Msk /;"	d
CAN_F3R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB1_Pos /;"	d
CAN_F3R1_FB1	target/stm32f103xb.h	/^#define CAN_F3R1_FB1 /;"	d
CAN_F3R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB20_Msk /;"	d
CAN_F3R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB20_Pos /;"	d
CAN_F3R1_FB20	target/stm32f103xb.h	/^#define CAN_F3R1_FB20 /;"	d
CAN_F3R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB21_Msk /;"	d
CAN_F3R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB21_Pos /;"	d
CAN_F3R1_FB21	target/stm32f103xb.h	/^#define CAN_F3R1_FB21 /;"	d
CAN_F3R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB22_Msk /;"	d
CAN_F3R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB22_Pos /;"	d
CAN_F3R1_FB22	target/stm32f103xb.h	/^#define CAN_F3R1_FB22 /;"	d
CAN_F3R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB23_Msk /;"	d
CAN_F3R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB23_Pos /;"	d
CAN_F3R1_FB23	target/stm32f103xb.h	/^#define CAN_F3R1_FB23 /;"	d
CAN_F3R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB24_Msk /;"	d
CAN_F3R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB24_Pos /;"	d
CAN_F3R1_FB24	target/stm32f103xb.h	/^#define CAN_F3R1_FB24 /;"	d
CAN_F3R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB25_Msk /;"	d
CAN_F3R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB25_Pos /;"	d
CAN_F3R1_FB25	target/stm32f103xb.h	/^#define CAN_F3R1_FB25 /;"	d
CAN_F3R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB26_Msk /;"	d
CAN_F3R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB26_Pos /;"	d
CAN_F3R1_FB26	target/stm32f103xb.h	/^#define CAN_F3R1_FB26 /;"	d
CAN_F3R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB27_Msk /;"	d
CAN_F3R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB27_Pos /;"	d
CAN_F3R1_FB27	target/stm32f103xb.h	/^#define CAN_F3R1_FB27 /;"	d
CAN_F3R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB28_Msk /;"	d
CAN_F3R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB28_Pos /;"	d
CAN_F3R1_FB28	target/stm32f103xb.h	/^#define CAN_F3R1_FB28 /;"	d
CAN_F3R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB29_Msk /;"	d
CAN_F3R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB29_Pos /;"	d
CAN_F3R1_FB29	target/stm32f103xb.h	/^#define CAN_F3R1_FB29 /;"	d
CAN_F3R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB2_Msk /;"	d
CAN_F3R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB2_Pos /;"	d
CAN_F3R1_FB2	target/stm32f103xb.h	/^#define CAN_F3R1_FB2 /;"	d
CAN_F3R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB30_Msk /;"	d
CAN_F3R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB30_Pos /;"	d
CAN_F3R1_FB30	target/stm32f103xb.h	/^#define CAN_F3R1_FB30 /;"	d
CAN_F3R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB31_Msk /;"	d
CAN_F3R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB31_Pos /;"	d
CAN_F3R1_FB31	target/stm32f103xb.h	/^#define CAN_F3R1_FB31 /;"	d
CAN_F3R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB3_Msk /;"	d
CAN_F3R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB3_Pos /;"	d
CAN_F3R1_FB3	target/stm32f103xb.h	/^#define CAN_F3R1_FB3 /;"	d
CAN_F3R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB4_Msk /;"	d
CAN_F3R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB4_Pos /;"	d
CAN_F3R1_FB4	target/stm32f103xb.h	/^#define CAN_F3R1_FB4 /;"	d
CAN_F3R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB5_Msk /;"	d
CAN_F3R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB5_Pos /;"	d
CAN_F3R1_FB5	target/stm32f103xb.h	/^#define CAN_F3R1_FB5 /;"	d
CAN_F3R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB6_Msk /;"	d
CAN_F3R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB6_Pos /;"	d
CAN_F3R1_FB6	target/stm32f103xb.h	/^#define CAN_F3R1_FB6 /;"	d
CAN_F3R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB7_Msk /;"	d
CAN_F3R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB7_Pos /;"	d
CAN_F3R1_FB7	target/stm32f103xb.h	/^#define CAN_F3R1_FB7 /;"	d
CAN_F3R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB8_Msk /;"	d
CAN_F3R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB8_Pos /;"	d
CAN_F3R1_FB8	target/stm32f103xb.h	/^#define CAN_F3R1_FB8 /;"	d
CAN_F3R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F3R1_FB9_Msk /;"	d
CAN_F3R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F3R1_FB9_Pos /;"	d
CAN_F3R1_FB9	target/stm32f103xb.h	/^#define CAN_F3R1_FB9 /;"	d
CAN_F3R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB0_Msk /;"	d
CAN_F3R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB0_Pos /;"	d
CAN_F3R2_FB0	target/stm32f103xb.h	/^#define CAN_F3R2_FB0 /;"	d
CAN_F3R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB10_Msk /;"	d
CAN_F3R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB10_Pos /;"	d
CAN_F3R2_FB10	target/stm32f103xb.h	/^#define CAN_F3R2_FB10 /;"	d
CAN_F3R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB11_Msk /;"	d
CAN_F3R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB11_Pos /;"	d
CAN_F3R2_FB11	target/stm32f103xb.h	/^#define CAN_F3R2_FB11 /;"	d
CAN_F3R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB12_Msk /;"	d
CAN_F3R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB12_Pos /;"	d
CAN_F3R2_FB12	target/stm32f103xb.h	/^#define CAN_F3R2_FB12 /;"	d
CAN_F3R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB13_Msk /;"	d
CAN_F3R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB13_Pos /;"	d
CAN_F3R2_FB13	target/stm32f103xb.h	/^#define CAN_F3R2_FB13 /;"	d
CAN_F3R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB14_Msk /;"	d
CAN_F3R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB14_Pos /;"	d
CAN_F3R2_FB14	target/stm32f103xb.h	/^#define CAN_F3R2_FB14 /;"	d
CAN_F3R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB15_Msk /;"	d
CAN_F3R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB15_Pos /;"	d
CAN_F3R2_FB15	target/stm32f103xb.h	/^#define CAN_F3R2_FB15 /;"	d
CAN_F3R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB16_Msk /;"	d
CAN_F3R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB16_Pos /;"	d
CAN_F3R2_FB16	target/stm32f103xb.h	/^#define CAN_F3R2_FB16 /;"	d
CAN_F3R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB17_Msk /;"	d
CAN_F3R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB17_Pos /;"	d
CAN_F3R2_FB17	target/stm32f103xb.h	/^#define CAN_F3R2_FB17 /;"	d
CAN_F3R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB18_Msk /;"	d
CAN_F3R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB18_Pos /;"	d
CAN_F3R2_FB18	target/stm32f103xb.h	/^#define CAN_F3R2_FB18 /;"	d
CAN_F3R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB19_Msk /;"	d
CAN_F3R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB19_Pos /;"	d
CAN_F3R2_FB19	target/stm32f103xb.h	/^#define CAN_F3R2_FB19 /;"	d
CAN_F3R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB1_Msk /;"	d
CAN_F3R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB1_Pos /;"	d
CAN_F3R2_FB1	target/stm32f103xb.h	/^#define CAN_F3R2_FB1 /;"	d
CAN_F3R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB20_Msk /;"	d
CAN_F3R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB20_Pos /;"	d
CAN_F3R2_FB20	target/stm32f103xb.h	/^#define CAN_F3R2_FB20 /;"	d
CAN_F3R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB21_Msk /;"	d
CAN_F3R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB21_Pos /;"	d
CAN_F3R2_FB21	target/stm32f103xb.h	/^#define CAN_F3R2_FB21 /;"	d
CAN_F3R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB22_Msk /;"	d
CAN_F3R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB22_Pos /;"	d
CAN_F3R2_FB22	target/stm32f103xb.h	/^#define CAN_F3R2_FB22 /;"	d
CAN_F3R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB23_Msk /;"	d
CAN_F3R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB23_Pos /;"	d
CAN_F3R2_FB23	target/stm32f103xb.h	/^#define CAN_F3R2_FB23 /;"	d
CAN_F3R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB24_Msk /;"	d
CAN_F3R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB24_Pos /;"	d
CAN_F3R2_FB24	target/stm32f103xb.h	/^#define CAN_F3R2_FB24 /;"	d
CAN_F3R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB25_Msk /;"	d
CAN_F3R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB25_Pos /;"	d
CAN_F3R2_FB25	target/stm32f103xb.h	/^#define CAN_F3R2_FB25 /;"	d
CAN_F3R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB26_Msk /;"	d
CAN_F3R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB26_Pos /;"	d
CAN_F3R2_FB26	target/stm32f103xb.h	/^#define CAN_F3R2_FB26 /;"	d
CAN_F3R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB27_Msk /;"	d
CAN_F3R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB27_Pos /;"	d
CAN_F3R2_FB27	target/stm32f103xb.h	/^#define CAN_F3R2_FB27 /;"	d
CAN_F3R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB28_Msk /;"	d
CAN_F3R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB28_Pos /;"	d
CAN_F3R2_FB28	target/stm32f103xb.h	/^#define CAN_F3R2_FB28 /;"	d
CAN_F3R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB29_Msk /;"	d
CAN_F3R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB29_Pos /;"	d
CAN_F3R2_FB29	target/stm32f103xb.h	/^#define CAN_F3R2_FB29 /;"	d
CAN_F3R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB2_Msk /;"	d
CAN_F3R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB2_Pos /;"	d
CAN_F3R2_FB2	target/stm32f103xb.h	/^#define CAN_F3R2_FB2 /;"	d
CAN_F3R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB30_Msk /;"	d
CAN_F3R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB30_Pos /;"	d
CAN_F3R2_FB30	target/stm32f103xb.h	/^#define CAN_F3R2_FB30 /;"	d
CAN_F3R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB31_Msk /;"	d
CAN_F3R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB31_Pos /;"	d
CAN_F3R2_FB31	target/stm32f103xb.h	/^#define CAN_F3R2_FB31 /;"	d
CAN_F3R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB3_Msk /;"	d
CAN_F3R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB3_Pos /;"	d
CAN_F3R2_FB3	target/stm32f103xb.h	/^#define CAN_F3R2_FB3 /;"	d
CAN_F3R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB4_Msk /;"	d
CAN_F3R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB4_Pos /;"	d
CAN_F3R2_FB4	target/stm32f103xb.h	/^#define CAN_F3R2_FB4 /;"	d
CAN_F3R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB5_Msk /;"	d
CAN_F3R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB5_Pos /;"	d
CAN_F3R2_FB5	target/stm32f103xb.h	/^#define CAN_F3R2_FB5 /;"	d
CAN_F3R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB6_Msk /;"	d
CAN_F3R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB6_Pos /;"	d
CAN_F3R2_FB6	target/stm32f103xb.h	/^#define CAN_F3R2_FB6 /;"	d
CAN_F3R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB7_Msk /;"	d
CAN_F3R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB7_Pos /;"	d
CAN_F3R2_FB7	target/stm32f103xb.h	/^#define CAN_F3R2_FB7 /;"	d
CAN_F3R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB8_Msk /;"	d
CAN_F3R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB8_Pos /;"	d
CAN_F3R2_FB8	target/stm32f103xb.h	/^#define CAN_F3R2_FB8 /;"	d
CAN_F3R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F3R2_FB9_Msk /;"	d
CAN_F3R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F3R2_FB9_Pos /;"	d
CAN_F3R2_FB9	target/stm32f103xb.h	/^#define CAN_F3R2_FB9 /;"	d
CAN_F4R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB0_Msk /;"	d
CAN_F4R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB0_Pos /;"	d
CAN_F4R1_FB0	target/stm32f103xb.h	/^#define CAN_F4R1_FB0 /;"	d
CAN_F4R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB10_Msk /;"	d
CAN_F4R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB10_Pos /;"	d
CAN_F4R1_FB10	target/stm32f103xb.h	/^#define CAN_F4R1_FB10 /;"	d
CAN_F4R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB11_Msk /;"	d
CAN_F4R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB11_Pos /;"	d
CAN_F4R1_FB11	target/stm32f103xb.h	/^#define CAN_F4R1_FB11 /;"	d
CAN_F4R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB12_Msk /;"	d
CAN_F4R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB12_Pos /;"	d
CAN_F4R1_FB12	target/stm32f103xb.h	/^#define CAN_F4R1_FB12 /;"	d
CAN_F4R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB13_Msk /;"	d
CAN_F4R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB13_Pos /;"	d
CAN_F4R1_FB13	target/stm32f103xb.h	/^#define CAN_F4R1_FB13 /;"	d
CAN_F4R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB14_Msk /;"	d
CAN_F4R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB14_Pos /;"	d
CAN_F4R1_FB14	target/stm32f103xb.h	/^#define CAN_F4R1_FB14 /;"	d
CAN_F4R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB15_Msk /;"	d
CAN_F4R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB15_Pos /;"	d
CAN_F4R1_FB15	target/stm32f103xb.h	/^#define CAN_F4R1_FB15 /;"	d
CAN_F4R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB16_Msk /;"	d
CAN_F4R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB16_Pos /;"	d
CAN_F4R1_FB16	target/stm32f103xb.h	/^#define CAN_F4R1_FB16 /;"	d
CAN_F4R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB17_Msk /;"	d
CAN_F4R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB17_Pos /;"	d
CAN_F4R1_FB17	target/stm32f103xb.h	/^#define CAN_F4R1_FB17 /;"	d
CAN_F4R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB18_Msk /;"	d
CAN_F4R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB18_Pos /;"	d
CAN_F4R1_FB18	target/stm32f103xb.h	/^#define CAN_F4R1_FB18 /;"	d
CAN_F4R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB19_Msk /;"	d
CAN_F4R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB19_Pos /;"	d
CAN_F4R1_FB19	target/stm32f103xb.h	/^#define CAN_F4R1_FB19 /;"	d
CAN_F4R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB1_Msk /;"	d
CAN_F4R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB1_Pos /;"	d
CAN_F4R1_FB1	target/stm32f103xb.h	/^#define CAN_F4R1_FB1 /;"	d
CAN_F4R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB20_Msk /;"	d
CAN_F4R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB20_Pos /;"	d
CAN_F4R1_FB20	target/stm32f103xb.h	/^#define CAN_F4R1_FB20 /;"	d
CAN_F4R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB21_Msk /;"	d
CAN_F4R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB21_Pos /;"	d
CAN_F4R1_FB21	target/stm32f103xb.h	/^#define CAN_F4R1_FB21 /;"	d
CAN_F4R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB22_Msk /;"	d
CAN_F4R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB22_Pos /;"	d
CAN_F4R1_FB22	target/stm32f103xb.h	/^#define CAN_F4R1_FB22 /;"	d
CAN_F4R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB23_Msk /;"	d
CAN_F4R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB23_Pos /;"	d
CAN_F4R1_FB23	target/stm32f103xb.h	/^#define CAN_F4R1_FB23 /;"	d
CAN_F4R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB24_Msk /;"	d
CAN_F4R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB24_Pos /;"	d
CAN_F4R1_FB24	target/stm32f103xb.h	/^#define CAN_F4R1_FB24 /;"	d
CAN_F4R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB25_Msk /;"	d
CAN_F4R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB25_Pos /;"	d
CAN_F4R1_FB25	target/stm32f103xb.h	/^#define CAN_F4R1_FB25 /;"	d
CAN_F4R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB26_Msk /;"	d
CAN_F4R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB26_Pos /;"	d
CAN_F4R1_FB26	target/stm32f103xb.h	/^#define CAN_F4R1_FB26 /;"	d
CAN_F4R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB27_Msk /;"	d
CAN_F4R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB27_Pos /;"	d
CAN_F4R1_FB27	target/stm32f103xb.h	/^#define CAN_F4R1_FB27 /;"	d
CAN_F4R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB28_Msk /;"	d
CAN_F4R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB28_Pos /;"	d
CAN_F4R1_FB28	target/stm32f103xb.h	/^#define CAN_F4R1_FB28 /;"	d
CAN_F4R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB29_Msk /;"	d
CAN_F4R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB29_Pos /;"	d
CAN_F4R1_FB29	target/stm32f103xb.h	/^#define CAN_F4R1_FB29 /;"	d
CAN_F4R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB2_Msk /;"	d
CAN_F4R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB2_Pos /;"	d
CAN_F4R1_FB2	target/stm32f103xb.h	/^#define CAN_F4R1_FB2 /;"	d
CAN_F4R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB30_Msk /;"	d
CAN_F4R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB30_Pos /;"	d
CAN_F4R1_FB30	target/stm32f103xb.h	/^#define CAN_F4R1_FB30 /;"	d
CAN_F4R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB31_Msk /;"	d
CAN_F4R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB31_Pos /;"	d
CAN_F4R1_FB31	target/stm32f103xb.h	/^#define CAN_F4R1_FB31 /;"	d
CAN_F4R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB3_Msk /;"	d
CAN_F4R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB3_Pos /;"	d
CAN_F4R1_FB3	target/stm32f103xb.h	/^#define CAN_F4R1_FB3 /;"	d
CAN_F4R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB4_Msk /;"	d
CAN_F4R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB4_Pos /;"	d
CAN_F4R1_FB4	target/stm32f103xb.h	/^#define CAN_F4R1_FB4 /;"	d
CAN_F4R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB5_Msk /;"	d
CAN_F4R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB5_Pos /;"	d
CAN_F4R1_FB5	target/stm32f103xb.h	/^#define CAN_F4R1_FB5 /;"	d
CAN_F4R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB6_Msk /;"	d
CAN_F4R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB6_Pos /;"	d
CAN_F4R1_FB6	target/stm32f103xb.h	/^#define CAN_F4R1_FB6 /;"	d
CAN_F4R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB7_Msk /;"	d
CAN_F4R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB7_Pos /;"	d
CAN_F4R1_FB7	target/stm32f103xb.h	/^#define CAN_F4R1_FB7 /;"	d
CAN_F4R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB8_Msk /;"	d
CAN_F4R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB8_Pos /;"	d
CAN_F4R1_FB8	target/stm32f103xb.h	/^#define CAN_F4R1_FB8 /;"	d
CAN_F4R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F4R1_FB9_Msk /;"	d
CAN_F4R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F4R1_FB9_Pos /;"	d
CAN_F4R1_FB9	target/stm32f103xb.h	/^#define CAN_F4R1_FB9 /;"	d
CAN_F4R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB0_Msk /;"	d
CAN_F4R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB0_Pos /;"	d
CAN_F4R2_FB0	target/stm32f103xb.h	/^#define CAN_F4R2_FB0 /;"	d
CAN_F4R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB10_Msk /;"	d
CAN_F4R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB10_Pos /;"	d
CAN_F4R2_FB10	target/stm32f103xb.h	/^#define CAN_F4R2_FB10 /;"	d
CAN_F4R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB11_Msk /;"	d
CAN_F4R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB11_Pos /;"	d
CAN_F4R2_FB11	target/stm32f103xb.h	/^#define CAN_F4R2_FB11 /;"	d
CAN_F4R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB12_Msk /;"	d
CAN_F4R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB12_Pos /;"	d
CAN_F4R2_FB12	target/stm32f103xb.h	/^#define CAN_F4R2_FB12 /;"	d
CAN_F4R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB13_Msk /;"	d
CAN_F4R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB13_Pos /;"	d
CAN_F4R2_FB13	target/stm32f103xb.h	/^#define CAN_F4R2_FB13 /;"	d
CAN_F4R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB14_Msk /;"	d
CAN_F4R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB14_Pos /;"	d
CAN_F4R2_FB14	target/stm32f103xb.h	/^#define CAN_F4R2_FB14 /;"	d
CAN_F4R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB15_Msk /;"	d
CAN_F4R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB15_Pos /;"	d
CAN_F4R2_FB15	target/stm32f103xb.h	/^#define CAN_F4R2_FB15 /;"	d
CAN_F4R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB16_Msk /;"	d
CAN_F4R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB16_Pos /;"	d
CAN_F4R2_FB16	target/stm32f103xb.h	/^#define CAN_F4R2_FB16 /;"	d
CAN_F4R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB17_Msk /;"	d
CAN_F4R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB17_Pos /;"	d
CAN_F4R2_FB17	target/stm32f103xb.h	/^#define CAN_F4R2_FB17 /;"	d
CAN_F4R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB18_Msk /;"	d
CAN_F4R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB18_Pos /;"	d
CAN_F4R2_FB18	target/stm32f103xb.h	/^#define CAN_F4R2_FB18 /;"	d
CAN_F4R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB19_Msk /;"	d
CAN_F4R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB19_Pos /;"	d
CAN_F4R2_FB19	target/stm32f103xb.h	/^#define CAN_F4R2_FB19 /;"	d
CAN_F4R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB1_Msk /;"	d
CAN_F4R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB1_Pos /;"	d
CAN_F4R2_FB1	target/stm32f103xb.h	/^#define CAN_F4R2_FB1 /;"	d
CAN_F4R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB20_Msk /;"	d
CAN_F4R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB20_Pos /;"	d
CAN_F4R2_FB20	target/stm32f103xb.h	/^#define CAN_F4R2_FB20 /;"	d
CAN_F4R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB21_Msk /;"	d
CAN_F4R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB21_Pos /;"	d
CAN_F4R2_FB21	target/stm32f103xb.h	/^#define CAN_F4R2_FB21 /;"	d
CAN_F4R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB22_Msk /;"	d
CAN_F4R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB22_Pos /;"	d
CAN_F4R2_FB22	target/stm32f103xb.h	/^#define CAN_F4R2_FB22 /;"	d
CAN_F4R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB23_Msk /;"	d
CAN_F4R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB23_Pos /;"	d
CAN_F4R2_FB23	target/stm32f103xb.h	/^#define CAN_F4R2_FB23 /;"	d
CAN_F4R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB24_Msk /;"	d
CAN_F4R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB24_Pos /;"	d
CAN_F4R2_FB24	target/stm32f103xb.h	/^#define CAN_F4R2_FB24 /;"	d
CAN_F4R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB25_Msk /;"	d
CAN_F4R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB25_Pos /;"	d
CAN_F4R2_FB25	target/stm32f103xb.h	/^#define CAN_F4R2_FB25 /;"	d
CAN_F4R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB26_Msk /;"	d
CAN_F4R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB26_Pos /;"	d
CAN_F4R2_FB26	target/stm32f103xb.h	/^#define CAN_F4R2_FB26 /;"	d
CAN_F4R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB27_Msk /;"	d
CAN_F4R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB27_Pos /;"	d
CAN_F4R2_FB27	target/stm32f103xb.h	/^#define CAN_F4R2_FB27 /;"	d
CAN_F4R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB28_Msk /;"	d
CAN_F4R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB28_Pos /;"	d
CAN_F4R2_FB28	target/stm32f103xb.h	/^#define CAN_F4R2_FB28 /;"	d
CAN_F4R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB29_Msk /;"	d
CAN_F4R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB29_Pos /;"	d
CAN_F4R2_FB29	target/stm32f103xb.h	/^#define CAN_F4R2_FB29 /;"	d
CAN_F4R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB2_Msk /;"	d
CAN_F4R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB2_Pos /;"	d
CAN_F4R2_FB2	target/stm32f103xb.h	/^#define CAN_F4R2_FB2 /;"	d
CAN_F4R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB30_Msk /;"	d
CAN_F4R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB30_Pos /;"	d
CAN_F4R2_FB30	target/stm32f103xb.h	/^#define CAN_F4R2_FB30 /;"	d
CAN_F4R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB31_Msk /;"	d
CAN_F4R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB31_Pos /;"	d
CAN_F4R2_FB31	target/stm32f103xb.h	/^#define CAN_F4R2_FB31 /;"	d
CAN_F4R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB3_Msk /;"	d
CAN_F4R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB3_Pos /;"	d
CAN_F4R2_FB3	target/stm32f103xb.h	/^#define CAN_F4R2_FB3 /;"	d
CAN_F4R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB4_Msk /;"	d
CAN_F4R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB4_Pos /;"	d
CAN_F4R2_FB4	target/stm32f103xb.h	/^#define CAN_F4R2_FB4 /;"	d
CAN_F4R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB5_Msk /;"	d
CAN_F4R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB5_Pos /;"	d
CAN_F4R2_FB5	target/stm32f103xb.h	/^#define CAN_F4R2_FB5 /;"	d
CAN_F4R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB6_Msk /;"	d
CAN_F4R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB6_Pos /;"	d
CAN_F4R2_FB6	target/stm32f103xb.h	/^#define CAN_F4R2_FB6 /;"	d
CAN_F4R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB7_Msk /;"	d
CAN_F4R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB7_Pos /;"	d
CAN_F4R2_FB7	target/stm32f103xb.h	/^#define CAN_F4R2_FB7 /;"	d
CAN_F4R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB8_Msk /;"	d
CAN_F4R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB8_Pos /;"	d
CAN_F4R2_FB8	target/stm32f103xb.h	/^#define CAN_F4R2_FB8 /;"	d
CAN_F4R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F4R2_FB9_Msk /;"	d
CAN_F4R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F4R2_FB9_Pos /;"	d
CAN_F4R2_FB9	target/stm32f103xb.h	/^#define CAN_F4R2_FB9 /;"	d
CAN_F5R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB0_Msk /;"	d
CAN_F5R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB0_Pos /;"	d
CAN_F5R1_FB0	target/stm32f103xb.h	/^#define CAN_F5R1_FB0 /;"	d
CAN_F5R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB10_Msk /;"	d
CAN_F5R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB10_Pos /;"	d
CAN_F5R1_FB10	target/stm32f103xb.h	/^#define CAN_F5R1_FB10 /;"	d
CAN_F5R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB11_Msk /;"	d
CAN_F5R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB11_Pos /;"	d
CAN_F5R1_FB11	target/stm32f103xb.h	/^#define CAN_F5R1_FB11 /;"	d
CAN_F5R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB12_Msk /;"	d
CAN_F5R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB12_Pos /;"	d
CAN_F5R1_FB12	target/stm32f103xb.h	/^#define CAN_F5R1_FB12 /;"	d
CAN_F5R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB13_Msk /;"	d
CAN_F5R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB13_Pos /;"	d
CAN_F5R1_FB13	target/stm32f103xb.h	/^#define CAN_F5R1_FB13 /;"	d
CAN_F5R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB14_Msk /;"	d
CAN_F5R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB14_Pos /;"	d
CAN_F5R1_FB14	target/stm32f103xb.h	/^#define CAN_F5R1_FB14 /;"	d
CAN_F5R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB15_Msk /;"	d
CAN_F5R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB15_Pos /;"	d
CAN_F5R1_FB15	target/stm32f103xb.h	/^#define CAN_F5R1_FB15 /;"	d
CAN_F5R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB16_Msk /;"	d
CAN_F5R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB16_Pos /;"	d
CAN_F5R1_FB16	target/stm32f103xb.h	/^#define CAN_F5R1_FB16 /;"	d
CAN_F5R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB17_Msk /;"	d
CAN_F5R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB17_Pos /;"	d
CAN_F5R1_FB17	target/stm32f103xb.h	/^#define CAN_F5R1_FB17 /;"	d
CAN_F5R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB18_Msk /;"	d
CAN_F5R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB18_Pos /;"	d
CAN_F5R1_FB18	target/stm32f103xb.h	/^#define CAN_F5R1_FB18 /;"	d
CAN_F5R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB19_Msk /;"	d
CAN_F5R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB19_Pos /;"	d
CAN_F5R1_FB19	target/stm32f103xb.h	/^#define CAN_F5R1_FB19 /;"	d
CAN_F5R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB1_Msk /;"	d
CAN_F5R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB1_Pos /;"	d
CAN_F5R1_FB1	target/stm32f103xb.h	/^#define CAN_F5R1_FB1 /;"	d
CAN_F5R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB20_Msk /;"	d
CAN_F5R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB20_Pos /;"	d
CAN_F5R1_FB20	target/stm32f103xb.h	/^#define CAN_F5R1_FB20 /;"	d
CAN_F5R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB21_Msk /;"	d
CAN_F5R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB21_Pos /;"	d
CAN_F5R1_FB21	target/stm32f103xb.h	/^#define CAN_F5R1_FB21 /;"	d
CAN_F5R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB22_Msk /;"	d
CAN_F5R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB22_Pos /;"	d
CAN_F5R1_FB22	target/stm32f103xb.h	/^#define CAN_F5R1_FB22 /;"	d
CAN_F5R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB23_Msk /;"	d
CAN_F5R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB23_Pos /;"	d
CAN_F5R1_FB23	target/stm32f103xb.h	/^#define CAN_F5R1_FB23 /;"	d
CAN_F5R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB24_Msk /;"	d
CAN_F5R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB24_Pos /;"	d
CAN_F5R1_FB24	target/stm32f103xb.h	/^#define CAN_F5R1_FB24 /;"	d
CAN_F5R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB25_Msk /;"	d
CAN_F5R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB25_Pos /;"	d
CAN_F5R1_FB25	target/stm32f103xb.h	/^#define CAN_F5R1_FB25 /;"	d
CAN_F5R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB26_Msk /;"	d
CAN_F5R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB26_Pos /;"	d
CAN_F5R1_FB26	target/stm32f103xb.h	/^#define CAN_F5R1_FB26 /;"	d
CAN_F5R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB27_Msk /;"	d
CAN_F5R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB27_Pos /;"	d
CAN_F5R1_FB27	target/stm32f103xb.h	/^#define CAN_F5R1_FB27 /;"	d
CAN_F5R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB28_Msk /;"	d
CAN_F5R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB28_Pos /;"	d
CAN_F5R1_FB28	target/stm32f103xb.h	/^#define CAN_F5R1_FB28 /;"	d
CAN_F5R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB29_Msk /;"	d
CAN_F5R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB29_Pos /;"	d
CAN_F5R1_FB29	target/stm32f103xb.h	/^#define CAN_F5R1_FB29 /;"	d
CAN_F5R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB2_Msk /;"	d
CAN_F5R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB2_Pos /;"	d
CAN_F5R1_FB2	target/stm32f103xb.h	/^#define CAN_F5R1_FB2 /;"	d
CAN_F5R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB30_Msk /;"	d
CAN_F5R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB30_Pos /;"	d
CAN_F5R1_FB30	target/stm32f103xb.h	/^#define CAN_F5R1_FB30 /;"	d
CAN_F5R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB31_Msk /;"	d
CAN_F5R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB31_Pos /;"	d
CAN_F5R1_FB31	target/stm32f103xb.h	/^#define CAN_F5R1_FB31 /;"	d
CAN_F5R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB3_Msk /;"	d
CAN_F5R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB3_Pos /;"	d
CAN_F5R1_FB3	target/stm32f103xb.h	/^#define CAN_F5R1_FB3 /;"	d
CAN_F5R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB4_Msk /;"	d
CAN_F5R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB4_Pos /;"	d
CAN_F5R1_FB4	target/stm32f103xb.h	/^#define CAN_F5R1_FB4 /;"	d
CAN_F5R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB5_Msk /;"	d
CAN_F5R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB5_Pos /;"	d
CAN_F5R1_FB5	target/stm32f103xb.h	/^#define CAN_F5R1_FB5 /;"	d
CAN_F5R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB6_Msk /;"	d
CAN_F5R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB6_Pos /;"	d
CAN_F5R1_FB6	target/stm32f103xb.h	/^#define CAN_F5R1_FB6 /;"	d
CAN_F5R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB7_Msk /;"	d
CAN_F5R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB7_Pos /;"	d
CAN_F5R1_FB7	target/stm32f103xb.h	/^#define CAN_F5R1_FB7 /;"	d
CAN_F5R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB8_Msk /;"	d
CAN_F5R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB8_Pos /;"	d
CAN_F5R1_FB8	target/stm32f103xb.h	/^#define CAN_F5R1_FB8 /;"	d
CAN_F5R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F5R1_FB9_Msk /;"	d
CAN_F5R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F5R1_FB9_Pos /;"	d
CAN_F5R1_FB9	target/stm32f103xb.h	/^#define CAN_F5R1_FB9 /;"	d
CAN_F5R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB0_Msk /;"	d
CAN_F5R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB0_Pos /;"	d
CAN_F5R2_FB0	target/stm32f103xb.h	/^#define CAN_F5R2_FB0 /;"	d
CAN_F5R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB10_Msk /;"	d
CAN_F5R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB10_Pos /;"	d
CAN_F5R2_FB10	target/stm32f103xb.h	/^#define CAN_F5R2_FB10 /;"	d
CAN_F5R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB11_Msk /;"	d
CAN_F5R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB11_Pos /;"	d
CAN_F5R2_FB11	target/stm32f103xb.h	/^#define CAN_F5R2_FB11 /;"	d
CAN_F5R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB12_Msk /;"	d
CAN_F5R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB12_Pos /;"	d
CAN_F5R2_FB12	target/stm32f103xb.h	/^#define CAN_F5R2_FB12 /;"	d
CAN_F5R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB13_Msk /;"	d
CAN_F5R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB13_Pos /;"	d
CAN_F5R2_FB13	target/stm32f103xb.h	/^#define CAN_F5R2_FB13 /;"	d
CAN_F5R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB14_Msk /;"	d
CAN_F5R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB14_Pos /;"	d
CAN_F5R2_FB14	target/stm32f103xb.h	/^#define CAN_F5R2_FB14 /;"	d
CAN_F5R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB15_Msk /;"	d
CAN_F5R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB15_Pos /;"	d
CAN_F5R2_FB15	target/stm32f103xb.h	/^#define CAN_F5R2_FB15 /;"	d
CAN_F5R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB16_Msk /;"	d
CAN_F5R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB16_Pos /;"	d
CAN_F5R2_FB16	target/stm32f103xb.h	/^#define CAN_F5R2_FB16 /;"	d
CAN_F5R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB17_Msk /;"	d
CAN_F5R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB17_Pos /;"	d
CAN_F5R2_FB17	target/stm32f103xb.h	/^#define CAN_F5R2_FB17 /;"	d
CAN_F5R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB18_Msk /;"	d
CAN_F5R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB18_Pos /;"	d
CAN_F5R2_FB18	target/stm32f103xb.h	/^#define CAN_F5R2_FB18 /;"	d
CAN_F5R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB19_Msk /;"	d
CAN_F5R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB19_Pos /;"	d
CAN_F5R2_FB19	target/stm32f103xb.h	/^#define CAN_F5R2_FB19 /;"	d
CAN_F5R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB1_Msk /;"	d
CAN_F5R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB1_Pos /;"	d
CAN_F5R2_FB1	target/stm32f103xb.h	/^#define CAN_F5R2_FB1 /;"	d
CAN_F5R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB20_Msk /;"	d
CAN_F5R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB20_Pos /;"	d
CAN_F5R2_FB20	target/stm32f103xb.h	/^#define CAN_F5R2_FB20 /;"	d
CAN_F5R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB21_Msk /;"	d
CAN_F5R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB21_Pos /;"	d
CAN_F5R2_FB21	target/stm32f103xb.h	/^#define CAN_F5R2_FB21 /;"	d
CAN_F5R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB22_Msk /;"	d
CAN_F5R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB22_Pos /;"	d
CAN_F5R2_FB22	target/stm32f103xb.h	/^#define CAN_F5R2_FB22 /;"	d
CAN_F5R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB23_Msk /;"	d
CAN_F5R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB23_Pos /;"	d
CAN_F5R2_FB23	target/stm32f103xb.h	/^#define CAN_F5R2_FB23 /;"	d
CAN_F5R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB24_Msk /;"	d
CAN_F5R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB24_Pos /;"	d
CAN_F5R2_FB24	target/stm32f103xb.h	/^#define CAN_F5R2_FB24 /;"	d
CAN_F5R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB25_Msk /;"	d
CAN_F5R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB25_Pos /;"	d
CAN_F5R2_FB25	target/stm32f103xb.h	/^#define CAN_F5R2_FB25 /;"	d
CAN_F5R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB26_Msk /;"	d
CAN_F5R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB26_Pos /;"	d
CAN_F5R2_FB26	target/stm32f103xb.h	/^#define CAN_F5R2_FB26 /;"	d
CAN_F5R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB27_Msk /;"	d
CAN_F5R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB27_Pos /;"	d
CAN_F5R2_FB27	target/stm32f103xb.h	/^#define CAN_F5R2_FB27 /;"	d
CAN_F5R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB28_Msk /;"	d
CAN_F5R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB28_Pos /;"	d
CAN_F5R2_FB28	target/stm32f103xb.h	/^#define CAN_F5R2_FB28 /;"	d
CAN_F5R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB29_Msk /;"	d
CAN_F5R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB29_Pos /;"	d
CAN_F5R2_FB29	target/stm32f103xb.h	/^#define CAN_F5R2_FB29 /;"	d
CAN_F5R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB2_Msk /;"	d
CAN_F5R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB2_Pos /;"	d
CAN_F5R2_FB2	target/stm32f103xb.h	/^#define CAN_F5R2_FB2 /;"	d
CAN_F5R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB30_Msk /;"	d
CAN_F5R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB30_Pos /;"	d
CAN_F5R2_FB30	target/stm32f103xb.h	/^#define CAN_F5R2_FB30 /;"	d
CAN_F5R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB31_Msk /;"	d
CAN_F5R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB31_Pos /;"	d
CAN_F5R2_FB31	target/stm32f103xb.h	/^#define CAN_F5R2_FB31 /;"	d
CAN_F5R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB3_Msk /;"	d
CAN_F5R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB3_Pos /;"	d
CAN_F5R2_FB3	target/stm32f103xb.h	/^#define CAN_F5R2_FB3 /;"	d
CAN_F5R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB4_Msk /;"	d
CAN_F5R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB4_Pos /;"	d
CAN_F5R2_FB4	target/stm32f103xb.h	/^#define CAN_F5R2_FB4 /;"	d
CAN_F5R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB5_Msk /;"	d
CAN_F5R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB5_Pos /;"	d
CAN_F5R2_FB5	target/stm32f103xb.h	/^#define CAN_F5R2_FB5 /;"	d
CAN_F5R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB6_Msk /;"	d
CAN_F5R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB6_Pos /;"	d
CAN_F5R2_FB6	target/stm32f103xb.h	/^#define CAN_F5R2_FB6 /;"	d
CAN_F5R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB7_Msk /;"	d
CAN_F5R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB7_Pos /;"	d
CAN_F5R2_FB7	target/stm32f103xb.h	/^#define CAN_F5R2_FB7 /;"	d
CAN_F5R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB8_Msk /;"	d
CAN_F5R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB8_Pos /;"	d
CAN_F5R2_FB8	target/stm32f103xb.h	/^#define CAN_F5R2_FB8 /;"	d
CAN_F5R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F5R2_FB9_Msk /;"	d
CAN_F5R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F5R2_FB9_Pos /;"	d
CAN_F5R2_FB9	target/stm32f103xb.h	/^#define CAN_F5R2_FB9 /;"	d
CAN_F6R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB0_Msk /;"	d
CAN_F6R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB0_Pos /;"	d
CAN_F6R1_FB0	target/stm32f103xb.h	/^#define CAN_F6R1_FB0 /;"	d
CAN_F6R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB10_Msk /;"	d
CAN_F6R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB10_Pos /;"	d
CAN_F6R1_FB10	target/stm32f103xb.h	/^#define CAN_F6R1_FB10 /;"	d
CAN_F6R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB11_Msk /;"	d
CAN_F6R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB11_Pos /;"	d
CAN_F6R1_FB11	target/stm32f103xb.h	/^#define CAN_F6R1_FB11 /;"	d
CAN_F6R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB12_Msk /;"	d
CAN_F6R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB12_Pos /;"	d
CAN_F6R1_FB12	target/stm32f103xb.h	/^#define CAN_F6R1_FB12 /;"	d
CAN_F6R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB13_Msk /;"	d
CAN_F6R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB13_Pos /;"	d
CAN_F6R1_FB13	target/stm32f103xb.h	/^#define CAN_F6R1_FB13 /;"	d
CAN_F6R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB14_Msk /;"	d
CAN_F6R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB14_Pos /;"	d
CAN_F6R1_FB14	target/stm32f103xb.h	/^#define CAN_F6R1_FB14 /;"	d
CAN_F6R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB15_Msk /;"	d
CAN_F6R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB15_Pos /;"	d
CAN_F6R1_FB15	target/stm32f103xb.h	/^#define CAN_F6R1_FB15 /;"	d
CAN_F6R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB16_Msk /;"	d
CAN_F6R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB16_Pos /;"	d
CAN_F6R1_FB16	target/stm32f103xb.h	/^#define CAN_F6R1_FB16 /;"	d
CAN_F6R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB17_Msk /;"	d
CAN_F6R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB17_Pos /;"	d
CAN_F6R1_FB17	target/stm32f103xb.h	/^#define CAN_F6R1_FB17 /;"	d
CAN_F6R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB18_Msk /;"	d
CAN_F6R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB18_Pos /;"	d
CAN_F6R1_FB18	target/stm32f103xb.h	/^#define CAN_F6R1_FB18 /;"	d
CAN_F6R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB19_Msk /;"	d
CAN_F6R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB19_Pos /;"	d
CAN_F6R1_FB19	target/stm32f103xb.h	/^#define CAN_F6R1_FB19 /;"	d
CAN_F6R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB1_Msk /;"	d
CAN_F6R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB1_Pos /;"	d
CAN_F6R1_FB1	target/stm32f103xb.h	/^#define CAN_F6R1_FB1 /;"	d
CAN_F6R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB20_Msk /;"	d
CAN_F6R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB20_Pos /;"	d
CAN_F6R1_FB20	target/stm32f103xb.h	/^#define CAN_F6R1_FB20 /;"	d
CAN_F6R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB21_Msk /;"	d
CAN_F6R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB21_Pos /;"	d
CAN_F6R1_FB21	target/stm32f103xb.h	/^#define CAN_F6R1_FB21 /;"	d
CAN_F6R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB22_Msk /;"	d
CAN_F6R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB22_Pos /;"	d
CAN_F6R1_FB22	target/stm32f103xb.h	/^#define CAN_F6R1_FB22 /;"	d
CAN_F6R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB23_Msk /;"	d
CAN_F6R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB23_Pos /;"	d
CAN_F6R1_FB23	target/stm32f103xb.h	/^#define CAN_F6R1_FB23 /;"	d
CAN_F6R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB24_Msk /;"	d
CAN_F6R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB24_Pos /;"	d
CAN_F6R1_FB24	target/stm32f103xb.h	/^#define CAN_F6R1_FB24 /;"	d
CAN_F6R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB25_Msk /;"	d
CAN_F6R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB25_Pos /;"	d
CAN_F6R1_FB25	target/stm32f103xb.h	/^#define CAN_F6R1_FB25 /;"	d
CAN_F6R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB26_Msk /;"	d
CAN_F6R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB26_Pos /;"	d
CAN_F6R1_FB26	target/stm32f103xb.h	/^#define CAN_F6R1_FB26 /;"	d
CAN_F6R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB27_Msk /;"	d
CAN_F6R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB27_Pos /;"	d
CAN_F6R1_FB27	target/stm32f103xb.h	/^#define CAN_F6R1_FB27 /;"	d
CAN_F6R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB28_Msk /;"	d
CAN_F6R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB28_Pos /;"	d
CAN_F6R1_FB28	target/stm32f103xb.h	/^#define CAN_F6R1_FB28 /;"	d
CAN_F6R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB29_Msk /;"	d
CAN_F6R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB29_Pos /;"	d
CAN_F6R1_FB29	target/stm32f103xb.h	/^#define CAN_F6R1_FB29 /;"	d
CAN_F6R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB2_Msk /;"	d
CAN_F6R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB2_Pos /;"	d
CAN_F6R1_FB2	target/stm32f103xb.h	/^#define CAN_F6R1_FB2 /;"	d
CAN_F6R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB30_Msk /;"	d
CAN_F6R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB30_Pos /;"	d
CAN_F6R1_FB30	target/stm32f103xb.h	/^#define CAN_F6R1_FB30 /;"	d
CAN_F6R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB31_Msk /;"	d
CAN_F6R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB31_Pos /;"	d
CAN_F6R1_FB31	target/stm32f103xb.h	/^#define CAN_F6R1_FB31 /;"	d
CAN_F6R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB3_Msk /;"	d
CAN_F6R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB3_Pos /;"	d
CAN_F6R1_FB3	target/stm32f103xb.h	/^#define CAN_F6R1_FB3 /;"	d
CAN_F6R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB4_Msk /;"	d
CAN_F6R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB4_Pos /;"	d
CAN_F6R1_FB4	target/stm32f103xb.h	/^#define CAN_F6R1_FB4 /;"	d
CAN_F6R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB5_Msk /;"	d
CAN_F6R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB5_Pos /;"	d
CAN_F6R1_FB5	target/stm32f103xb.h	/^#define CAN_F6R1_FB5 /;"	d
CAN_F6R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB6_Msk /;"	d
CAN_F6R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB6_Pos /;"	d
CAN_F6R1_FB6	target/stm32f103xb.h	/^#define CAN_F6R1_FB6 /;"	d
CAN_F6R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB7_Msk /;"	d
CAN_F6R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB7_Pos /;"	d
CAN_F6R1_FB7	target/stm32f103xb.h	/^#define CAN_F6R1_FB7 /;"	d
CAN_F6R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB8_Msk /;"	d
CAN_F6R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB8_Pos /;"	d
CAN_F6R1_FB8	target/stm32f103xb.h	/^#define CAN_F6R1_FB8 /;"	d
CAN_F6R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F6R1_FB9_Msk /;"	d
CAN_F6R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F6R1_FB9_Pos /;"	d
CAN_F6R1_FB9	target/stm32f103xb.h	/^#define CAN_F6R1_FB9 /;"	d
CAN_F6R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB0_Msk /;"	d
CAN_F6R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB0_Pos /;"	d
CAN_F6R2_FB0	target/stm32f103xb.h	/^#define CAN_F6R2_FB0 /;"	d
CAN_F6R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB10_Msk /;"	d
CAN_F6R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB10_Pos /;"	d
CAN_F6R2_FB10	target/stm32f103xb.h	/^#define CAN_F6R2_FB10 /;"	d
CAN_F6R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB11_Msk /;"	d
CAN_F6R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB11_Pos /;"	d
CAN_F6R2_FB11	target/stm32f103xb.h	/^#define CAN_F6R2_FB11 /;"	d
CAN_F6R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB12_Msk /;"	d
CAN_F6R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB12_Pos /;"	d
CAN_F6R2_FB12	target/stm32f103xb.h	/^#define CAN_F6R2_FB12 /;"	d
CAN_F6R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB13_Msk /;"	d
CAN_F6R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB13_Pos /;"	d
CAN_F6R2_FB13	target/stm32f103xb.h	/^#define CAN_F6R2_FB13 /;"	d
CAN_F6R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB14_Msk /;"	d
CAN_F6R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB14_Pos /;"	d
CAN_F6R2_FB14	target/stm32f103xb.h	/^#define CAN_F6R2_FB14 /;"	d
CAN_F6R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB15_Msk /;"	d
CAN_F6R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB15_Pos /;"	d
CAN_F6R2_FB15	target/stm32f103xb.h	/^#define CAN_F6R2_FB15 /;"	d
CAN_F6R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB16_Msk /;"	d
CAN_F6R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB16_Pos /;"	d
CAN_F6R2_FB16	target/stm32f103xb.h	/^#define CAN_F6R2_FB16 /;"	d
CAN_F6R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB17_Msk /;"	d
CAN_F6R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB17_Pos /;"	d
CAN_F6R2_FB17	target/stm32f103xb.h	/^#define CAN_F6R2_FB17 /;"	d
CAN_F6R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB18_Msk /;"	d
CAN_F6R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB18_Pos /;"	d
CAN_F6R2_FB18	target/stm32f103xb.h	/^#define CAN_F6R2_FB18 /;"	d
CAN_F6R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB19_Msk /;"	d
CAN_F6R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB19_Pos /;"	d
CAN_F6R2_FB19	target/stm32f103xb.h	/^#define CAN_F6R2_FB19 /;"	d
CAN_F6R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB1_Msk /;"	d
CAN_F6R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB1_Pos /;"	d
CAN_F6R2_FB1	target/stm32f103xb.h	/^#define CAN_F6R2_FB1 /;"	d
CAN_F6R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB20_Msk /;"	d
CAN_F6R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB20_Pos /;"	d
CAN_F6R2_FB20	target/stm32f103xb.h	/^#define CAN_F6R2_FB20 /;"	d
CAN_F6R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB21_Msk /;"	d
CAN_F6R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB21_Pos /;"	d
CAN_F6R2_FB21	target/stm32f103xb.h	/^#define CAN_F6R2_FB21 /;"	d
CAN_F6R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB22_Msk /;"	d
CAN_F6R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB22_Pos /;"	d
CAN_F6R2_FB22	target/stm32f103xb.h	/^#define CAN_F6R2_FB22 /;"	d
CAN_F6R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB23_Msk /;"	d
CAN_F6R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB23_Pos /;"	d
CAN_F6R2_FB23	target/stm32f103xb.h	/^#define CAN_F6R2_FB23 /;"	d
CAN_F6R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB24_Msk /;"	d
CAN_F6R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB24_Pos /;"	d
CAN_F6R2_FB24	target/stm32f103xb.h	/^#define CAN_F6R2_FB24 /;"	d
CAN_F6R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB25_Msk /;"	d
CAN_F6R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB25_Pos /;"	d
CAN_F6R2_FB25	target/stm32f103xb.h	/^#define CAN_F6R2_FB25 /;"	d
CAN_F6R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB26_Msk /;"	d
CAN_F6R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB26_Pos /;"	d
CAN_F6R2_FB26	target/stm32f103xb.h	/^#define CAN_F6R2_FB26 /;"	d
CAN_F6R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB27_Msk /;"	d
CAN_F6R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB27_Pos /;"	d
CAN_F6R2_FB27	target/stm32f103xb.h	/^#define CAN_F6R2_FB27 /;"	d
CAN_F6R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB28_Msk /;"	d
CAN_F6R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB28_Pos /;"	d
CAN_F6R2_FB28	target/stm32f103xb.h	/^#define CAN_F6R2_FB28 /;"	d
CAN_F6R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB29_Msk /;"	d
CAN_F6R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB29_Pos /;"	d
CAN_F6R2_FB29	target/stm32f103xb.h	/^#define CAN_F6R2_FB29 /;"	d
CAN_F6R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB2_Msk /;"	d
CAN_F6R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB2_Pos /;"	d
CAN_F6R2_FB2	target/stm32f103xb.h	/^#define CAN_F6R2_FB2 /;"	d
CAN_F6R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB30_Msk /;"	d
CAN_F6R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB30_Pos /;"	d
CAN_F6R2_FB30	target/stm32f103xb.h	/^#define CAN_F6R2_FB30 /;"	d
CAN_F6R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB31_Msk /;"	d
CAN_F6R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB31_Pos /;"	d
CAN_F6R2_FB31	target/stm32f103xb.h	/^#define CAN_F6R2_FB31 /;"	d
CAN_F6R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB3_Msk /;"	d
CAN_F6R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB3_Pos /;"	d
CAN_F6R2_FB3	target/stm32f103xb.h	/^#define CAN_F6R2_FB3 /;"	d
CAN_F6R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB4_Msk /;"	d
CAN_F6R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB4_Pos /;"	d
CAN_F6R2_FB4	target/stm32f103xb.h	/^#define CAN_F6R2_FB4 /;"	d
CAN_F6R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB5_Msk /;"	d
CAN_F6R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB5_Pos /;"	d
CAN_F6R2_FB5	target/stm32f103xb.h	/^#define CAN_F6R2_FB5 /;"	d
CAN_F6R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB6_Msk /;"	d
CAN_F6R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB6_Pos /;"	d
CAN_F6R2_FB6	target/stm32f103xb.h	/^#define CAN_F6R2_FB6 /;"	d
CAN_F6R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB7_Msk /;"	d
CAN_F6R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB7_Pos /;"	d
CAN_F6R2_FB7	target/stm32f103xb.h	/^#define CAN_F6R2_FB7 /;"	d
CAN_F6R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB8_Msk /;"	d
CAN_F6R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB8_Pos /;"	d
CAN_F6R2_FB8	target/stm32f103xb.h	/^#define CAN_F6R2_FB8 /;"	d
CAN_F6R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F6R2_FB9_Msk /;"	d
CAN_F6R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F6R2_FB9_Pos /;"	d
CAN_F6R2_FB9	target/stm32f103xb.h	/^#define CAN_F6R2_FB9 /;"	d
CAN_F7R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB0_Msk /;"	d
CAN_F7R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB0_Pos /;"	d
CAN_F7R1_FB0	target/stm32f103xb.h	/^#define CAN_F7R1_FB0 /;"	d
CAN_F7R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB10_Msk /;"	d
CAN_F7R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB10_Pos /;"	d
CAN_F7R1_FB10	target/stm32f103xb.h	/^#define CAN_F7R1_FB10 /;"	d
CAN_F7R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB11_Msk /;"	d
CAN_F7R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB11_Pos /;"	d
CAN_F7R1_FB11	target/stm32f103xb.h	/^#define CAN_F7R1_FB11 /;"	d
CAN_F7R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB12_Msk /;"	d
CAN_F7R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB12_Pos /;"	d
CAN_F7R1_FB12	target/stm32f103xb.h	/^#define CAN_F7R1_FB12 /;"	d
CAN_F7R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB13_Msk /;"	d
CAN_F7R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB13_Pos /;"	d
CAN_F7R1_FB13	target/stm32f103xb.h	/^#define CAN_F7R1_FB13 /;"	d
CAN_F7R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB14_Msk /;"	d
CAN_F7R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB14_Pos /;"	d
CAN_F7R1_FB14	target/stm32f103xb.h	/^#define CAN_F7R1_FB14 /;"	d
CAN_F7R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB15_Msk /;"	d
CAN_F7R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB15_Pos /;"	d
CAN_F7R1_FB15	target/stm32f103xb.h	/^#define CAN_F7R1_FB15 /;"	d
CAN_F7R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB16_Msk /;"	d
CAN_F7R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB16_Pos /;"	d
CAN_F7R1_FB16	target/stm32f103xb.h	/^#define CAN_F7R1_FB16 /;"	d
CAN_F7R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB17_Msk /;"	d
CAN_F7R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB17_Pos /;"	d
CAN_F7R1_FB17	target/stm32f103xb.h	/^#define CAN_F7R1_FB17 /;"	d
CAN_F7R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB18_Msk /;"	d
CAN_F7R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB18_Pos /;"	d
CAN_F7R1_FB18	target/stm32f103xb.h	/^#define CAN_F7R1_FB18 /;"	d
CAN_F7R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB19_Msk /;"	d
CAN_F7R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB19_Pos /;"	d
CAN_F7R1_FB19	target/stm32f103xb.h	/^#define CAN_F7R1_FB19 /;"	d
CAN_F7R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB1_Msk /;"	d
CAN_F7R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB1_Pos /;"	d
CAN_F7R1_FB1	target/stm32f103xb.h	/^#define CAN_F7R1_FB1 /;"	d
CAN_F7R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB20_Msk /;"	d
CAN_F7R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB20_Pos /;"	d
CAN_F7R1_FB20	target/stm32f103xb.h	/^#define CAN_F7R1_FB20 /;"	d
CAN_F7R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB21_Msk /;"	d
CAN_F7R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB21_Pos /;"	d
CAN_F7R1_FB21	target/stm32f103xb.h	/^#define CAN_F7R1_FB21 /;"	d
CAN_F7R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB22_Msk /;"	d
CAN_F7R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB22_Pos /;"	d
CAN_F7R1_FB22	target/stm32f103xb.h	/^#define CAN_F7R1_FB22 /;"	d
CAN_F7R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB23_Msk /;"	d
CAN_F7R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB23_Pos /;"	d
CAN_F7R1_FB23	target/stm32f103xb.h	/^#define CAN_F7R1_FB23 /;"	d
CAN_F7R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB24_Msk /;"	d
CAN_F7R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB24_Pos /;"	d
CAN_F7R1_FB24	target/stm32f103xb.h	/^#define CAN_F7R1_FB24 /;"	d
CAN_F7R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB25_Msk /;"	d
CAN_F7R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB25_Pos /;"	d
CAN_F7R1_FB25	target/stm32f103xb.h	/^#define CAN_F7R1_FB25 /;"	d
CAN_F7R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB26_Msk /;"	d
CAN_F7R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB26_Pos /;"	d
CAN_F7R1_FB26	target/stm32f103xb.h	/^#define CAN_F7R1_FB26 /;"	d
CAN_F7R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB27_Msk /;"	d
CAN_F7R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB27_Pos /;"	d
CAN_F7R1_FB27	target/stm32f103xb.h	/^#define CAN_F7R1_FB27 /;"	d
CAN_F7R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB28_Msk /;"	d
CAN_F7R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB28_Pos /;"	d
CAN_F7R1_FB28	target/stm32f103xb.h	/^#define CAN_F7R1_FB28 /;"	d
CAN_F7R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB29_Msk /;"	d
CAN_F7R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB29_Pos /;"	d
CAN_F7R1_FB29	target/stm32f103xb.h	/^#define CAN_F7R1_FB29 /;"	d
CAN_F7R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB2_Msk /;"	d
CAN_F7R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB2_Pos /;"	d
CAN_F7R1_FB2	target/stm32f103xb.h	/^#define CAN_F7R1_FB2 /;"	d
CAN_F7R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB30_Msk /;"	d
CAN_F7R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB30_Pos /;"	d
CAN_F7R1_FB30	target/stm32f103xb.h	/^#define CAN_F7R1_FB30 /;"	d
CAN_F7R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB31_Msk /;"	d
CAN_F7R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB31_Pos /;"	d
CAN_F7R1_FB31	target/stm32f103xb.h	/^#define CAN_F7R1_FB31 /;"	d
CAN_F7R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB3_Msk /;"	d
CAN_F7R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB3_Pos /;"	d
CAN_F7R1_FB3	target/stm32f103xb.h	/^#define CAN_F7R1_FB3 /;"	d
CAN_F7R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB4_Msk /;"	d
CAN_F7R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB4_Pos /;"	d
CAN_F7R1_FB4	target/stm32f103xb.h	/^#define CAN_F7R1_FB4 /;"	d
CAN_F7R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB5_Msk /;"	d
CAN_F7R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB5_Pos /;"	d
CAN_F7R1_FB5	target/stm32f103xb.h	/^#define CAN_F7R1_FB5 /;"	d
CAN_F7R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB6_Msk /;"	d
CAN_F7R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB6_Pos /;"	d
CAN_F7R1_FB6	target/stm32f103xb.h	/^#define CAN_F7R1_FB6 /;"	d
CAN_F7R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB7_Msk /;"	d
CAN_F7R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB7_Pos /;"	d
CAN_F7R1_FB7	target/stm32f103xb.h	/^#define CAN_F7R1_FB7 /;"	d
CAN_F7R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB8_Msk /;"	d
CAN_F7R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB8_Pos /;"	d
CAN_F7R1_FB8	target/stm32f103xb.h	/^#define CAN_F7R1_FB8 /;"	d
CAN_F7R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F7R1_FB9_Msk /;"	d
CAN_F7R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F7R1_FB9_Pos /;"	d
CAN_F7R1_FB9	target/stm32f103xb.h	/^#define CAN_F7R1_FB9 /;"	d
CAN_F7R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB0_Msk /;"	d
CAN_F7R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB0_Pos /;"	d
CAN_F7R2_FB0	target/stm32f103xb.h	/^#define CAN_F7R2_FB0 /;"	d
CAN_F7R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB10_Msk /;"	d
CAN_F7R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB10_Pos /;"	d
CAN_F7R2_FB10	target/stm32f103xb.h	/^#define CAN_F7R2_FB10 /;"	d
CAN_F7R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB11_Msk /;"	d
CAN_F7R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB11_Pos /;"	d
CAN_F7R2_FB11	target/stm32f103xb.h	/^#define CAN_F7R2_FB11 /;"	d
CAN_F7R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB12_Msk /;"	d
CAN_F7R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB12_Pos /;"	d
CAN_F7R2_FB12	target/stm32f103xb.h	/^#define CAN_F7R2_FB12 /;"	d
CAN_F7R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB13_Msk /;"	d
CAN_F7R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB13_Pos /;"	d
CAN_F7R2_FB13	target/stm32f103xb.h	/^#define CAN_F7R2_FB13 /;"	d
CAN_F7R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB14_Msk /;"	d
CAN_F7R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB14_Pos /;"	d
CAN_F7R2_FB14	target/stm32f103xb.h	/^#define CAN_F7R2_FB14 /;"	d
CAN_F7R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB15_Msk /;"	d
CAN_F7R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB15_Pos /;"	d
CAN_F7R2_FB15	target/stm32f103xb.h	/^#define CAN_F7R2_FB15 /;"	d
CAN_F7R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB16_Msk /;"	d
CAN_F7R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB16_Pos /;"	d
CAN_F7R2_FB16	target/stm32f103xb.h	/^#define CAN_F7R2_FB16 /;"	d
CAN_F7R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB17_Msk /;"	d
CAN_F7R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB17_Pos /;"	d
CAN_F7R2_FB17	target/stm32f103xb.h	/^#define CAN_F7R2_FB17 /;"	d
CAN_F7R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB18_Msk /;"	d
CAN_F7R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB18_Pos /;"	d
CAN_F7R2_FB18	target/stm32f103xb.h	/^#define CAN_F7R2_FB18 /;"	d
CAN_F7R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB19_Msk /;"	d
CAN_F7R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB19_Pos /;"	d
CAN_F7R2_FB19	target/stm32f103xb.h	/^#define CAN_F7R2_FB19 /;"	d
CAN_F7R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB1_Msk /;"	d
CAN_F7R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB1_Pos /;"	d
CAN_F7R2_FB1	target/stm32f103xb.h	/^#define CAN_F7R2_FB1 /;"	d
CAN_F7R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB20_Msk /;"	d
CAN_F7R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB20_Pos /;"	d
CAN_F7R2_FB20	target/stm32f103xb.h	/^#define CAN_F7R2_FB20 /;"	d
CAN_F7R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB21_Msk /;"	d
CAN_F7R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB21_Pos /;"	d
CAN_F7R2_FB21	target/stm32f103xb.h	/^#define CAN_F7R2_FB21 /;"	d
CAN_F7R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB22_Msk /;"	d
CAN_F7R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB22_Pos /;"	d
CAN_F7R2_FB22	target/stm32f103xb.h	/^#define CAN_F7R2_FB22 /;"	d
CAN_F7R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB23_Msk /;"	d
CAN_F7R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB23_Pos /;"	d
CAN_F7R2_FB23	target/stm32f103xb.h	/^#define CAN_F7R2_FB23 /;"	d
CAN_F7R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB24_Msk /;"	d
CAN_F7R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB24_Pos /;"	d
CAN_F7R2_FB24	target/stm32f103xb.h	/^#define CAN_F7R2_FB24 /;"	d
CAN_F7R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB25_Msk /;"	d
CAN_F7R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB25_Pos /;"	d
CAN_F7R2_FB25	target/stm32f103xb.h	/^#define CAN_F7R2_FB25 /;"	d
CAN_F7R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB26_Msk /;"	d
CAN_F7R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB26_Pos /;"	d
CAN_F7R2_FB26	target/stm32f103xb.h	/^#define CAN_F7R2_FB26 /;"	d
CAN_F7R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB27_Msk /;"	d
CAN_F7R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB27_Pos /;"	d
CAN_F7R2_FB27	target/stm32f103xb.h	/^#define CAN_F7R2_FB27 /;"	d
CAN_F7R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB28_Msk /;"	d
CAN_F7R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB28_Pos /;"	d
CAN_F7R2_FB28	target/stm32f103xb.h	/^#define CAN_F7R2_FB28 /;"	d
CAN_F7R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB29_Msk /;"	d
CAN_F7R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB29_Pos /;"	d
CAN_F7R2_FB29	target/stm32f103xb.h	/^#define CAN_F7R2_FB29 /;"	d
CAN_F7R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB2_Msk /;"	d
CAN_F7R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB2_Pos /;"	d
CAN_F7R2_FB2	target/stm32f103xb.h	/^#define CAN_F7R2_FB2 /;"	d
CAN_F7R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB30_Msk /;"	d
CAN_F7R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB30_Pos /;"	d
CAN_F7R2_FB30	target/stm32f103xb.h	/^#define CAN_F7R2_FB30 /;"	d
CAN_F7R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB31_Msk /;"	d
CAN_F7R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB31_Pos /;"	d
CAN_F7R2_FB31	target/stm32f103xb.h	/^#define CAN_F7R2_FB31 /;"	d
CAN_F7R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB3_Msk /;"	d
CAN_F7R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB3_Pos /;"	d
CAN_F7R2_FB3	target/stm32f103xb.h	/^#define CAN_F7R2_FB3 /;"	d
CAN_F7R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB4_Msk /;"	d
CAN_F7R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB4_Pos /;"	d
CAN_F7R2_FB4	target/stm32f103xb.h	/^#define CAN_F7R2_FB4 /;"	d
CAN_F7R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB5_Msk /;"	d
CAN_F7R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB5_Pos /;"	d
CAN_F7R2_FB5	target/stm32f103xb.h	/^#define CAN_F7R2_FB5 /;"	d
CAN_F7R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB6_Msk /;"	d
CAN_F7R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB6_Pos /;"	d
CAN_F7R2_FB6	target/stm32f103xb.h	/^#define CAN_F7R2_FB6 /;"	d
CAN_F7R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB7_Msk /;"	d
CAN_F7R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB7_Pos /;"	d
CAN_F7R2_FB7	target/stm32f103xb.h	/^#define CAN_F7R2_FB7 /;"	d
CAN_F7R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB8_Msk /;"	d
CAN_F7R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB8_Pos /;"	d
CAN_F7R2_FB8	target/stm32f103xb.h	/^#define CAN_F7R2_FB8 /;"	d
CAN_F7R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F7R2_FB9_Msk /;"	d
CAN_F7R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F7R2_FB9_Pos /;"	d
CAN_F7R2_FB9	target/stm32f103xb.h	/^#define CAN_F7R2_FB9 /;"	d
CAN_F8R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB0_Msk /;"	d
CAN_F8R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB0_Pos /;"	d
CAN_F8R1_FB0	target/stm32f103xb.h	/^#define CAN_F8R1_FB0 /;"	d
CAN_F8R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB10_Msk /;"	d
CAN_F8R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB10_Pos /;"	d
CAN_F8R1_FB10	target/stm32f103xb.h	/^#define CAN_F8R1_FB10 /;"	d
CAN_F8R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB11_Msk /;"	d
CAN_F8R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB11_Pos /;"	d
CAN_F8R1_FB11	target/stm32f103xb.h	/^#define CAN_F8R1_FB11 /;"	d
CAN_F8R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB12_Msk /;"	d
CAN_F8R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB12_Pos /;"	d
CAN_F8R1_FB12	target/stm32f103xb.h	/^#define CAN_F8R1_FB12 /;"	d
CAN_F8R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB13_Msk /;"	d
CAN_F8R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB13_Pos /;"	d
CAN_F8R1_FB13	target/stm32f103xb.h	/^#define CAN_F8R1_FB13 /;"	d
CAN_F8R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB14_Msk /;"	d
CAN_F8R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB14_Pos /;"	d
CAN_F8R1_FB14	target/stm32f103xb.h	/^#define CAN_F8R1_FB14 /;"	d
CAN_F8R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB15_Msk /;"	d
CAN_F8R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB15_Pos /;"	d
CAN_F8R1_FB15	target/stm32f103xb.h	/^#define CAN_F8R1_FB15 /;"	d
CAN_F8R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB16_Msk /;"	d
CAN_F8R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB16_Pos /;"	d
CAN_F8R1_FB16	target/stm32f103xb.h	/^#define CAN_F8R1_FB16 /;"	d
CAN_F8R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB17_Msk /;"	d
CAN_F8R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB17_Pos /;"	d
CAN_F8R1_FB17	target/stm32f103xb.h	/^#define CAN_F8R1_FB17 /;"	d
CAN_F8R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB18_Msk /;"	d
CAN_F8R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB18_Pos /;"	d
CAN_F8R1_FB18	target/stm32f103xb.h	/^#define CAN_F8R1_FB18 /;"	d
CAN_F8R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB19_Msk /;"	d
CAN_F8R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB19_Pos /;"	d
CAN_F8R1_FB19	target/stm32f103xb.h	/^#define CAN_F8R1_FB19 /;"	d
CAN_F8R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB1_Msk /;"	d
CAN_F8R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB1_Pos /;"	d
CAN_F8R1_FB1	target/stm32f103xb.h	/^#define CAN_F8R1_FB1 /;"	d
CAN_F8R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB20_Msk /;"	d
CAN_F8R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB20_Pos /;"	d
CAN_F8R1_FB20	target/stm32f103xb.h	/^#define CAN_F8R1_FB20 /;"	d
CAN_F8R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB21_Msk /;"	d
CAN_F8R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB21_Pos /;"	d
CAN_F8R1_FB21	target/stm32f103xb.h	/^#define CAN_F8R1_FB21 /;"	d
CAN_F8R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB22_Msk /;"	d
CAN_F8R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB22_Pos /;"	d
CAN_F8R1_FB22	target/stm32f103xb.h	/^#define CAN_F8R1_FB22 /;"	d
CAN_F8R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB23_Msk /;"	d
CAN_F8R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB23_Pos /;"	d
CAN_F8R1_FB23	target/stm32f103xb.h	/^#define CAN_F8R1_FB23 /;"	d
CAN_F8R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB24_Msk /;"	d
CAN_F8R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB24_Pos /;"	d
CAN_F8R1_FB24	target/stm32f103xb.h	/^#define CAN_F8R1_FB24 /;"	d
CAN_F8R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB25_Msk /;"	d
CAN_F8R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB25_Pos /;"	d
CAN_F8R1_FB25	target/stm32f103xb.h	/^#define CAN_F8R1_FB25 /;"	d
CAN_F8R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB26_Msk /;"	d
CAN_F8R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB26_Pos /;"	d
CAN_F8R1_FB26	target/stm32f103xb.h	/^#define CAN_F8R1_FB26 /;"	d
CAN_F8R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB27_Msk /;"	d
CAN_F8R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB27_Pos /;"	d
CAN_F8R1_FB27	target/stm32f103xb.h	/^#define CAN_F8R1_FB27 /;"	d
CAN_F8R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB28_Msk /;"	d
CAN_F8R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB28_Pos /;"	d
CAN_F8R1_FB28	target/stm32f103xb.h	/^#define CAN_F8R1_FB28 /;"	d
CAN_F8R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB29_Msk /;"	d
CAN_F8R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB29_Pos /;"	d
CAN_F8R1_FB29	target/stm32f103xb.h	/^#define CAN_F8R1_FB29 /;"	d
CAN_F8R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB2_Msk /;"	d
CAN_F8R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB2_Pos /;"	d
CAN_F8R1_FB2	target/stm32f103xb.h	/^#define CAN_F8R1_FB2 /;"	d
CAN_F8R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB30_Msk /;"	d
CAN_F8R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB30_Pos /;"	d
CAN_F8R1_FB30	target/stm32f103xb.h	/^#define CAN_F8R1_FB30 /;"	d
CAN_F8R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB31_Msk /;"	d
CAN_F8R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB31_Pos /;"	d
CAN_F8R1_FB31	target/stm32f103xb.h	/^#define CAN_F8R1_FB31 /;"	d
CAN_F8R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB3_Msk /;"	d
CAN_F8R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB3_Pos /;"	d
CAN_F8R1_FB3	target/stm32f103xb.h	/^#define CAN_F8R1_FB3 /;"	d
CAN_F8R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB4_Msk /;"	d
CAN_F8R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB4_Pos /;"	d
CAN_F8R1_FB4	target/stm32f103xb.h	/^#define CAN_F8R1_FB4 /;"	d
CAN_F8R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB5_Msk /;"	d
CAN_F8R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB5_Pos /;"	d
CAN_F8R1_FB5	target/stm32f103xb.h	/^#define CAN_F8R1_FB5 /;"	d
CAN_F8R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB6_Msk /;"	d
CAN_F8R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB6_Pos /;"	d
CAN_F8R1_FB6	target/stm32f103xb.h	/^#define CAN_F8R1_FB6 /;"	d
CAN_F8R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB7_Msk /;"	d
CAN_F8R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB7_Pos /;"	d
CAN_F8R1_FB7	target/stm32f103xb.h	/^#define CAN_F8R1_FB7 /;"	d
CAN_F8R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB8_Msk /;"	d
CAN_F8R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB8_Pos /;"	d
CAN_F8R1_FB8	target/stm32f103xb.h	/^#define CAN_F8R1_FB8 /;"	d
CAN_F8R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F8R1_FB9_Msk /;"	d
CAN_F8R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F8R1_FB9_Pos /;"	d
CAN_F8R1_FB9	target/stm32f103xb.h	/^#define CAN_F8R1_FB9 /;"	d
CAN_F8R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB0_Msk /;"	d
CAN_F8R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB0_Pos /;"	d
CAN_F8R2_FB0	target/stm32f103xb.h	/^#define CAN_F8R2_FB0 /;"	d
CAN_F8R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB10_Msk /;"	d
CAN_F8R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB10_Pos /;"	d
CAN_F8R2_FB10	target/stm32f103xb.h	/^#define CAN_F8R2_FB10 /;"	d
CAN_F8R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB11_Msk /;"	d
CAN_F8R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB11_Pos /;"	d
CAN_F8R2_FB11	target/stm32f103xb.h	/^#define CAN_F8R2_FB11 /;"	d
CAN_F8R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB12_Msk /;"	d
CAN_F8R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB12_Pos /;"	d
CAN_F8R2_FB12	target/stm32f103xb.h	/^#define CAN_F8R2_FB12 /;"	d
CAN_F8R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB13_Msk /;"	d
CAN_F8R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB13_Pos /;"	d
CAN_F8R2_FB13	target/stm32f103xb.h	/^#define CAN_F8R2_FB13 /;"	d
CAN_F8R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB14_Msk /;"	d
CAN_F8R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB14_Pos /;"	d
CAN_F8R2_FB14	target/stm32f103xb.h	/^#define CAN_F8R2_FB14 /;"	d
CAN_F8R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB15_Msk /;"	d
CAN_F8R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB15_Pos /;"	d
CAN_F8R2_FB15	target/stm32f103xb.h	/^#define CAN_F8R2_FB15 /;"	d
CAN_F8R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB16_Msk /;"	d
CAN_F8R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB16_Pos /;"	d
CAN_F8R2_FB16	target/stm32f103xb.h	/^#define CAN_F8R2_FB16 /;"	d
CAN_F8R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB17_Msk /;"	d
CAN_F8R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB17_Pos /;"	d
CAN_F8R2_FB17	target/stm32f103xb.h	/^#define CAN_F8R2_FB17 /;"	d
CAN_F8R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB18_Msk /;"	d
CAN_F8R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB18_Pos /;"	d
CAN_F8R2_FB18	target/stm32f103xb.h	/^#define CAN_F8R2_FB18 /;"	d
CAN_F8R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB19_Msk /;"	d
CAN_F8R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB19_Pos /;"	d
CAN_F8R2_FB19	target/stm32f103xb.h	/^#define CAN_F8R2_FB19 /;"	d
CAN_F8R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB1_Msk /;"	d
CAN_F8R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB1_Pos /;"	d
CAN_F8R2_FB1	target/stm32f103xb.h	/^#define CAN_F8R2_FB1 /;"	d
CAN_F8R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB20_Msk /;"	d
CAN_F8R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB20_Pos /;"	d
CAN_F8R2_FB20	target/stm32f103xb.h	/^#define CAN_F8R2_FB20 /;"	d
CAN_F8R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB21_Msk /;"	d
CAN_F8R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB21_Pos /;"	d
CAN_F8R2_FB21	target/stm32f103xb.h	/^#define CAN_F8R2_FB21 /;"	d
CAN_F8R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB22_Msk /;"	d
CAN_F8R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB22_Pos /;"	d
CAN_F8R2_FB22	target/stm32f103xb.h	/^#define CAN_F8R2_FB22 /;"	d
CAN_F8R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB23_Msk /;"	d
CAN_F8R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB23_Pos /;"	d
CAN_F8R2_FB23	target/stm32f103xb.h	/^#define CAN_F8R2_FB23 /;"	d
CAN_F8R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB24_Msk /;"	d
CAN_F8R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB24_Pos /;"	d
CAN_F8R2_FB24	target/stm32f103xb.h	/^#define CAN_F8R2_FB24 /;"	d
CAN_F8R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB25_Msk /;"	d
CAN_F8R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB25_Pos /;"	d
CAN_F8R2_FB25	target/stm32f103xb.h	/^#define CAN_F8R2_FB25 /;"	d
CAN_F8R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB26_Msk /;"	d
CAN_F8R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB26_Pos /;"	d
CAN_F8R2_FB26	target/stm32f103xb.h	/^#define CAN_F8R2_FB26 /;"	d
CAN_F8R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB27_Msk /;"	d
CAN_F8R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB27_Pos /;"	d
CAN_F8R2_FB27	target/stm32f103xb.h	/^#define CAN_F8R2_FB27 /;"	d
CAN_F8R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB28_Msk /;"	d
CAN_F8R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB28_Pos /;"	d
CAN_F8R2_FB28	target/stm32f103xb.h	/^#define CAN_F8R2_FB28 /;"	d
CAN_F8R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB29_Msk /;"	d
CAN_F8R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB29_Pos /;"	d
CAN_F8R2_FB29	target/stm32f103xb.h	/^#define CAN_F8R2_FB29 /;"	d
CAN_F8R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB2_Msk /;"	d
CAN_F8R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB2_Pos /;"	d
CAN_F8R2_FB2	target/stm32f103xb.h	/^#define CAN_F8R2_FB2 /;"	d
CAN_F8R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB30_Msk /;"	d
CAN_F8R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB30_Pos /;"	d
CAN_F8R2_FB30	target/stm32f103xb.h	/^#define CAN_F8R2_FB30 /;"	d
CAN_F8R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB31_Msk /;"	d
CAN_F8R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB31_Pos /;"	d
CAN_F8R2_FB31	target/stm32f103xb.h	/^#define CAN_F8R2_FB31 /;"	d
CAN_F8R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB3_Msk /;"	d
CAN_F8R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB3_Pos /;"	d
CAN_F8R2_FB3	target/stm32f103xb.h	/^#define CAN_F8R2_FB3 /;"	d
CAN_F8R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB4_Msk /;"	d
CAN_F8R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB4_Pos /;"	d
CAN_F8R2_FB4	target/stm32f103xb.h	/^#define CAN_F8R2_FB4 /;"	d
CAN_F8R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB5_Msk /;"	d
CAN_F8R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB5_Pos /;"	d
CAN_F8R2_FB5	target/stm32f103xb.h	/^#define CAN_F8R2_FB5 /;"	d
CAN_F8R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB6_Msk /;"	d
CAN_F8R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB6_Pos /;"	d
CAN_F8R2_FB6	target/stm32f103xb.h	/^#define CAN_F8R2_FB6 /;"	d
CAN_F8R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB7_Msk /;"	d
CAN_F8R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB7_Pos /;"	d
CAN_F8R2_FB7	target/stm32f103xb.h	/^#define CAN_F8R2_FB7 /;"	d
CAN_F8R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB8_Msk /;"	d
CAN_F8R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB8_Pos /;"	d
CAN_F8R2_FB8	target/stm32f103xb.h	/^#define CAN_F8R2_FB8 /;"	d
CAN_F8R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F8R2_FB9_Msk /;"	d
CAN_F8R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F8R2_FB9_Pos /;"	d
CAN_F8R2_FB9	target/stm32f103xb.h	/^#define CAN_F8R2_FB9 /;"	d
CAN_F9R1_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB0_Msk /;"	d
CAN_F9R1_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB0_Pos /;"	d
CAN_F9R1_FB0	target/stm32f103xb.h	/^#define CAN_F9R1_FB0 /;"	d
CAN_F9R1_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB10_Msk /;"	d
CAN_F9R1_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB10_Pos /;"	d
CAN_F9R1_FB10	target/stm32f103xb.h	/^#define CAN_F9R1_FB10 /;"	d
CAN_F9R1_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB11_Msk /;"	d
CAN_F9R1_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB11_Pos /;"	d
CAN_F9R1_FB11	target/stm32f103xb.h	/^#define CAN_F9R1_FB11 /;"	d
CAN_F9R1_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB12_Msk /;"	d
CAN_F9R1_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB12_Pos /;"	d
CAN_F9R1_FB12	target/stm32f103xb.h	/^#define CAN_F9R1_FB12 /;"	d
CAN_F9R1_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB13_Msk /;"	d
CAN_F9R1_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB13_Pos /;"	d
CAN_F9R1_FB13	target/stm32f103xb.h	/^#define CAN_F9R1_FB13 /;"	d
CAN_F9R1_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB14_Msk /;"	d
CAN_F9R1_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB14_Pos /;"	d
CAN_F9R1_FB14	target/stm32f103xb.h	/^#define CAN_F9R1_FB14 /;"	d
CAN_F9R1_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB15_Msk /;"	d
CAN_F9R1_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB15_Pos /;"	d
CAN_F9R1_FB15	target/stm32f103xb.h	/^#define CAN_F9R1_FB15 /;"	d
CAN_F9R1_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB16_Msk /;"	d
CAN_F9R1_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB16_Pos /;"	d
CAN_F9R1_FB16	target/stm32f103xb.h	/^#define CAN_F9R1_FB16 /;"	d
CAN_F9R1_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB17_Msk /;"	d
CAN_F9R1_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB17_Pos /;"	d
CAN_F9R1_FB17	target/stm32f103xb.h	/^#define CAN_F9R1_FB17 /;"	d
CAN_F9R1_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB18_Msk /;"	d
CAN_F9R1_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB18_Pos /;"	d
CAN_F9R1_FB18	target/stm32f103xb.h	/^#define CAN_F9R1_FB18 /;"	d
CAN_F9R1_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB19_Msk /;"	d
CAN_F9R1_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB19_Pos /;"	d
CAN_F9R1_FB19	target/stm32f103xb.h	/^#define CAN_F9R1_FB19 /;"	d
CAN_F9R1_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB1_Msk /;"	d
CAN_F9R1_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB1_Pos /;"	d
CAN_F9R1_FB1	target/stm32f103xb.h	/^#define CAN_F9R1_FB1 /;"	d
CAN_F9R1_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB20_Msk /;"	d
CAN_F9R1_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB20_Pos /;"	d
CAN_F9R1_FB20	target/stm32f103xb.h	/^#define CAN_F9R1_FB20 /;"	d
CAN_F9R1_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB21_Msk /;"	d
CAN_F9R1_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB21_Pos /;"	d
CAN_F9R1_FB21	target/stm32f103xb.h	/^#define CAN_F9R1_FB21 /;"	d
CAN_F9R1_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB22_Msk /;"	d
CAN_F9R1_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB22_Pos /;"	d
CAN_F9R1_FB22	target/stm32f103xb.h	/^#define CAN_F9R1_FB22 /;"	d
CAN_F9R1_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB23_Msk /;"	d
CAN_F9R1_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB23_Pos /;"	d
CAN_F9R1_FB23	target/stm32f103xb.h	/^#define CAN_F9R1_FB23 /;"	d
CAN_F9R1_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB24_Msk /;"	d
CAN_F9R1_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB24_Pos /;"	d
CAN_F9R1_FB24	target/stm32f103xb.h	/^#define CAN_F9R1_FB24 /;"	d
CAN_F9R1_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB25_Msk /;"	d
CAN_F9R1_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB25_Pos /;"	d
CAN_F9R1_FB25	target/stm32f103xb.h	/^#define CAN_F9R1_FB25 /;"	d
CAN_F9R1_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB26_Msk /;"	d
CAN_F9R1_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB26_Pos /;"	d
CAN_F9R1_FB26	target/stm32f103xb.h	/^#define CAN_F9R1_FB26 /;"	d
CAN_F9R1_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB27_Msk /;"	d
CAN_F9R1_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB27_Pos /;"	d
CAN_F9R1_FB27	target/stm32f103xb.h	/^#define CAN_F9R1_FB27 /;"	d
CAN_F9R1_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB28_Msk /;"	d
CAN_F9R1_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB28_Pos /;"	d
CAN_F9R1_FB28	target/stm32f103xb.h	/^#define CAN_F9R1_FB28 /;"	d
CAN_F9R1_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB29_Msk /;"	d
CAN_F9R1_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB29_Pos /;"	d
CAN_F9R1_FB29	target/stm32f103xb.h	/^#define CAN_F9R1_FB29 /;"	d
CAN_F9R1_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB2_Msk /;"	d
CAN_F9R1_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB2_Pos /;"	d
CAN_F9R1_FB2	target/stm32f103xb.h	/^#define CAN_F9R1_FB2 /;"	d
CAN_F9R1_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB30_Msk /;"	d
CAN_F9R1_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB30_Pos /;"	d
CAN_F9R1_FB30	target/stm32f103xb.h	/^#define CAN_F9R1_FB30 /;"	d
CAN_F9R1_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB31_Msk /;"	d
CAN_F9R1_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB31_Pos /;"	d
CAN_F9R1_FB31	target/stm32f103xb.h	/^#define CAN_F9R1_FB31 /;"	d
CAN_F9R1_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB3_Msk /;"	d
CAN_F9R1_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB3_Pos /;"	d
CAN_F9R1_FB3	target/stm32f103xb.h	/^#define CAN_F9R1_FB3 /;"	d
CAN_F9R1_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB4_Msk /;"	d
CAN_F9R1_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB4_Pos /;"	d
CAN_F9R1_FB4	target/stm32f103xb.h	/^#define CAN_F9R1_FB4 /;"	d
CAN_F9R1_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB5_Msk /;"	d
CAN_F9R1_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB5_Pos /;"	d
CAN_F9R1_FB5	target/stm32f103xb.h	/^#define CAN_F9R1_FB5 /;"	d
CAN_F9R1_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB6_Msk /;"	d
CAN_F9R1_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB6_Pos /;"	d
CAN_F9R1_FB6	target/stm32f103xb.h	/^#define CAN_F9R1_FB6 /;"	d
CAN_F9R1_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB7_Msk /;"	d
CAN_F9R1_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB7_Pos /;"	d
CAN_F9R1_FB7	target/stm32f103xb.h	/^#define CAN_F9R1_FB7 /;"	d
CAN_F9R1_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB8_Msk /;"	d
CAN_F9R1_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB8_Pos /;"	d
CAN_F9R1_FB8	target/stm32f103xb.h	/^#define CAN_F9R1_FB8 /;"	d
CAN_F9R1_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F9R1_FB9_Msk /;"	d
CAN_F9R1_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F9R1_FB9_Pos /;"	d
CAN_F9R1_FB9	target/stm32f103xb.h	/^#define CAN_F9R1_FB9 /;"	d
CAN_F9R2_FB0_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB0_Msk /;"	d
CAN_F9R2_FB0_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB0_Pos /;"	d
CAN_F9R2_FB0	target/stm32f103xb.h	/^#define CAN_F9R2_FB0 /;"	d
CAN_F9R2_FB10_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB10_Msk /;"	d
CAN_F9R2_FB10_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB10_Pos /;"	d
CAN_F9R2_FB10	target/stm32f103xb.h	/^#define CAN_F9R2_FB10 /;"	d
CAN_F9R2_FB11_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB11_Msk /;"	d
CAN_F9R2_FB11_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB11_Pos /;"	d
CAN_F9R2_FB11	target/stm32f103xb.h	/^#define CAN_F9R2_FB11 /;"	d
CAN_F9R2_FB12_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB12_Msk /;"	d
CAN_F9R2_FB12_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB12_Pos /;"	d
CAN_F9R2_FB12	target/stm32f103xb.h	/^#define CAN_F9R2_FB12 /;"	d
CAN_F9R2_FB13_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB13_Msk /;"	d
CAN_F9R2_FB13_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB13_Pos /;"	d
CAN_F9R2_FB13	target/stm32f103xb.h	/^#define CAN_F9R2_FB13 /;"	d
CAN_F9R2_FB14_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB14_Msk /;"	d
CAN_F9R2_FB14_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB14_Pos /;"	d
CAN_F9R2_FB14	target/stm32f103xb.h	/^#define CAN_F9R2_FB14 /;"	d
CAN_F9R2_FB15_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB15_Msk /;"	d
CAN_F9R2_FB15_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB15_Pos /;"	d
CAN_F9R2_FB15	target/stm32f103xb.h	/^#define CAN_F9R2_FB15 /;"	d
CAN_F9R2_FB16_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB16_Msk /;"	d
CAN_F9R2_FB16_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB16_Pos /;"	d
CAN_F9R2_FB16	target/stm32f103xb.h	/^#define CAN_F9R2_FB16 /;"	d
CAN_F9R2_FB17_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB17_Msk /;"	d
CAN_F9R2_FB17_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB17_Pos /;"	d
CAN_F9R2_FB17	target/stm32f103xb.h	/^#define CAN_F9R2_FB17 /;"	d
CAN_F9R2_FB18_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB18_Msk /;"	d
CAN_F9R2_FB18_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB18_Pos /;"	d
CAN_F9R2_FB18	target/stm32f103xb.h	/^#define CAN_F9R2_FB18 /;"	d
CAN_F9R2_FB19_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB19_Msk /;"	d
CAN_F9R2_FB19_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB19_Pos /;"	d
CAN_F9R2_FB19	target/stm32f103xb.h	/^#define CAN_F9R2_FB19 /;"	d
CAN_F9R2_FB1_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB1_Msk /;"	d
CAN_F9R2_FB1_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB1_Pos /;"	d
CAN_F9R2_FB1	target/stm32f103xb.h	/^#define CAN_F9R2_FB1 /;"	d
CAN_F9R2_FB20_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB20_Msk /;"	d
CAN_F9R2_FB20_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB20_Pos /;"	d
CAN_F9R2_FB20	target/stm32f103xb.h	/^#define CAN_F9R2_FB20 /;"	d
CAN_F9R2_FB21_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB21_Msk /;"	d
CAN_F9R2_FB21_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB21_Pos /;"	d
CAN_F9R2_FB21	target/stm32f103xb.h	/^#define CAN_F9R2_FB21 /;"	d
CAN_F9R2_FB22_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB22_Msk /;"	d
CAN_F9R2_FB22_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB22_Pos /;"	d
CAN_F9R2_FB22	target/stm32f103xb.h	/^#define CAN_F9R2_FB22 /;"	d
CAN_F9R2_FB23_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB23_Msk /;"	d
CAN_F9R2_FB23_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB23_Pos /;"	d
CAN_F9R2_FB23	target/stm32f103xb.h	/^#define CAN_F9R2_FB23 /;"	d
CAN_F9R2_FB24_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB24_Msk /;"	d
CAN_F9R2_FB24_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB24_Pos /;"	d
CAN_F9R2_FB24	target/stm32f103xb.h	/^#define CAN_F9R2_FB24 /;"	d
CAN_F9R2_FB25_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB25_Msk /;"	d
CAN_F9R2_FB25_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB25_Pos /;"	d
CAN_F9R2_FB25	target/stm32f103xb.h	/^#define CAN_F9R2_FB25 /;"	d
CAN_F9R2_FB26_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB26_Msk /;"	d
CAN_F9R2_FB26_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB26_Pos /;"	d
CAN_F9R2_FB26	target/stm32f103xb.h	/^#define CAN_F9R2_FB26 /;"	d
CAN_F9R2_FB27_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB27_Msk /;"	d
CAN_F9R2_FB27_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB27_Pos /;"	d
CAN_F9R2_FB27	target/stm32f103xb.h	/^#define CAN_F9R2_FB27 /;"	d
CAN_F9R2_FB28_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB28_Msk /;"	d
CAN_F9R2_FB28_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB28_Pos /;"	d
CAN_F9R2_FB28	target/stm32f103xb.h	/^#define CAN_F9R2_FB28 /;"	d
CAN_F9R2_FB29_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB29_Msk /;"	d
CAN_F9R2_FB29_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB29_Pos /;"	d
CAN_F9R2_FB29	target/stm32f103xb.h	/^#define CAN_F9R2_FB29 /;"	d
CAN_F9R2_FB2_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB2_Msk /;"	d
CAN_F9R2_FB2_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB2_Pos /;"	d
CAN_F9R2_FB2	target/stm32f103xb.h	/^#define CAN_F9R2_FB2 /;"	d
CAN_F9R2_FB30_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB30_Msk /;"	d
CAN_F9R2_FB30_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB30_Pos /;"	d
CAN_F9R2_FB30	target/stm32f103xb.h	/^#define CAN_F9R2_FB30 /;"	d
CAN_F9R2_FB31_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB31_Msk /;"	d
CAN_F9R2_FB31_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB31_Pos /;"	d
CAN_F9R2_FB31	target/stm32f103xb.h	/^#define CAN_F9R2_FB31 /;"	d
CAN_F9R2_FB3_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB3_Msk /;"	d
CAN_F9R2_FB3_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB3_Pos /;"	d
CAN_F9R2_FB3	target/stm32f103xb.h	/^#define CAN_F9R2_FB3 /;"	d
CAN_F9R2_FB4_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB4_Msk /;"	d
CAN_F9R2_FB4_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB4_Pos /;"	d
CAN_F9R2_FB4	target/stm32f103xb.h	/^#define CAN_F9R2_FB4 /;"	d
CAN_F9R2_FB5_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB5_Msk /;"	d
CAN_F9R2_FB5_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB5_Pos /;"	d
CAN_F9R2_FB5	target/stm32f103xb.h	/^#define CAN_F9R2_FB5 /;"	d
CAN_F9R2_FB6_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB6_Msk /;"	d
CAN_F9R2_FB6_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB6_Pos /;"	d
CAN_F9R2_FB6	target/stm32f103xb.h	/^#define CAN_F9R2_FB6 /;"	d
CAN_F9R2_FB7_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB7_Msk /;"	d
CAN_F9R2_FB7_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB7_Pos /;"	d
CAN_F9R2_FB7	target/stm32f103xb.h	/^#define CAN_F9R2_FB7 /;"	d
CAN_F9R2_FB8_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB8_Msk /;"	d
CAN_F9R2_FB8_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB8_Pos /;"	d
CAN_F9R2_FB8	target/stm32f103xb.h	/^#define CAN_F9R2_FB8 /;"	d
CAN_F9R2_FB9_Msk	target/stm32f103xb.h	/^#define CAN_F9R2_FB9_Msk /;"	d
CAN_F9R2_FB9_Pos	target/stm32f103xb.h	/^#define CAN_F9R2_FB9_Pos /;"	d
CAN_F9R2_FB9	target/stm32f103xb.h	/^#define CAN_F9R2_FB9 /;"	d
CAN_FA1R_FACT0_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT0_Msk /;"	d
CAN_FA1R_FACT0_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT0_Pos /;"	d
CAN_FA1R_FACT0	target/stm32f103xb.h	/^#define CAN_FA1R_FACT0 /;"	d
CAN_FA1R_FACT10_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT10_Msk /;"	d
CAN_FA1R_FACT10_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT10_Pos /;"	d
CAN_FA1R_FACT10	target/stm32f103xb.h	/^#define CAN_FA1R_FACT10 /;"	d
CAN_FA1R_FACT11_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT11_Msk /;"	d
CAN_FA1R_FACT11_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT11_Pos /;"	d
CAN_FA1R_FACT11	target/stm32f103xb.h	/^#define CAN_FA1R_FACT11 /;"	d
CAN_FA1R_FACT12_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT12_Msk /;"	d
CAN_FA1R_FACT12_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT12_Pos /;"	d
CAN_FA1R_FACT12	target/stm32f103xb.h	/^#define CAN_FA1R_FACT12 /;"	d
CAN_FA1R_FACT13_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT13_Msk /;"	d
CAN_FA1R_FACT13_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT13_Pos /;"	d
CAN_FA1R_FACT13	target/stm32f103xb.h	/^#define CAN_FA1R_FACT13 /;"	d
CAN_FA1R_FACT1_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT1_Msk /;"	d
CAN_FA1R_FACT1_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT1_Pos /;"	d
CAN_FA1R_FACT1	target/stm32f103xb.h	/^#define CAN_FA1R_FACT1 /;"	d
CAN_FA1R_FACT2_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT2_Msk /;"	d
CAN_FA1R_FACT2_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT2_Pos /;"	d
CAN_FA1R_FACT2	target/stm32f103xb.h	/^#define CAN_FA1R_FACT2 /;"	d
CAN_FA1R_FACT3_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT3_Msk /;"	d
CAN_FA1R_FACT3_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT3_Pos /;"	d
CAN_FA1R_FACT3	target/stm32f103xb.h	/^#define CAN_FA1R_FACT3 /;"	d
CAN_FA1R_FACT4_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT4_Msk /;"	d
CAN_FA1R_FACT4_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT4_Pos /;"	d
CAN_FA1R_FACT4	target/stm32f103xb.h	/^#define CAN_FA1R_FACT4 /;"	d
CAN_FA1R_FACT5_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT5_Msk /;"	d
CAN_FA1R_FACT5_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT5_Pos /;"	d
CAN_FA1R_FACT5	target/stm32f103xb.h	/^#define CAN_FA1R_FACT5 /;"	d
CAN_FA1R_FACT6_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT6_Msk /;"	d
CAN_FA1R_FACT6_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT6_Pos /;"	d
CAN_FA1R_FACT6	target/stm32f103xb.h	/^#define CAN_FA1R_FACT6 /;"	d
CAN_FA1R_FACT7_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT7_Msk /;"	d
CAN_FA1R_FACT7_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT7_Pos /;"	d
CAN_FA1R_FACT7	target/stm32f103xb.h	/^#define CAN_FA1R_FACT7 /;"	d
CAN_FA1R_FACT8_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT8_Msk /;"	d
CAN_FA1R_FACT8_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT8_Pos /;"	d
CAN_FA1R_FACT8	target/stm32f103xb.h	/^#define CAN_FA1R_FACT8 /;"	d
CAN_FA1R_FACT9_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT9_Msk /;"	d
CAN_FA1R_FACT9_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT9_Pos /;"	d
CAN_FA1R_FACT9	target/stm32f103xb.h	/^#define CAN_FA1R_FACT9 /;"	d
CAN_FA1R_FACT_Msk	target/stm32f103xb.h	/^#define CAN_FA1R_FACT_Msk /;"	d
CAN_FA1R_FACT_Pos	target/stm32f103xb.h	/^#define CAN_FA1R_FACT_Pos /;"	d
CAN_FA1R_FACT	target/stm32f103xb.h	/^#define CAN_FA1R_FACT /;"	d
CAN_FFA1R_FFA0_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA0_Msk /;"	d
CAN_FFA1R_FFA0_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA0_Pos /;"	d
CAN_FFA1R_FFA0	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA0 /;"	d
CAN_FFA1R_FFA10_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA10_Msk /;"	d
CAN_FFA1R_FFA10_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA10_Pos /;"	d
CAN_FFA1R_FFA10	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA10 /;"	d
CAN_FFA1R_FFA11_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA11_Msk /;"	d
CAN_FFA1R_FFA11_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA11_Pos /;"	d
CAN_FFA1R_FFA11	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA11 /;"	d
CAN_FFA1R_FFA12_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA12_Msk /;"	d
CAN_FFA1R_FFA12_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA12_Pos /;"	d
CAN_FFA1R_FFA12	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA12 /;"	d
CAN_FFA1R_FFA13_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA13_Msk /;"	d
CAN_FFA1R_FFA13_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA13_Pos /;"	d
CAN_FFA1R_FFA13	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA13 /;"	d
CAN_FFA1R_FFA1_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA1_Msk /;"	d
CAN_FFA1R_FFA1_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA1_Pos /;"	d
CAN_FFA1R_FFA1	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA1 /;"	d
CAN_FFA1R_FFA2_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA2_Msk /;"	d
CAN_FFA1R_FFA2_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA2_Pos /;"	d
CAN_FFA1R_FFA2	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA2 /;"	d
CAN_FFA1R_FFA3_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA3_Msk /;"	d
CAN_FFA1R_FFA3_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA3_Pos /;"	d
CAN_FFA1R_FFA3	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA3 /;"	d
CAN_FFA1R_FFA4_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA4_Msk /;"	d
CAN_FFA1R_FFA4_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA4_Pos /;"	d
CAN_FFA1R_FFA4	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA4 /;"	d
CAN_FFA1R_FFA5_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA5_Msk /;"	d
CAN_FFA1R_FFA5_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA5_Pos /;"	d
CAN_FFA1R_FFA5	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA5 /;"	d
CAN_FFA1R_FFA6_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA6_Msk /;"	d
CAN_FFA1R_FFA6_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA6_Pos /;"	d
CAN_FFA1R_FFA6	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA6 /;"	d
CAN_FFA1R_FFA7_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA7_Msk /;"	d
CAN_FFA1R_FFA7_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA7_Pos /;"	d
CAN_FFA1R_FFA7	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA7 /;"	d
CAN_FFA1R_FFA8_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA8_Msk /;"	d
CAN_FFA1R_FFA8_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA8_Pos /;"	d
CAN_FFA1R_FFA8	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA8 /;"	d
CAN_FFA1R_FFA9_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA9_Msk /;"	d
CAN_FFA1R_FFA9_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA9_Pos /;"	d
CAN_FFA1R_FFA9	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA9 /;"	d
CAN_FFA1R_FFA_Msk	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA_Msk /;"	d
CAN_FFA1R_FFA_Pos	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA_Pos /;"	d
CAN_FFA1R_FFA	target/stm32f103xb.h	/^#define CAN_FFA1R_FFA /;"	d
CAN_FIFOMailBox_TypeDef	target/stm32f103xb.h	/^} CAN_FIFOMailBox_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0608
CAN_FM1R_FBM0_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM0_Msk /;"	d
CAN_FM1R_FBM0_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM0_Pos /;"	d
CAN_FM1R_FBM0	target/stm32f103xb.h	/^#define CAN_FM1R_FBM0 /;"	d
CAN_FM1R_FBM10_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM10_Msk /;"	d
CAN_FM1R_FBM10_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM10_Pos /;"	d
CAN_FM1R_FBM10	target/stm32f103xb.h	/^#define CAN_FM1R_FBM10 /;"	d
CAN_FM1R_FBM11_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM11_Msk /;"	d
CAN_FM1R_FBM11_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM11_Pos /;"	d
CAN_FM1R_FBM11	target/stm32f103xb.h	/^#define CAN_FM1R_FBM11 /;"	d
CAN_FM1R_FBM12_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM12_Msk /;"	d
CAN_FM1R_FBM12_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM12_Pos /;"	d
CAN_FM1R_FBM12	target/stm32f103xb.h	/^#define CAN_FM1R_FBM12 /;"	d
CAN_FM1R_FBM13_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM13_Msk /;"	d
CAN_FM1R_FBM13_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM13_Pos /;"	d
CAN_FM1R_FBM13	target/stm32f103xb.h	/^#define CAN_FM1R_FBM13 /;"	d
CAN_FM1R_FBM1_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM1_Msk /;"	d
CAN_FM1R_FBM1_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM1_Pos /;"	d
CAN_FM1R_FBM1	target/stm32f103xb.h	/^#define CAN_FM1R_FBM1 /;"	d
CAN_FM1R_FBM2_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM2_Msk /;"	d
CAN_FM1R_FBM2_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM2_Pos /;"	d
CAN_FM1R_FBM2	target/stm32f103xb.h	/^#define CAN_FM1R_FBM2 /;"	d
CAN_FM1R_FBM3_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM3_Msk /;"	d
CAN_FM1R_FBM3_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM3_Pos /;"	d
CAN_FM1R_FBM3	target/stm32f103xb.h	/^#define CAN_FM1R_FBM3 /;"	d
CAN_FM1R_FBM4_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM4_Msk /;"	d
CAN_FM1R_FBM4_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM4_Pos /;"	d
CAN_FM1R_FBM4	target/stm32f103xb.h	/^#define CAN_FM1R_FBM4 /;"	d
CAN_FM1R_FBM5_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM5_Msk /;"	d
CAN_FM1R_FBM5_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM5_Pos /;"	d
CAN_FM1R_FBM5	target/stm32f103xb.h	/^#define CAN_FM1R_FBM5 /;"	d
CAN_FM1R_FBM6_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM6_Msk /;"	d
CAN_FM1R_FBM6_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM6_Pos /;"	d
CAN_FM1R_FBM6	target/stm32f103xb.h	/^#define CAN_FM1R_FBM6 /;"	d
CAN_FM1R_FBM7_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM7_Msk /;"	d
CAN_FM1R_FBM7_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM7_Pos /;"	d
CAN_FM1R_FBM7	target/stm32f103xb.h	/^#define CAN_FM1R_FBM7 /;"	d
CAN_FM1R_FBM8_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM8_Msk /;"	d
CAN_FM1R_FBM8_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM8_Pos /;"	d
CAN_FM1R_FBM8	target/stm32f103xb.h	/^#define CAN_FM1R_FBM8 /;"	d
CAN_FM1R_FBM9_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM9_Msk /;"	d
CAN_FM1R_FBM9_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM9_Pos /;"	d
CAN_FM1R_FBM9	target/stm32f103xb.h	/^#define CAN_FM1R_FBM9 /;"	d
CAN_FM1R_FBM_Msk	target/stm32f103xb.h	/^#define CAN_FM1R_FBM_Msk /;"	d
CAN_FM1R_FBM_Pos	target/stm32f103xb.h	/^#define CAN_FM1R_FBM_Pos /;"	d
CAN_FM1R_FBM	target/stm32f103xb.h	/^#define CAN_FM1R_FBM /;"	d
CAN_FMR_CAN2SB_Msk	target/stm32f103xb.h	/^#define CAN_FMR_CAN2SB_Msk /;"	d
CAN_FMR_CAN2SB_Pos	target/stm32f103xb.h	/^#define CAN_FMR_CAN2SB_Pos /;"	d
CAN_FMR_CAN2SB	target/stm32f103xb.h	/^#define CAN_FMR_CAN2SB /;"	d
CAN_FMR_FINIT_Msk	target/stm32f103xb.h	/^#define CAN_FMR_FINIT_Msk /;"	d
CAN_FMR_FINIT_Pos	target/stm32f103xb.h	/^#define CAN_FMR_FINIT_Pos /;"	d
CAN_FMR_FINIT	target/stm32f103xb.h	/^#define CAN_FMR_FINIT /;"	d
CAN_FS1R_FSC0_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC0_Msk /;"	d
CAN_FS1R_FSC0_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC0_Pos /;"	d
CAN_FS1R_FSC0	target/stm32f103xb.h	/^#define CAN_FS1R_FSC0 /;"	d
CAN_FS1R_FSC10_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC10_Msk /;"	d
CAN_FS1R_FSC10_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC10_Pos /;"	d
CAN_FS1R_FSC10	target/stm32f103xb.h	/^#define CAN_FS1R_FSC10 /;"	d
CAN_FS1R_FSC11_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC11_Msk /;"	d
CAN_FS1R_FSC11_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC11_Pos /;"	d
CAN_FS1R_FSC11	target/stm32f103xb.h	/^#define CAN_FS1R_FSC11 /;"	d
CAN_FS1R_FSC12_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC12_Msk /;"	d
CAN_FS1R_FSC12_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC12_Pos /;"	d
CAN_FS1R_FSC12	target/stm32f103xb.h	/^#define CAN_FS1R_FSC12 /;"	d
CAN_FS1R_FSC13_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC13_Msk /;"	d
CAN_FS1R_FSC13_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC13_Pos /;"	d
CAN_FS1R_FSC13	target/stm32f103xb.h	/^#define CAN_FS1R_FSC13 /;"	d
CAN_FS1R_FSC1_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC1_Msk /;"	d
CAN_FS1R_FSC1_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC1_Pos /;"	d
CAN_FS1R_FSC1	target/stm32f103xb.h	/^#define CAN_FS1R_FSC1 /;"	d
CAN_FS1R_FSC2_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC2_Msk /;"	d
CAN_FS1R_FSC2_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC2_Pos /;"	d
CAN_FS1R_FSC2	target/stm32f103xb.h	/^#define CAN_FS1R_FSC2 /;"	d
CAN_FS1R_FSC3_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC3_Msk /;"	d
CAN_FS1R_FSC3_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC3_Pos /;"	d
CAN_FS1R_FSC3	target/stm32f103xb.h	/^#define CAN_FS1R_FSC3 /;"	d
CAN_FS1R_FSC4_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC4_Msk /;"	d
CAN_FS1R_FSC4_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC4_Pos /;"	d
CAN_FS1R_FSC4	target/stm32f103xb.h	/^#define CAN_FS1R_FSC4 /;"	d
CAN_FS1R_FSC5_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC5_Msk /;"	d
CAN_FS1R_FSC5_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC5_Pos /;"	d
CAN_FS1R_FSC5	target/stm32f103xb.h	/^#define CAN_FS1R_FSC5 /;"	d
CAN_FS1R_FSC6_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC6_Msk /;"	d
CAN_FS1R_FSC6_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC6_Pos /;"	d
CAN_FS1R_FSC6	target/stm32f103xb.h	/^#define CAN_FS1R_FSC6 /;"	d
CAN_FS1R_FSC7_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC7_Msk /;"	d
CAN_FS1R_FSC7_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC7_Pos /;"	d
CAN_FS1R_FSC7	target/stm32f103xb.h	/^#define CAN_FS1R_FSC7 /;"	d
CAN_FS1R_FSC8_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC8_Msk /;"	d
CAN_FS1R_FSC8_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC8_Pos /;"	d
CAN_FS1R_FSC8	target/stm32f103xb.h	/^#define CAN_FS1R_FSC8 /;"	d
CAN_FS1R_FSC9_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC9_Msk /;"	d
CAN_FS1R_FSC9_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC9_Pos /;"	d
CAN_FS1R_FSC9	target/stm32f103xb.h	/^#define CAN_FS1R_FSC9 /;"	d
CAN_FS1R_FSC_Msk	target/stm32f103xb.h	/^#define CAN_FS1R_FSC_Msk /;"	d
CAN_FS1R_FSC_Pos	target/stm32f103xb.h	/^#define CAN_FS1R_FSC_Pos /;"	d
CAN_FS1R_FSC	target/stm32f103xb.h	/^#define CAN_FS1R_FSC /;"	d
CAN_FilterRegister_TypeDef	target/stm32f103xb.h	/^} CAN_FilterRegister_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0708
CAN_IER_BOFIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_BOFIE_Msk /;"	d
CAN_IER_BOFIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_BOFIE_Pos /;"	d
CAN_IER_BOFIE	target/stm32f103xb.h	/^#define CAN_IER_BOFIE /;"	d
CAN_IER_EPVIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_EPVIE_Msk /;"	d
CAN_IER_EPVIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_EPVIE_Pos /;"	d
CAN_IER_EPVIE	target/stm32f103xb.h	/^#define CAN_IER_EPVIE /;"	d
CAN_IER_ERRIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_ERRIE_Msk /;"	d
CAN_IER_ERRIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_ERRIE_Pos /;"	d
CAN_IER_ERRIE	target/stm32f103xb.h	/^#define CAN_IER_ERRIE /;"	d
CAN_IER_EWGIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_EWGIE_Msk /;"	d
CAN_IER_EWGIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_EWGIE_Pos /;"	d
CAN_IER_EWGIE	target/stm32f103xb.h	/^#define CAN_IER_EWGIE /;"	d
CAN_IER_FFIE0_Msk	target/stm32f103xb.h	/^#define CAN_IER_FFIE0_Msk /;"	d
CAN_IER_FFIE0_Pos	target/stm32f103xb.h	/^#define CAN_IER_FFIE0_Pos /;"	d
CAN_IER_FFIE0	target/stm32f103xb.h	/^#define CAN_IER_FFIE0 /;"	d
CAN_IER_FFIE1_Msk	target/stm32f103xb.h	/^#define CAN_IER_FFIE1_Msk /;"	d
CAN_IER_FFIE1_Pos	target/stm32f103xb.h	/^#define CAN_IER_FFIE1_Pos /;"	d
CAN_IER_FFIE1	target/stm32f103xb.h	/^#define CAN_IER_FFIE1 /;"	d
CAN_IER_FMPIE0_Msk	target/stm32f103xb.h	/^#define CAN_IER_FMPIE0_Msk /;"	d
CAN_IER_FMPIE0_Pos	target/stm32f103xb.h	/^#define CAN_IER_FMPIE0_Pos /;"	d
CAN_IER_FMPIE0	target/stm32f103xb.h	/^#define CAN_IER_FMPIE0 /;"	d
CAN_IER_FMPIE1_Msk	target/stm32f103xb.h	/^#define CAN_IER_FMPIE1_Msk /;"	d
CAN_IER_FMPIE1_Pos	target/stm32f103xb.h	/^#define CAN_IER_FMPIE1_Pos /;"	d
CAN_IER_FMPIE1	target/stm32f103xb.h	/^#define CAN_IER_FMPIE1 /;"	d
CAN_IER_FOVIE0_Msk	target/stm32f103xb.h	/^#define CAN_IER_FOVIE0_Msk /;"	d
CAN_IER_FOVIE0_Pos	target/stm32f103xb.h	/^#define CAN_IER_FOVIE0_Pos /;"	d
CAN_IER_FOVIE0	target/stm32f103xb.h	/^#define CAN_IER_FOVIE0 /;"	d
CAN_IER_FOVIE1_Msk	target/stm32f103xb.h	/^#define CAN_IER_FOVIE1_Msk /;"	d
CAN_IER_FOVIE1_Pos	target/stm32f103xb.h	/^#define CAN_IER_FOVIE1_Pos /;"	d
CAN_IER_FOVIE1	target/stm32f103xb.h	/^#define CAN_IER_FOVIE1 /;"	d
CAN_IER_LECIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_LECIE_Msk /;"	d
CAN_IER_LECIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_LECIE_Pos /;"	d
CAN_IER_LECIE	target/stm32f103xb.h	/^#define CAN_IER_LECIE /;"	d
CAN_IER_SLKIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_SLKIE_Msk /;"	d
CAN_IER_SLKIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_SLKIE_Pos /;"	d
CAN_IER_SLKIE	target/stm32f103xb.h	/^#define CAN_IER_SLKIE /;"	d
CAN_IER_TMEIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_TMEIE_Msk /;"	d
CAN_IER_TMEIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_TMEIE_Pos /;"	d
CAN_IER_TMEIE	target/stm32f103xb.h	/^#define CAN_IER_TMEIE /;"	d
CAN_IER_WKUIE_Msk	target/stm32f103xb.h	/^#define CAN_IER_WKUIE_Msk /;"	d
CAN_IER_WKUIE_Pos	target/stm32f103xb.h	/^#define CAN_IER_WKUIE_Pos /;"	d
CAN_IER_WKUIE	target/stm32f103xb.h	/^#define CAN_IER_WKUIE /;"	d
CAN_MCR_ABOM_Msk	target/stm32f103xb.h	/^#define CAN_MCR_ABOM_Msk /;"	d
CAN_MCR_ABOM_Pos	target/stm32f103xb.h	/^#define CAN_MCR_ABOM_Pos /;"	d
CAN_MCR_ABOM	target/stm32f103xb.h	/^#define CAN_MCR_ABOM /;"	d
CAN_MCR_AWUM_Msk	target/stm32f103xb.h	/^#define CAN_MCR_AWUM_Msk /;"	d
CAN_MCR_AWUM_Pos	target/stm32f103xb.h	/^#define CAN_MCR_AWUM_Pos /;"	d
CAN_MCR_AWUM	target/stm32f103xb.h	/^#define CAN_MCR_AWUM /;"	d
CAN_MCR_DBF_Msk	target/stm32f103xb.h	/^#define CAN_MCR_DBF_Msk /;"	d
CAN_MCR_DBF_Pos	target/stm32f103xb.h	/^#define CAN_MCR_DBF_Pos /;"	d
CAN_MCR_DBF	target/stm32f103xb.h	/^#define CAN_MCR_DBF /;"	d
CAN_MCR_INRQ_Msk	target/stm32f103xb.h	/^#define CAN_MCR_INRQ_Msk /;"	d
CAN_MCR_INRQ_Pos	target/stm32f103xb.h	/^#define CAN_MCR_INRQ_Pos /;"	d
CAN_MCR_INRQ	target/stm32f103xb.h	/^#define CAN_MCR_INRQ /;"	d
CAN_MCR_NART_Msk	target/stm32f103xb.h	/^#define CAN_MCR_NART_Msk /;"	d
CAN_MCR_NART_Pos	target/stm32f103xb.h	/^#define CAN_MCR_NART_Pos /;"	d
CAN_MCR_NART	target/stm32f103xb.h	/^#define CAN_MCR_NART /;"	d
CAN_MCR_RESET_Msk	target/stm32f103xb.h	/^#define CAN_MCR_RESET_Msk /;"	d
CAN_MCR_RESET_Pos	target/stm32f103xb.h	/^#define CAN_MCR_RESET_Pos /;"	d
CAN_MCR_RESET	target/stm32f103xb.h	/^#define CAN_MCR_RESET /;"	d
CAN_MCR_RFLM_Msk	target/stm32f103xb.h	/^#define CAN_MCR_RFLM_Msk /;"	d
CAN_MCR_RFLM_Pos	target/stm32f103xb.h	/^#define CAN_MCR_RFLM_Pos /;"	d
CAN_MCR_RFLM	target/stm32f103xb.h	/^#define CAN_MCR_RFLM /;"	d
CAN_MCR_SLEEP_Msk	target/stm32f103xb.h	/^#define CAN_MCR_SLEEP_Msk /;"	d
CAN_MCR_SLEEP_Pos	target/stm32f103xb.h	/^#define CAN_MCR_SLEEP_Pos /;"	d
CAN_MCR_SLEEP	target/stm32f103xb.h	/^#define CAN_MCR_SLEEP /;"	d
CAN_MCR_TTCM_Msk	target/stm32f103xb.h	/^#define CAN_MCR_TTCM_Msk /;"	d
CAN_MCR_TTCM_Pos	target/stm32f103xb.h	/^#define CAN_MCR_TTCM_Pos /;"	d
CAN_MCR_TTCM	target/stm32f103xb.h	/^#define CAN_MCR_TTCM /;"	d
CAN_MCR_TXFP_Msk	target/stm32f103xb.h	/^#define CAN_MCR_TXFP_Msk /;"	d
CAN_MCR_TXFP_Pos	target/stm32f103xb.h	/^#define CAN_MCR_TXFP_Pos /;"	d
CAN_MCR_TXFP	target/stm32f103xb.h	/^#define CAN_MCR_TXFP /;"	d
CAN_MSR_ERRI_Msk	target/stm32f103xb.h	/^#define CAN_MSR_ERRI_Msk /;"	d
CAN_MSR_ERRI_Pos	target/stm32f103xb.h	/^#define CAN_MSR_ERRI_Pos /;"	d
CAN_MSR_ERRI	target/stm32f103xb.h	/^#define CAN_MSR_ERRI /;"	d
CAN_MSR_INAK_Msk	target/stm32f103xb.h	/^#define CAN_MSR_INAK_Msk /;"	d
CAN_MSR_INAK_Pos	target/stm32f103xb.h	/^#define CAN_MSR_INAK_Pos /;"	d
CAN_MSR_INAK	target/stm32f103xb.h	/^#define CAN_MSR_INAK /;"	d
CAN_MSR_RXM_Msk	target/stm32f103xb.h	/^#define CAN_MSR_RXM_Msk /;"	d
CAN_MSR_RXM_Pos	target/stm32f103xb.h	/^#define CAN_MSR_RXM_Pos /;"	d
CAN_MSR_RXM	target/stm32f103xb.h	/^#define CAN_MSR_RXM /;"	d
CAN_MSR_RX_Msk	target/stm32f103xb.h	/^#define CAN_MSR_RX_Msk /;"	d
CAN_MSR_RX_Pos	target/stm32f103xb.h	/^#define CAN_MSR_RX_Pos /;"	d
CAN_MSR_RX	target/stm32f103xb.h	/^#define CAN_MSR_RX /;"	d
CAN_MSR_SAMP_Msk	target/stm32f103xb.h	/^#define CAN_MSR_SAMP_Msk /;"	d
CAN_MSR_SAMP_Pos	target/stm32f103xb.h	/^#define CAN_MSR_SAMP_Pos /;"	d
CAN_MSR_SAMP	target/stm32f103xb.h	/^#define CAN_MSR_SAMP /;"	d
CAN_MSR_SLAKI_Msk	target/stm32f103xb.h	/^#define CAN_MSR_SLAKI_Msk /;"	d
CAN_MSR_SLAKI_Pos	target/stm32f103xb.h	/^#define CAN_MSR_SLAKI_Pos /;"	d
CAN_MSR_SLAKI	target/stm32f103xb.h	/^#define CAN_MSR_SLAKI /;"	d
CAN_MSR_SLAK_Msk	target/stm32f103xb.h	/^#define CAN_MSR_SLAK_Msk /;"	d
CAN_MSR_SLAK_Pos	target/stm32f103xb.h	/^#define CAN_MSR_SLAK_Pos /;"	d
CAN_MSR_SLAK	target/stm32f103xb.h	/^#define CAN_MSR_SLAK /;"	d
CAN_MSR_TXM_Msk	target/stm32f103xb.h	/^#define CAN_MSR_TXM_Msk /;"	d
CAN_MSR_TXM_Pos	target/stm32f103xb.h	/^#define CAN_MSR_TXM_Pos /;"	d
CAN_MSR_TXM	target/stm32f103xb.h	/^#define CAN_MSR_TXM /;"	d
CAN_MSR_WKUI_Msk	target/stm32f103xb.h	/^#define CAN_MSR_WKUI_Msk /;"	d
CAN_MSR_WKUI_Pos	target/stm32f103xb.h	/^#define CAN_MSR_WKUI_Pos /;"	d
CAN_MSR_WKUI	target/stm32f103xb.h	/^#define CAN_MSR_WKUI /;"	d
CAN_RDH0R_DATA4_Msk	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA4_Msk /;"	d
CAN_RDH0R_DATA4_Pos	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA4_Pos /;"	d
CAN_RDH0R_DATA4	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA4 /;"	d
CAN_RDH0R_DATA5_Msk	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA5_Msk /;"	d
CAN_RDH0R_DATA5_Pos	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA5_Pos /;"	d
CAN_RDH0R_DATA5	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA5 /;"	d
CAN_RDH0R_DATA6_Msk	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA6_Msk /;"	d
CAN_RDH0R_DATA6_Pos	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA6_Pos /;"	d
CAN_RDH0R_DATA6	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA6 /;"	d
CAN_RDH0R_DATA7_Msk	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA7_Msk /;"	d
CAN_RDH0R_DATA7_Pos	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA7_Pos /;"	d
CAN_RDH0R_DATA7	target/stm32f103xb.h	/^#define CAN_RDH0R_DATA7 /;"	d
CAN_RDH1R_DATA4_Msk	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA4_Msk /;"	d
CAN_RDH1R_DATA4_Pos	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA4_Pos /;"	d
CAN_RDH1R_DATA4	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA4 /;"	d
CAN_RDH1R_DATA5_Msk	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA5_Msk /;"	d
CAN_RDH1R_DATA5_Pos	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA5_Pos /;"	d
CAN_RDH1R_DATA5	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA5 /;"	d
CAN_RDH1R_DATA6_Msk	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA6_Msk /;"	d
CAN_RDH1R_DATA6_Pos	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA6_Pos /;"	d
CAN_RDH1R_DATA6	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA6 /;"	d
CAN_RDH1R_DATA7_Msk	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA7_Msk /;"	d
CAN_RDH1R_DATA7_Pos	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA7_Pos /;"	d
CAN_RDH1R_DATA7	target/stm32f103xb.h	/^#define CAN_RDH1R_DATA7 /;"	d
CAN_RDL0R_DATA0_Msk	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA0_Msk /;"	d
CAN_RDL0R_DATA0_Pos	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA0_Pos /;"	d
CAN_RDL0R_DATA0	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA0 /;"	d
CAN_RDL0R_DATA1_Msk	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA1_Msk /;"	d
CAN_RDL0R_DATA1_Pos	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA1_Pos /;"	d
CAN_RDL0R_DATA1	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA1 /;"	d
CAN_RDL0R_DATA2_Msk	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA2_Msk /;"	d
CAN_RDL0R_DATA2_Pos	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA2_Pos /;"	d
CAN_RDL0R_DATA2	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA2 /;"	d
CAN_RDL0R_DATA3_Msk	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA3_Msk /;"	d
CAN_RDL0R_DATA3_Pos	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA3_Pos /;"	d
CAN_RDL0R_DATA3	target/stm32f103xb.h	/^#define CAN_RDL0R_DATA3 /;"	d
CAN_RDL1R_DATA0_Msk	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA0_Msk /;"	d
CAN_RDL1R_DATA0_Pos	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA0_Pos /;"	d
CAN_RDL1R_DATA0	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA0 /;"	d
CAN_RDL1R_DATA1_Msk	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA1_Msk /;"	d
CAN_RDL1R_DATA1_Pos	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA1_Pos /;"	d
CAN_RDL1R_DATA1	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA1 /;"	d
CAN_RDL1R_DATA2_Msk	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA2_Msk /;"	d
CAN_RDL1R_DATA2_Pos	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA2_Pos /;"	d
CAN_RDL1R_DATA2	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA2 /;"	d
CAN_RDL1R_DATA3_Msk	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA3_Msk /;"	d
CAN_RDL1R_DATA3_Pos	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA3_Pos /;"	d
CAN_RDL1R_DATA3	target/stm32f103xb.h	/^#define CAN_RDL1R_DATA3 /;"	d
CAN_RDT0R_DLC_Msk	target/stm32f103xb.h	/^#define CAN_RDT0R_DLC_Msk /;"	d
CAN_RDT0R_DLC_Pos	target/stm32f103xb.h	/^#define CAN_RDT0R_DLC_Pos /;"	d
CAN_RDT0R_DLC	target/stm32f103xb.h	/^#define CAN_RDT0R_DLC /;"	d
CAN_RDT0R_FMI_Msk	target/stm32f103xb.h	/^#define CAN_RDT0R_FMI_Msk /;"	d
CAN_RDT0R_FMI_Pos	target/stm32f103xb.h	/^#define CAN_RDT0R_FMI_Pos /;"	d
CAN_RDT0R_FMI	target/stm32f103xb.h	/^#define CAN_RDT0R_FMI /;"	d
CAN_RDT0R_TIME_Msk	target/stm32f103xb.h	/^#define CAN_RDT0R_TIME_Msk /;"	d
CAN_RDT0R_TIME_Pos	target/stm32f103xb.h	/^#define CAN_RDT0R_TIME_Pos /;"	d
CAN_RDT0R_TIME	target/stm32f103xb.h	/^#define CAN_RDT0R_TIME /;"	d
CAN_RDT1R_DLC_Msk	target/stm32f103xb.h	/^#define CAN_RDT1R_DLC_Msk /;"	d
CAN_RDT1R_DLC_Pos	target/stm32f103xb.h	/^#define CAN_RDT1R_DLC_Pos /;"	d
CAN_RDT1R_DLC	target/stm32f103xb.h	/^#define CAN_RDT1R_DLC /;"	d
CAN_RDT1R_FMI_Msk	target/stm32f103xb.h	/^#define CAN_RDT1R_FMI_Msk /;"	d
CAN_RDT1R_FMI_Pos	target/stm32f103xb.h	/^#define CAN_RDT1R_FMI_Pos /;"	d
CAN_RDT1R_FMI	target/stm32f103xb.h	/^#define CAN_RDT1R_FMI /;"	d
CAN_RDT1R_TIME_Msk	target/stm32f103xb.h	/^#define CAN_RDT1R_TIME_Msk /;"	d
CAN_RDT1R_TIME_Pos	target/stm32f103xb.h	/^#define CAN_RDT1R_TIME_Pos /;"	d
CAN_RDT1R_TIME	target/stm32f103xb.h	/^#define CAN_RDT1R_TIME /;"	d
CAN_RF0R_FMP0_Msk	target/stm32f103xb.h	/^#define CAN_RF0R_FMP0_Msk /;"	d
CAN_RF0R_FMP0_Pos	target/stm32f103xb.h	/^#define CAN_RF0R_FMP0_Pos /;"	d
CAN_RF0R_FMP0	target/stm32f103xb.h	/^#define CAN_RF0R_FMP0 /;"	d
CAN_RF0R_FOVR0_Msk	target/stm32f103xb.h	/^#define CAN_RF0R_FOVR0_Msk /;"	d
CAN_RF0R_FOVR0_Pos	target/stm32f103xb.h	/^#define CAN_RF0R_FOVR0_Pos /;"	d
CAN_RF0R_FOVR0	target/stm32f103xb.h	/^#define CAN_RF0R_FOVR0 /;"	d
CAN_RF0R_FULL0_Msk	target/stm32f103xb.h	/^#define CAN_RF0R_FULL0_Msk /;"	d
CAN_RF0R_FULL0_Pos	target/stm32f103xb.h	/^#define CAN_RF0R_FULL0_Pos /;"	d
CAN_RF0R_FULL0	target/stm32f103xb.h	/^#define CAN_RF0R_FULL0 /;"	d
CAN_RF0R_RFOM0_Msk	target/stm32f103xb.h	/^#define CAN_RF0R_RFOM0_Msk /;"	d
CAN_RF0R_RFOM0_Pos	target/stm32f103xb.h	/^#define CAN_RF0R_RFOM0_Pos /;"	d
CAN_RF0R_RFOM0	target/stm32f103xb.h	/^#define CAN_RF0R_RFOM0 /;"	d
CAN_RF1R_FMP1_Msk	target/stm32f103xb.h	/^#define CAN_RF1R_FMP1_Msk /;"	d
CAN_RF1R_FMP1_Pos	target/stm32f103xb.h	/^#define CAN_RF1R_FMP1_Pos /;"	d
CAN_RF1R_FMP1	target/stm32f103xb.h	/^#define CAN_RF1R_FMP1 /;"	d
CAN_RF1R_FOVR1_Msk	target/stm32f103xb.h	/^#define CAN_RF1R_FOVR1_Msk /;"	d
CAN_RF1R_FOVR1_Pos	target/stm32f103xb.h	/^#define CAN_RF1R_FOVR1_Pos /;"	d
CAN_RF1R_FOVR1	target/stm32f103xb.h	/^#define CAN_RF1R_FOVR1 /;"	d
CAN_RF1R_FULL1_Msk	target/stm32f103xb.h	/^#define CAN_RF1R_FULL1_Msk /;"	d
CAN_RF1R_FULL1_Pos	target/stm32f103xb.h	/^#define CAN_RF1R_FULL1_Pos /;"	d
CAN_RF1R_FULL1	target/stm32f103xb.h	/^#define CAN_RF1R_FULL1 /;"	d
CAN_RF1R_RFOM1_Msk	target/stm32f103xb.h	/^#define CAN_RF1R_RFOM1_Msk /;"	d
CAN_RF1R_RFOM1_Pos	target/stm32f103xb.h	/^#define CAN_RF1R_RFOM1_Pos /;"	d
CAN_RF1R_RFOM1	target/stm32f103xb.h	/^#define CAN_RF1R_RFOM1 /;"	d
CAN_RI0R_EXID_Msk	target/stm32f103xb.h	/^#define CAN_RI0R_EXID_Msk /;"	d
CAN_RI0R_EXID_Pos	target/stm32f103xb.h	/^#define CAN_RI0R_EXID_Pos /;"	d
CAN_RI0R_EXID	target/stm32f103xb.h	/^#define CAN_RI0R_EXID /;"	d
CAN_RI0R_IDE_Msk	target/stm32f103xb.h	/^#define CAN_RI0R_IDE_Msk /;"	d
CAN_RI0R_IDE_Pos	target/stm32f103xb.h	/^#define CAN_RI0R_IDE_Pos /;"	d
CAN_RI0R_IDE	target/stm32f103xb.h	/^#define CAN_RI0R_IDE /;"	d
CAN_RI0R_RTR_Msk	target/stm32f103xb.h	/^#define CAN_RI0R_RTR_Msk /;"	d
CAN_RI0R_RTR_Pos	target/stm32f103xb.h	/^#define CAN_RI0R_RTR_Pos /;"	d
CAN_RI0R_RTR	target/stm32f103xb.h	/^#define CAN_RI0R_RTR /;"	d
CAN_RI0R_STID_Msk	target/stm32f103xb.h	/^#define CAN_RI0R_STID_Msk /;"	d
CAN_RI0R_STID_Pos	target/stm32f103xb.h	/^#define CAN_RI0R_STID_Pos /;"	d
CAN_RI0R_STID	target/stm32f103xb.h	/^#define CAN_RI0R_STID /;"	d
CAN_RI1R_EXID_Msk	target/stm32f103xb.h	/^#define CAN_RI1R_EXID_Msk /;"	d
CAN_RI1R_EXID_Pos	target/stm32f103xb.h	/^#define CAN_RI1R_EXID_Pos /;"	d
CAN_RI1R_EXID	target/stm32f103xb.h	/^#define CAN_RI1R_EXID /;"	d
CAN_RI1R_IDE_Msk	target/stm32f103xb.h	/^#define CAN_RI1R_IDE_Msk /;"	d
CAN_RI1R_IDE_Pos	target/stm32f103xb.h	/^#define CAN_RI1R_IDE_Pos /;"	d
CAN_RI1R_IDE	target/stm32f103xb.h	/^#define CAN_RI1R_IDE /;"	d
CAN_RI1R_RTR_Msk	target/stm32f103xb.h	/^#define CAN_RI1R_RTR_Msk /;"	d
CAN_RI1R_RTR_Pos	target/stm32f103xb.h	/^#define CAN_RI1R_RTR_Pos /;"	d
CAN_RI1R_RTR	target/stm32f103xb.h	/^#define CAN_RI1R_RTR /;"	d
CAN_RI1R_STID_Msk	target/stm32f103xb.h	/^#define CAN_RI1R_STID_Msk /;"	d
CAN_RI1R_STID_Pos	target/stm32f103xb.h	/^#define CAN_RI1R_STID_Pos /;"	d
CAN_RI1R_STID	target/stm32f103xb.h	/^#define CAN_RI1R_STID /;"	d
CAN_TDH0R_DATA4_Msk	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA4_Msk /;"	d
CAN_TDH0R_DATA4_Pos	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA4_Pos /;"	d
CAN_TDH0R_DATA4	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA4 /;"	d
CAN_TDH0R_DATA5_Msk	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA5_Msk /;"	d
CAN_TDH0R_DATA5_Pos	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA5_Pos /;"	d
CAN_TDH0R_DATA5	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA5 /;"	d
CAN_TDH0R_DATA6_Msk	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA6_Msk /;"	d
CAN_TDH0R_DATA6_Pos	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA6_Pos /;"	d
CAN_TDH0R_DATA6	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA6 /;"	d
CAN_TDH0R_DATA7_Msk	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA7_Msk /;"	d
CAN_TDH0R_DATA7_Pos	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA7_Pos /;"	d
CAN_TDH0R_DATA7	target/stm32f103xb.h	/^#define CAN_TDH0R_DATA7 /;"	d
CAN_TDH1R_DATA4_Msk	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA4_Msk /;"	d
CAN_TDH1R_DATA4_Pos	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA4_Pos /;"	d
CAN_TDH1R_DATA4	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA4 /;"	d
CAN_TDH1R_DATA5_Msk	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA5_Msk /;"	d
CAN_TDH1R_DATA5_Pos	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA5_Pos /;"	d
CAN_TDH1R_DATA5	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA5 /;"	d
CAN_TDH1R_DATA6_Msk	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA6_Msk /;"	d
CAN_TDH1R_DATA6_Pos	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA6_Pos /;"	d
CAN_TDH1R_DATA6	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA6 /;"	d
CAN_TDH1R_DATA7_Msk	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA7_Msk /;"	d
CAN_TDH1R_DATA7_Pos	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA7_Pos /;"	d
CAN_TDH1R_DATA7	target/stm32f103xb.h	/^#define CAN_TDH1R_DATA7 /;"	d
CAN_TDH2R_DATA4_Msk	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA4_Msk /;"	d
CAN_TDH2R_DATA4_Pos	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA4_Pos /;"	d
CAN_TDH2R_DATA4	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA4 /;"	d
CAN_TDH2R_DATA5_Msk	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA5_Msk /;"	d
CAN_TDH2R_DATA5_Pos	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA5_Pos /;"	d
CAN_TDH2R_DATA5	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA5 /;"	d
CAN_TDH2R_DATA6_Msk	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA6_Msk /;"	d
CAN_TDH2R_DATA6_Pos	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA6_Pos /;"	d
CAN_TDH2R_DATA6	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA6 /;"	d
CAN_TDH2R_DATA7_Msk	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA7_Msk /;"	d
CAN_TDH2R_DATA7_Pos	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA7_Pos /;"	d
CAN_TDH2R_DATA7	target/stm32f103xb.h	/^#define CAN_TDH2R_DATA7 /;"	d
CAN_TDL0R_DATA0_Msk	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA0_Msk /;"	d
CAN_TDL0R_DATA0_Pos	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA0_Pos /;"	d
CAN_TDL0R_DATA0	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA0 /;"	d
CAN_TDL0R_DATA1_Msk	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA1_Msk /;"	d
CAN_TDL0R_DATA1_Pos	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA1_Pos /;"	d
CAN_TDL0R_DATA1	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA1 /;"	d
CAN_TDL0R_DATA2_Msk	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA2_Msk /;"	d
CAN_TDL0R_DATA2_Pos	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA2_Pos /;"	d
CAN_TDL0R_DATA2	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA2 /;"	d
CAN_TDL0R_DATA3_Msk	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA3_Msk /;"	d
CAN_TDL0R_DATA3_Pos	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA3_Pos /;"	d
CAN_TDL0R_DATA3	target/stm32f103xb.h	/^#define CAN_TDL0R_DATA3 /;"	d
CAN_TDL1R_DATA0_Msk	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA0_Msk /;"	d
CAN_TDL1R_DATA0_Pos	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA0_Pos /;"	d
CAN_TDL1R_DATA0	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA0 /;"	d
CAN_TDL1R_DATA1_Msk	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA1_Msk /;"	d
CAN_TDL1R_DATA1_Pos	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA1_Pos /;"	d
CAN_TDL1R_DATA1	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA1 /;"	d
CAN_TDL1R_DATA2_Msk	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA2_Msk /;"	d
CAN_TDL1R_DATA2_Pos	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA2_Pos /;"	d
CAN_TDL1R_DATA2	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA2 /;"	d
CAN_TDL1R_DATA3_Msk	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA3_Msk /;"	d
CAN_TDL1R_DATA3_Pos	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA3_Pos /;"	d
CAN_TDL1R_DATA3	target/stm32f103xb.h	/^#define CAN_TDL1R_DATA3 /;"	d
CAN_TDL2R_DATA0_Msk	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA0_Msk /;"	d
CAN_TDL2R_DATA0_Pos	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA0_Pos /;"	d
CAN_TDL2R_DATA0	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA0 /;"	d
CAN_TDL2R_DATA1_Msk	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA1_Msk /;"	d
CAN_TDL2R_DATA1_Pos	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA1_Pos /;"	d
CAN_TDL2R_DATA1	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA1 /;"	d
CAN_TDL2R_DATA2_Msk	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA2_Msk /;"	d
CAN_TDL2R_DATA2_Pos	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA2_Pos /;"	d
CAN_TDL2R_DATA2	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA2 /;"	d
CAN_TDL2R_DATA3_Msk	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA3_Msk /;"	d
CAN_TDL2R_DATA3_Pos	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA3_Pos /;"	d
CAN_TDL2R_DATA3	target/stm32f103xb.h	/^#define CAN_TDL2R_DATA3 /;"	d
CAN_TDT0R_DLC_Msk	target/stm32f103xb.h	/^#define CAN_TDT0R_DLC_Msk /;"	d
CAN_TDT0R_DLC_Pos	target/stm32f103xb.h	/^#define CAN_TDT0R_DLC_Pos /;"	d
CAN_TDT0R_DLC	target/stm32f103xb.h	/^#define CAN_TDT0R_DLC /;"	d
CAN_TDT0R_TGT_Msk	target/stm32f103xb.h	/^#define CAN_TDT0R_TGT_Msk /;"	d
CAN_TDT0R_TGT_Pos	target/stm32f103xb.h	/^#define CAN_TDT0R_TGT_Pos /;"	d
CAN_TDT0R_TGT	target/stm32f103xb.h	/^#define CAN_TDT0R_TGT /;"	d
CAN_TDT0R_TIME_Msk	target/stm32f103xb.h	/^#define CAN_TDT0R_TIME_Msk /;"	d
CAN_TDT0R_TIME_Pos	target/stm32f103xb.h	/^#define CAN_TDT0R_TIME_Pos /;"	d
CAN_TDT0R_TIME	target/stm32f103xb.h	/^#define CAN_TDT0R_TIME /;"	d
CAN_TDT1R_DLC_Msk	target/stm32f103xb.h	/^#define CAN_TDT1R_DLC_Msk /;"	d
CAN_TDT1R_DLC_Pos	target/stm32f103xb.h	/^#define CAN_TDT1R_DLC_Pos /;"	d
CAN_TDT1R_DLC	target/stm32f103xb.h	/^#define CAN_TDT1R_DLC /;"	d
CAN_TDT1R_TGT_Msk	target/stm32f103xb.h	/^#define CAN_TDT1R_TGT_Msk /;"	d
CAN_TDT1R_TGT_Pos	target/stm32f103xb.h	/^#define CAN_TDT1R_TGT_Pos /;"	d
CAN_TDT1R_TGT	target/stm32f103xb.h	/^#define CAN_TDT1R_TGT /;"	d
CAN_TDT1R_TIME_Msk	target/stm32f103xb.h	/^#define CAN_TDT1R_TIME_Msk /;"	d
CAN_TDT1R_TIME_Pos	target/stm32f103xb.h	/^#define CAN_TDT1R_TIME_Pos /;"	d
CAN_TDT1R_TIME	target/stm32f103xb.h	/^#define CAN_TDT1R_TIME /;"	d
CAN_TDT2R_DLC_Msk	target/stm32f103xb.h	/^#define CAN_TDT2R_DLC_Msk /;"	d
CAN_TDT2R_DLC_Pos	target/stm32f103xb.h	/^#define CAN_TDT2R_DLC_Pos /;"	d
CAN_TDT2R_DLC	target/stm32f103xb.h	/^#define CAN_TDT2R_DLC /;"	d
CAN_TDT2R_TGT_Msk	target/stm32f103xb.h	/^#define CAN_TDT2R_TGT_Msk /;"	d
CAN_TDT2R_TGT_Pos	target/stm32f103xb.h	/^#define CAN_TDT2R_TGT_Pos /;"	d
CAN_TDT2R_TGT	target/stm32f103xb.h	/^#define CAN_TDT2R_TGT /;"	d
CAN_TDT2R_TIME_Msk	target/stm32f103xb.h	/^#define CAN_TDT2R_TIME_Msk /;"	d
CAN_TDT2R_TIME_Pos	target/stm32f103xb.h	/^#define CAN_TDT2R_TIME_Pos /;"	d
CAN_TDT2R_TIME	target/stm32f103xb.h	/^#define CAN_TDT2R_TIME /;"	d
CAN_TI0R_EXID_Msk	target/stm32f103xb.h	/^#define CAN_TI0R_EXID_Msk /;"	d
CAN_TI0R_EXID_Pos	target/stm32f103xb.h	/^#define CAN_TI0R_EXID_Pos /;"	d
CAN_TI0R_EXID	target/stm32f103xb.h	/^#define CAN_TI0R_EXID /;"	d
CAN_TI0R_IDE_Msk	target/stm32f103xb.h	/^#define CAN_TI0R_IDE_Msk /;"	d
CAN_TI0R_IDE_Pos	target/stm32f103xb.h	/^#define CAN_TI0R_IDE_Pos /;"	d
CAN_TI0R_IDE	target/stm32f103xb.h	/^#define CAN_TI0R_IDE /;"	d
CAN_TI0R_RTR_Msk	target/stm32f103xb.h	/^#define CAN_TI0R_RTR_Msk /;"	d
CAN_TI0R_RTR_Pos	target/stm32f103xb.h	/^#define CAN_TI0R_RTR_Pos /;"	d
CAN_TI0R_RTR	target/stm32f103xb.h	/^#define CAN_TI0R_RTR /;"	d
CAN_TI0R_STID_Msk	target/stm32f103xb.h	/^#define CAN_TI0R_STID_Msk /;"	d
CAN_TI0R_STID_Pos	target/stm32f103xb.h	/^#define CAN_TI0R_STID_Pos /;"	d
CAN_TI0R_STID	target/stm32f103xb.h	/^#define CAN_TI0R_STID /;"	d
CAN_TI0R_TXRQ_Msk	target/stm32f103xb.h	/^#define CAN_TI0R_TXRQ_Msk /;"	d
CAN_TI0R_TXRQ_Pos	target/stm32f103xb.h	/^#define CAN_TI0R_TXRQ_Pos /;"	d
CAN_TI0R_TXRQ	target/stm32f103xb.h	/^#define CAN_TI0R_TXRQ /;"	d
CAN_TI1R_EXID_Msk	target/stm32f103xb.h	/^#define CAN_TI1R_EXID_Msk /;"	d
CAN_TI1R_EXID_Pos	target/stm32f103xb.h	/^#define CAN_TI1R_EXID_Pos /;"	d
CAN_TI1R_EXID	target/stm32f103xb.h	/^#define CAN_TI1R_EXID /;"	d
CAN_TI1R_IDE_Msk	target/stm32f103xb.h	/^#define CAN_TI1R_IDE_Msk /;"	d
CAN_TI1R_IDE_Pos	target/stm32f103xb.h	/^#define CAN_TI1R_IDE_Pos /;"	d
CAN_TI1R_IDE	target/stm32f103xb.h	/^#define CAN_TI1R_IDE /;"	d
CAN_TI1R_RTR_Msk	target/stm32f103xb.h	/^#define CAN_TI1R_RTR_Msk /;"	d
CAN_TI1R_RTR_Pos	target/stm32f103xb.h	/^#define CAN_TI1R_RTR_Pos /;"	d
CAN_TI1R_RTR	target/stm32f103xb.h	/^#define CAN_TI1R_RTR /;"	d
CAN_TI1R_STID_Msk	target/stm32f103xb.h	/^#define CAN_TI1R_STID_Msk /;"	d
CAN_TI1R_STID_Pos	target/stm32f103xb.h	/^#define CAN_TI1R_STID_Pos /;"	d
CAN_TI1R_STID	target/stm32f103xb.h	/^#define CAN_TI1R_STID /;"	d
CAN_TI1R_TXRQ_Msk	target/stm32f103xb.h	/^#define CAN_TI1R_TXRQ_Msk /;"	d
CAN_TI1R_TXRQ_Pos	target/stm32f103xb.h	/^#define CAN_TI1R_TXRQ_Pos /;"	d
CAN_TI1R_TXRQ	target/stm32f103xb.h	/^#define CAN_TI1R_TXRQ /;"	d
CAN_TI2R_EXID_Msk	target/stm32f103xb.h	/^#define CAN_TI2R_EXID_Msk /;"	d
CAN_TI2R_EXID_Pos	target/stm32f103xb.h	/^#define CAN_TI2R_EXID_Pos /;"	d
CAN_TI2R_EXID	target/stm32f103xb.h	/^#define CAN_TI2R_EXID /;"	d
CAN_TI2R_IDE_Msk	target/stm32f103xb.h	/^#define CAN_TI2R_IDE_Msk /;"	d
CAN_TI2R_IDE_Pos	target/stm32f103xb.h	/^#define CAN_TI2R_IDE_Pos /;"	d
CAN_TI2R_IDE	target/stm32f103xb.h	/^#define CAN_TI2R_IDE /;"	d
CAN_TI2R_RTR_Msk	target/stm32f103xb.h	/^#define CAN_TI2R_RTR_Msk /;"	d
CAN_TI2R_RTR_Pos	target/stm32f103xb.h	/^#define CAN_TI2R_RTR_Pos /;"	d
CAN_TI2R_RTR	target/stm32f103xb.h	/^#define CAN_TI2R_RTR /;"	d
CAN_TI2R_STID_Msk	target/stm32f103xb.h	/^#define CAN_TI2R_STID_Msk /;"	d
CAN_TI2R_STID_Pos	target/stm32f103xb.h	/^#define CAN_TI2R_STID_Pos /;"	d
CAN_TI2R_STID	target/stm32f103xb.h	/^#define CAN_TI2R_STID /;"	d
CAN_TI2R_TXRQ_Msk	target/stm32f103xb.h	/^#define CAN_TI2R_TXRQ_Msk /;"	d
CAN_TI2R_TXRQ_Pos	target/stm32f103xb.h	/^#define CAN_TI2R_TXRQ_Pos /;"	d
CAN_TI2R_TXRQ	target/stm32f103xb.h	/^#define CAN_TI2R_TXRQ /;"	d
CAN_TSR_ABRQ0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ0_Msk /;"	d
CAN_TSR_ABRQ0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ0_Pos /;"	d
CAN_TSR_ABRQ0	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ0 /;"	d
CAN_TSR_ABRQ1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ1_Msk /;"	d
CAN_TSR_ABRQ1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ1_Pos /;"	d
CAN_TSR_ABRQ1	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ1 /;"	d
CAN_TSR_ABRQ2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ2_Msk /;"	d
CAN_TSR_ABRQ2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ2_Pos /;"	d
CAN_TSR_ABRQ2	target/stm32f103xb.h	/^#define CAN_TSR_ABRQ2 /;"	d
CAN_TSR_ALST0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_ALST0_Msk /;"	d
CAN_TSR_ALST0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_ALST0_Pos /;"	d
CAN_TSR_ALST0	target/stm32f103xb.h	/^#define CAN_TSR_ALST0 /;"	d
CAN_TSR_ALST1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_ALST1_Msk /;"	d
CAN_TSR_ALST1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_ALST1_Pos /;"	d
CAN_TSR_ALST1	target/stm32f103xb.h	/^#define CAN_TSR_ALST1 /;"	d
CAN_TSR_ALST2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_ALST2_Msk /;"	d
CAN_TSR_ALST2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_ALST2_Pos /;"	d
CAN_TSR_ALST2	target/stm32f103xb.h	/^#define CAN_TSR_ALST2 /;"	d
CAN_TSR_CODE_Msk	target/stm32f103xb.h	/^#define CAN_TSR_CODE_Msk /;"	d
CAN_TSR_CODE_Pos	target/stm32f103xb.h	/^#define CAN_TSR_CODE_Pos /;"	d
CAN_TSR_CODE	target/stm32f103xb.h	/^#define CAN_TSR_CODE /;"	d
CAN_TSR_LOW0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_LOW0_Msk /;"	d
CAN_TSR_LOW0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_LOW0_Pos /;"	d
CAN_TSR_LOW0	target/stm32f103xb.h	/^#define CAN_TSR_LOW0 /;"	d
CAN_TSR_LOW1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_LOW1_Msk /;"	d
CAN_TSR_LOW1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_LOW1_Pos /;"	d
CAN_TSR_LOW1	target/stm32f103xb.h	/^#define CAN_TSR_LOW1 /;"	d
CAN_TSR_LOW2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_LOW2_Msk /;"	d
CAN_TSR_LOW2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_LOW2_Pos /;"	d
CAN_TSR_LOW2	target/stm32f103xb.h	/^#define CAN_TSR_LOW2 /;"	d
CAN_TSR_LOW_Msk	target/stm32f103xb.h	/^#define CAN_TSR_LOW_Msk /;"	d
CAN_TSR_LOW_Pos	target/stm32f103xb.h	/^#define CAN_TSR_LOW_Pos /;"	d
CAN_TSR_LOW	target/stm32f103xb.h	/^#define CAN_TSR_LOW /;"	d
CAN_TSR_RQCP0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_RQCP0_Msk /;"	d
CAN_TSR_RQCP0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_RQCP0_Pos /;"	d
CAN_TSR_RQCP0	target/stm32f103xb.h	/^#define CAN_TSR_RQCP0 /;"	d
CAN_TSR_RQCP1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_RQCP1_Msk /;"	d
CAN_TSR_RQCP1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_RQCP1_Pos /;"	d
CAN_TSR_RQCP1	target/stm32f103xb.h	/^#define CAN_TSR_RQCP1 /;"	d
CAN_TSR_RQCP2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_RQCP2_Msk /;"	d
CAN_TSR_RQCP2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_RQCP2_Pos /;"	d
CAN_TSR_RQCP2	target/stm32f103xb.h	/^#define CAN_TSR_RQCP2 /;"	d
CAN_TSR_TERR0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TERR0_Msk /;"	d
CAN_TSR_TERR0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TERR0_Pos /;"	d
CAN_TSR_TERR0	target/stm32f103xb.h	/^#define CAN_TSR_TERR0 /;"	d
CAN_TSR_TERR1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TERR1_Msk /;"	d
CAN_TSR_TERR1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TERR1_Pos /;"	d
CAN_TSR_TERR1	target/stm32f103xb.h	/^#define CAN_TSR_TERR1 /;"	d
CAN_TSR_TERR2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TERR2_Msk /;"	d
CAN_TSR_TERR2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TERR2_Pos /;"	d
CAN_TSR_TERR2	target/stm32f103xb.h	/^#define CAN_TSR_TERR2 /;"	d
CAN_TSR_TME0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TME0_Msk /;"	d
CAN_TSR_TME0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TME0_Pos /;"	d
CAN_TSR_TME0	target/stm32f103xb.h	/^#define CAN_TSR_TME0 /;"	d
CAN_TSR_TME1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TME1_Msk /;"	d
CAN_TSR_TME1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TME1_Pos /;"	d
CAN_TSR_TME1	target/stm32f103xb.h	/^#define CAN_TSR_TME1 /;"	d
CAN_TSR_TME2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TME2_Msk /;"	d
CAN_TSR_TME2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TME2_Pos /;"	d
CAN_TSR_TME2	target/stm32f103xb.h	/^#define CAN_TSR_TME2 /;"	d
CAN_TSR_TME_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TME_Msk /;"	d
CAN_TSR_TME_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TME_Pos /;"	d
CAN_TSR_TME	target/stm32f103xb.h	/^#define CAN_TSR_TME /;"	d
CAN_TSR_TXOK0_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TXOK0_Msk /;"	d
CAN_TSR_TXOK0_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TXOK0_Pos /;"	d
CAN_TSR_TXOK0	target/stm32f103xb.h	/^#define CAN_TSR_TXOK0 /;"	d
CAN_TSR_TXOK1_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TXOK1_Msk /;"	d
CAN_TSR_TXOK1_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TXOK1_Pos /;"	d
CAN_TSR_TXOK1	target/stm32f103xb.h	/^#define CAN_TSR_TXOK1 /;"	d
CAN_TSR_TXOK2_Msk	target/stm32f103xb.h	/^#define CAN_TSR_TXOK2_Msk /;"	d
CAN_TSR_TXOK2_Pos	target/stm32f103xb.h	/^#define CAN_TSR_TXOK2_Pos /;"	d
CAN_TSR_TXOK2	target/stm32f103xb.h	/^#define CAN_TSR_TXOK2 /;"	d
CAN_TxMailBox_TypeDef	target/stm32f103xb.h	/^} CAN_TxMailBox_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0508
CAN_TypeDef	target/stm32f103xb.h	/^} CAN_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0808
CCER	target/stm32f103xb.h	/^  __IO uint32_t CCER;            \/*!< TIM capture\/compare enable register,         Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCMR1	target/stm32f103xb.h	/^  __IO uint32_t CCMR1;           \/*!< TIM  capture\/compare mode register 1,        Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCMR2	target/stm32f103xb.h	/^  __IO uint32_t CCMR2;           \/*!< TIM  capture\/compare mode register 2,        Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCR1	target/stm32f103xb.h	/^  __IO uint32_t CCR1;            \/*!< TIM capture\/compare register 1,              Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCR2	target/stm32f103xb.h	/^  __IO uint32_t CCR2;            \/*!< TIM capture\/compare register 2,              Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCR3	target/stm32f103xb.h	/^  __IO uint32_t CCR3;            \/*!< TIM capture\/compare register 3,              Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCR4	target/stm32f103xb.h	/^  __IO uint32_t CCR4;            \/*!< TIM capture\/compare register 4,              Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CCR	target/stm32f103xb.h	/^  __IO uint32_t CCR;$/;"	m	struct:__anon72c4c37e0b08	typeref:typename:__IO uint32_t
CCR	target/stm32f103xb.h	/^  __IO uint32_t CCR;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
CEC_IRQHandler	target/stm32f103xb.h	/^#define CEC_IRQHandler /;"	d
CEC_IRQn	target/stm32f103xb.h	/^#define CEC_IRQn /;"	d
CFGR	target/stm32f103xb.h	/^  __IO uint32_t CFGR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
CFR	target/stm32f103xb.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon72c4c37e1c08	typeref:typename:__IO uint32_t
CIR	target/stm32f103xb.h	/^  __IO uint32_t CIR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
CLEAR_BIT	target/stm32f1xx.h	/^#define CLEAR_BIT(/;"	d
CLEAR_REG	target/stm32f1xx.h	/^#define CLEAR_REG(/;"	d
CLKCR	target/stm32f103xb.h	/^  __IO uint32_t CLKCR;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
CLOCK_CONFIG_END	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_END$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_END	drivers/rcc.h	/^	CLOCK_CONFIG_END$/;"	e	enum:Clock_config
CLOCK_CONFIG_HSE_48MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSE_48MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSE_84MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSE_84MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSE_8MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSE_8MHz=0,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSE_96MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSE_96MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSI_16MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSI_16MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSI_48MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSI_48MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSI_84MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSI_84MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_HSI_96MHz	Untitled Folder/rcc.h	/^	CLOCK_CONFIG_HSI_96MHz,$/;"	e	enum:__anon571959e70103
CLOCK_CONFIG_PERFORMANCE	drivers/rcc.h	/^	CLOCK_CONFIG_PERFORMANCE,$/;"	e	enum:Clock_config
CLOCK_CONFIG_POWERSAVE	drivers/rcc.h	/^	CLOCK_CONFIG_POWERSAVE,$/;"	e	enum:Clock_config
CMAR	target/stm32f103xb.h	/^  __IO uint32_t CMAR;$/;"	m	struct:__anon72c4c37e0b08	typeref:typename:__IO uint32_t
CMD	target/stm32f103xb.h	/^  __IO uint32_t CMD;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
CNDTR	target/stm32f103xb.h	/^  __IO uint32_t CNDTR;$/;"	m	struct:__anon72c4c37e0b08	typeref:typename:__IO uint32_t
CNTH	target/stm32f103xb.h	/^  __IO uint32_t CNTH;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
CNTL	target/stm32f103xb.h	/^  __IO uint32_t CNTL;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
CNTR	target/stm32f103xb.h	/^  __IO uint16_t CNTR;                 \/*!< Control register,                          Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
CNT	target/stm32f103xb.h	/^  __IO uint32_t CNT;             \/*!< TIM counter register,                        Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CPAR	target/stm32f103xb.h	/^  __IO uint32_t CPAR;$/;"	m	struct:__anon72c4c37e0b08	typeref:typename:__IO uint32_t
CR1	target/stm32f103xb.h	/^  __IO uint32_t CR1;              \/*!< ADC control register 1, used for ADC multimode (bits com/;"	m	struct:__anon72c4c37e0308	typeref:typename:__IO uint32_t
CR1	target/stm32f103xb.h	/^  __IO uint32_t CR1;             \/*!< TIM control register 1,                      Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CR1	target/stm32f103xb.h	/^  __IO uint32_t CR1;        \/*!< USART Control register 1,                Address offset: 0x0C /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
CR1	target/stm32f103xb.h	/^  __IO uint32_t CR1;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
CR1	target/stm32f103xb.h	/^  __IO uint32_t CR1;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
CR1	target/stm32f103xb.h	/^  __IO uint32_t CR1;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
CR2	target/stm32f103xb.h	/^  __IO uint32_t CR2;              \/*!< ADC control register 2, used for ADC multimode (bits com/;"	m	struct:__anon72c4c37e0308	typeref:typename:__IO uint32_t
CR2	target/stm32f103xb.h	/^  __IO uint32_t CR2;             \/*!< TIM control register 2,                      Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
CR2	target/stm32f103xb.h	/^  __IO uint32_t CR2;        \/*!< USART Control register 2,                Address offset: 0x10 /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
CR2	target/stm32f103xb.h	/^  __IO uint32_t CR2;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
CR2	target/stm32f103xb.h	/^  __IO uint32_t CR2;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
CR2	target/stm32f103xb.h	/^  __IO uint32_t CR2;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
CR3	target/stm32f103xb.h	/^  __IO uint32_t CR3;        \/*!< USART Control register 3,                Address offset: 0x14 /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
CRCPR	target/stm32f103xb.h	/^  __IO uint32_t CRCPR;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
CRC_BASE	target/stm32f103xb.h	/^#define CRC_BASE /;"	d
CRC_CR_RESET_Msk	target/stm32f103xb.h	/^#define CRC_CR_RESET_Msk /;"	d
CRC_CR_RESET_Pos	target/stm32f103xb.h	/^#define CRC_CR_RESET_Pos /;"	d
CRC_CR_RESET	target/stm32f103xb.h	/^#define CRC_CR_RESET /;"	d
CRC_DR_DR_Msk	target/stm32f103xb.h	/^#define CRC_DR_DR_Msk /;"	d
CRC_DR_DR_Pos	target/stm32f103xb.h	/^#define CRC_DR_DR_Pos /;"	d
CRC_DR_DR	target/stm32f103xb.h	/^#define CRC_DR_DR /;"	d
CRC_IDR_IDR_Msk	target/stm32f103xb.h	/^#define CRC_IDR_IDR_Msk /;"	d
CRC_IDR_IDR_Pos	target/stm32f103xb.h	/^#define CRC_IDR_IDR_Pos /;"	d
CRC_IDR_IDR	target/stm32f103xb.h	/^#define CRC_IDR_IDR /;"	d
CRC_TypeDef	target/stm32f103xb.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0908
CRC	target/stm32f103xb.h	/^#define CRC /;"	d
CRH	target/stm32f103xb.h	/^  __IO uint32_t CRH;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
CRH	target/stm32f103xb.h	/^  __IO uint32_t CRH;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
CRL	target/stm32f103xb.h	/^  __IO uint32_t CRL;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
CRL	target/stm32f103xb.h	/^  __IO uint32_t CRL;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;           \/*!< CRC Control register,                        Address offset:/;"	m	struct:__anon72c4c37e0908	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon72c4c37e1c08	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;$/;"	m	struct:__anon72c4c37e0a08	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;$/;"	m	struct:__anon72c4c37e1408	typeref:typename:__IO uint32_t
CR	target/stm32f103xb.h	/^  __IO uint32_t CR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
CSR	target/stm32f103xb.h	/^  __IO uint32_t CSR;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
CSR	target/stm32f103xb.h	/^  __IO uint32_t CSR;$/;"	m	struct:__anon72c4c37e1408	typeref:typename:__IO uint32_t
CSR	target/stm32f103xb.h	/^  __IO uint32_t CSR;$/;"	m	struct:__anon72c4c37e1508	typeref:typename:__IO uint32_t
ClockConfig_t	Untitled Folder/rcc.c	/^struct ClockConfig_t {$/;"	s	file:
ClockConfig_t	drivers/rcc.c	/^struct ClockConfig_t {$/;"	s	file:
Clock_config	drivers/rcc.h	/^enum Clock_config {$/;"	g
Clock_t	Untitled Folder/rcc.h	/^} Clock_t;$/;"	t	typeref:struct:_Clock_t
Clock_t	drivers/rcc.h	/^} Clock_t;$/;"	t	typeref:struct:_Clock_t
DADDR	target/stm32f103xb.h	/^  __IO uint16_t DADDR;                \/*!< Device address register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
DBGMCU_BASE	target/stm32f103xb.h	/^#define DBGMCU_BASE /;"	d
DBGMCU_CR_DBG_CAN1_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_CAN1_STOP_Msk /;"	d
DBGMCU_CR_DBG_CAN1_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_CAN1_STOP_Pos /;"	d
DBGMCU_CR_DBG_CAN1_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_CAN1_STOP /;"	d
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk /;"	d
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos /;"	d
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk /;"	d
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos /;"	d
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT /;"	d
DBGMCU_CR_DBG_IWDG_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_IWDG_STOP_Msk /;"	d
DBGMCU_CR_DBG_IWDG_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_IWDG_STOP_Pos /;"	d
DBGMCU_CR_DBG_IWDG_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_IWDG_STOP /;"	d
DBGMCU_CR_DBG_SLEEP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_SLEEP_Msk /;"	d
DBGMCU_CR_DBG_SLEEP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_SLEEP_Pos /;"	d
DBGMCU_CR_DBG_SLEEP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_SLEEP /;"	d
DBGMCU_CR_DBG_STANDBY_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_STANDBY_Msk /;"	d
DBGMCU_CR_DBG_STANDBY_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_STANDBY_Pos /;"	d
DBGMCU_CR_DBG_STANDBY	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_STANDBY /;"	d
DBGMCU_CR_DBG_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_STOP_Msk /;"	d
DBGMCU_CR_DBG_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_STOP_Pos /;"	d
DBGMCU_CR_DBG_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_STOP /;"	d
DBGMCU_CR_DBG_TIM1_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM1_STOP_Msk /;"	d
DBGMCU_CR_DBG_TIM1_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM1_STOP_Pos /;"	d
DBGMCU_CR_DBG_TIM1_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM1_STOP /;"	d
DBGMCU_CR_DBG_TIM2_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM2_STOP_Msk /;"	d
DBGMCU_CR_DBG_TIM2_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM2_STOP_Pos /;"	d
DBGMCU_CR_DBG_TIM2_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM2_STOP /;"	d
DBGMCU_CR_DBG_TIM3_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM3_STOP_Msk /;"	d
DBGMCU_CR_DBG_TIM3_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM3_STOP_Pos /;"	d
DBGMCU_CR_DBG_TIM3_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM3_STOP /;"	d
DBGMCU_CR_DBG_TIM4_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM4_STOP_Msk /;"	d
DBGMCU_CR_DBG_TIM4_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM4_STOP_Pos /;"	d
DBGMCU_CR_DBG_TIM4_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_TIM4_STOP /;"	d
DBGMCU_CR_DBG_WWDG_STOP_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_WWDG_STOP_Msk /;"	d
DBGMCU_CR_DBG_WWDG_STOP_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_WWDG_STOP_Pos /;"	d
DBGMCU_CR_DBG_WWDG_STOP	target/stm32f103xb.h	/^#define DBGMCU_CR_DBG_WWDG_STOP /;"	d
DBGMCU_CR_TRACE_IOEN_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_IOEN_Msk /;"	d
DBGMCU_CR_TRACE_IOEN_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_IOEN_Pos /;"	d
DBGMCU_CR_TRACE_IOEN	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_IOEN /;"	d
DBGMCU_CR_TRACE_MODE_0	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_MODE_0 /;"	d
DBGMCU_CR_TRACE_MODE_1	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_MODE_1 /;"	d
DBGMCU_CR_TRACE_MODE_Msk	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_MODE_Msk /;"	d
DBGMCU_CR_TRACE_MODE_Pos	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_MODE_Pos /;"	d
DBGMCU_CR_TRACE_MODE	target/stm32f103xb.h	/^#define DBGMCU_CR_TRACE_MODE /;"	d
DBGMCU_IDCODE_DEV_ID_Msk	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_DEV_ID_Msk /;"	d
DBGMCU_IDCODE_DEV_ID_Pos	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_DEV_ID_Pos /;"	d
DBGMCU_IDCODE_DEV_ID	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_DEV_ID /;"	d
DBGMCU_IDCODE_REV_ID_0	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_0 /;"	d
DBGMCU_IDCODE_REV_ID_10	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_10 /;"	d
DBGMCU_IDCODE_REV_ID_11	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_11 /;"	d
DBGMCU_IDCODE_REV_ID_12	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_12 /;"	d
DBGMCU_IDCODE_REV_ID_13	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_13 /;"	d
DBGMCU_IDCODE_REV_ID_14	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_14 /;"	d
DBGMCU_IDCODE_REV_ID_15	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_15 /;"	d
DBGMCU_IDCODE_REV_ID_1	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_1 /;"	d
DBGMCU_IDCODE_REV_ID_2	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_2 /;"	d
DBGMCU_IDCODE_REV_ID_3	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_3 /;"	d
DBGMCU_IDCODE_REV_ID_4	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_4 /;"	d
DBGMCU_IDCODE_REV_ID_5	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_5 /;"	d
DBGMCU_IDCODE_REV_ID_6	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_6 /;"	d
DBGMCU_IDCODE_REV_ID_7	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_7 /;"	d
DBGMCU_IDCODE_REV_ID_8	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_8 /;"	d
DBGMCU_IDCODE_REV_ID_9	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_9 /;"	d
DBGMCU_IDCODE_REV_ID_Msk	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_Msk /;"	d
DBGMCU_IDCODE_REV_ID_Pos	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID_Pos /;"	d
DBGMCU_IDCODE_REV_ID	target/stm32f103xb.h	/^#define DBGMCU_IDCODE_REV_ID /;"	d
DBGMCU_TypeDef	target/stm32f103xb.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0a08
DBGMCU	target/stm32f103xb.h	/^#define DBGMCU /;"	d
DCOUNT	target/stm32f103xb.h	/^  __I uint32_t DCOUNT;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
DCR	target/stm32f103xb.h	/^  __IO uint32_t DCR;             \/*!< TIM DMA control register,                    Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
DCTRL	target/stm32f103xb.h	/^  __IO uint32_t DCTRL;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
DIER	target/stm32f103xb.h	/^  __IO uint32_t DIER;            \/*!< TIM DMA\/interrupt enable register,           Address off/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
DISABLE	target/stm32f1xx.h	/^  DISABLE = 0, $/;"	e	enum:__anonbccbea710203
DIVH	target/stm32f103xb.h	/^  __IO uint32_t DIVH;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
DIVL	target/stm32f103xb.h	/^  __IO uint32_t DIVL;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
DLEN	target/stm32f103xb.h	/^  __IO uint32_t DLEN;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
DMA1_BASE	target/stm32f103xb.h	/^#define DMA1_BASE /;"	d
DMA1_Channel1_BASE	target/stm32f103xb.h	/^#define DMA1_Channel1_BASE /;"	d
DMA1_Channel1_IRQn	target/stm32f103xb.h	/^  DMA1_Channel1_IRQn          = 11,     \/*!< DMA1 Channel 1 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel1	target/stm32f103xb.h	/^#define DMA1_Channel1 /;"	d
DMA1_Channel2_BASE	target/stm32f103xb.h	/^#define DMA1_Channel2_BASE /;"	d
DMA1_Channel2_IRQn	target/stm32f103xb.h	/^  DMA1_Channel2_IRQn          = 12,     \/*!< DMA1 Channel 2 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel2	target/stm32f103xb.h	/^#define DMA1_Channel2 /;"	d
DMA1_Channel3_BASE	target/stm32f103xb.h	/^#define DMA1_Channel3_BASE /;"	d
DMA1_Channel3_IRQn	target/stm32f103xb.h	/^  DMA1_Channel3_IRQn          = 13,     \/*!< DMA1 Channel 3 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel3	target/stm32f103xb.h	/^#define DMA1_Channel3 /;"	d
DMA1_Channel4_BASE	target/stm32f103xb.h	/^#define DMA1_Channel4_BASE /;"	d
DMA1_Channel4_IRQn	target/stm32f103xb.h	/^  DMA1_Channel4_IRQn          = 14,     \/*!< DMA1 Channel 4 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel4	target/stm32f103xb.h	/^#define DMA1_Channel4 /;"	d
DMA1_Channel5_BASE	target/stm32f103xb.h	/^#define DMA1_Channel5_BASE /;"	d
DMA1_Channel5_IRQn	target/stm32f103xb.h	/^  DMA1_Channel5_IRQn          = 15,     \/*!< DMA1 Channel 5 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel5	target/stm32f103xb.h	/^#define DMA1_Channel5 /;"	d
DMA1_Channel6_BASE	target/stm32f103xb.h	/^#define DMA1_Channel6_BASE /;"	d
DMA1_Channel6_IRQn	target/stm32f103xb.h	/^  DMA1_Channel6_IRQn          = 16,     \/*!< DMA1 Channel 6 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel6	target/stm32f103xb.h	/^#define DMA1_Channel6 /;"	d
DMA1_Channel7_BASE	target/stm32f103xb.h	/^#define DMA1_Channel7_BASE /;"	d
DMA1_Channel7_IRQn	target/stm32f103xb.h	/^  DMA1_Channel7_IRQn          = 17,     \/*!< DMA1 Channel 7 global Interrupt                   /;"	e	enum:__anon72c4c37e0103
DMA1_Channel7	target/stm32f103xb.h	/^#define DMA1_Channel7 /;"	d
DMA1	target/stm32f103xb.h	/^#define DMA1 /;"	d
DMAR	target/stm32f103xb.h	/^  __IO uint32_t DMAR;            \/*!< TIM DMA address for full transfer register,  Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
DMA_CCR_CIRC_Msk	target/stm32f103xb.h	/^#define DMA_CCR_CIRC_Msk /;"	d
DMA_CCR_CIRC_Pos	target/stm32f103xb.h	/^#define DMA_CCR_CIRC_Pos /;"	d
DMA_CCR_CIRC	target/stm32f103xb.h	/^#define DMA_CCR_CIRC /;"	d
DMA_CCR_DIR_Msk	target/stm32f103xb.h	/^#define DMA_CCR_DIR_Msk /;"	d
DMA_CCR_DIR_Pos	target/stm32f103xb.h	/^#define DMA_CCR_DIR_Pos /;"	d
DMA_CCR_DIR	target/stm32f103xb.h	/^#define DMA_CCR_DIR /;"	d
DMA_CCR_EN_Msk	target/stm32f103xb.h	/^#define DMA_CCR_EN_Msk /;"	d
DMA_CCR_EN_Pos	target/stm32f103xb.h	/^#define DMA_CCR_EN_Pos /;"	d
DMA_CCR_EN	target/stm32f103xb.h	/^#define DMA_CCR_EN /;"	d
DMA_CCR_HTIE_Msk	target/stm32f103xb.h	/^#define DMA_CCR_HTIE_Msk /;"	d
DMA_CCR_HTIE_Pos	target/stm32f103xb.h	/^#define DMA_CCR_HTIE_Pos /;"	d
DMA_CCR_HTIE	target/stm32f103xb.h	/^#define DMA_CCR_HTIE /;"	d
DMA_CCR_MEM2MEM_Msk	target/stm32f103xb.h	/^#define DMA_CCR_MEM2MEM_Msk /;"	d
DMA_CCR_MEM2MEM_Pos	target/stm32f103xb.h	/^#define DMA_CCR_MEM2MEM_Pos /;"	d
DMA_CCR_MEM2MEM	target/stm32f103xb.h	/^#define DMA_CCR_MEM2MEM /;"	d
DMA_CCR_MINC_Msk	target/stm32f103xb.h	/^#define DMA_CCR_MINC_Msk /;"	d
DMA_CCR_MINC_Pos	target/stm32f103xb.h	/^#define DMA_CCR_MINC_Pos /;"	d
DMA_CCR_MINC	target/stm32f103xb.h	/^#define DMA_CCR_MINC /;"	d
DMA_CCR_MSIZE_0	target/stm32f103xb.h	/^#define DMA_CCR_MSIZE_0 /;"	d
DMA_CCR_MSIZE_1	target/stm32f103xb.h	/^#define DMA_CCR_MSIZE_1 /;"	d
DMA_CCR_MSIZE_Msk	target/stm32f103xb.h	/^#define DMA_CCR_MSIZE_Msk /;"	d
DMA_CCR_MSIZE_Pos	target/stm32f103xb.h	/^#define DMA_CCR_MSIZE_Pos /;"	d
DMA_CCR_MSIZE	target/stm32f103xb.h	/^#define DMA_CCR_MSIZE /;"	d
DMA_CCR_PINC_Msk	target/stm32f103xb.h	/^#define DMA_CCR_PINC_Msk /;"	d
DMA_CCR_PINC_Pos	target/stm32f103xb.h	/^#define DMA_CCR_PINC_Pos /;"	d
DMA_CCR_PINC	target/stm32f103xb.h	/^#define DMA_CCR_PINC /;"	d
DMA_CCR_PL_0	target/stm32f103xb.h	/^#define DMA_CCR_PL_0 /;"	d
DMA_CCR_PL_1	target/stm32f103xb.h	/^#define DMA_CCR_PL_1 /;"	d
DMA_CCR_PL_Msk	target/stm32f103xb.h	/^#define DMA_CCR_PL_Msk /;"	d
DMA_CCR_PL_Pos	target/stm32f103xb.h	/^#define DMA_CCR_PL_Pos /;"	d
DMA_CCR_PL	target/stm32f103xb.h	/^#define DMA_CCR_PL /;"	d
DMA_CCR_PSIZE_0	target/stm32f103xb.h	/^#define DMA_CCR_PSIZE_0 /;"	d
DMA_CCR_PSIZE_1	target/stm32f103xb.h	/^#define DMA_CCR_PSIZE_1 /;"	d
DMA_CCR_PSIZE_Msk	target/stm32f103xb.h	/^#define DMA_CCR_PSIZE_Msk /;"	d
DMA_CCR_PSIZE_Pos	target/stm32f103xb.h	/^#define DMA_CCR_PSIZE_Pos /;"	d
DMA_CCR_PSIZE	target/stm32f103xb.h	/^#define DMA_CCR_PSIZE /;"	d
DMA_CCR_TCIE_Msk	target/stm32f103xb.h	/^#define DMA_CCR_TCIE_Msk /;"	d
DMA_CCR_TCIE_Pos	target/stm32f103xb.h	/^#define DMA_CCR_TCIE_Pos /;"	d
DMA_CCR_TCIE	target/stm32f103xb.h	/^#define DMA_CCR_TCIE /;"	d
DMA_CCR_TEIE_Msk	target/stm32f103xb.h	/^#define DMA_CCR_TEIE_Msk /;"	d
DMA_CCR_TEIE_Pos	target/stm32f103xb.h	/^#define DMA_CCR_TEIE_Pos /;"	d
DMA_CCR_TEIE	target/stm32f103xb.h	/^#define DMA_CCR_TEIE /;"	d
DMA_CMAR_MA_Msk	target/stm32f103xb.h	/^#define DMA_CMAR_MA_Msk /;"	d
DMA_CMAR_MA_Pos	target/stm32f103xb.h	/^#define DMA_CMAR_MA_Pos /;"	d
DMA_CMAR_MA	target/stm32f103xb.h	/^#define DMA_CMAR_MA /;"	d
DMA_CNDTR_NDT_Msk	target/stm32f103xb.h	/^#define DMA_CNDTR_NDT_Msk /;"	d
DMA_CNDTR_NDT_Pos	target/stm32f103xb.h	/^#define DMA_CNDTR_NDT_Pos /;"	d
DMA_CNDTR_NDT	target/stm32f103xb.h	/^#define DMA_CNDTR_NDT /;"	d
DMA_CPAR_PA_Msk	target/stm32f103xb.h	/^#define DMA_CPAR_PA_Msk /;"	d
DMA_CPAR_PA_Pos	target/stm32f103xb.h	/^#define DMA_CPAR_PA_Pos /;"	d
DMA_CPAR_PA	target/stm32f103xb.h	/^#define DMA_CPAR_PA /;"	d
DMA_Channel_TypeDef	target/stm32f103xb.h	/^} DMA_Channel_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0b08
DMA_IFCR_CGIF1_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF1_Msk /;"	d
DMA_IFCR_CGIF1_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF1_Pos /;"	d
DMA_IFCR_CGIF1	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF1 /;"	d
DMA_IFCR_CGIF2_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF2_Msk /;"	d
DMA_IFCR_CGIF2_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF2_Pos /;"	d
DMA_IFCR_CGIF2	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF2 /;"	d
DMA_IFCR_CGIF3_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF3_Msk /;"	d
DMA_IFCR_CGIF3_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF3_Pos /;"	d
DMA_IFCR_CGIF3	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF3 /;"	d
DMA_IFCR_CGIF4_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF4_Msk /;"	d
DMA_IFCR_CGIF4_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF4_Pos /;"	d
DMA_IFCR_CGIF4	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF4 /;"	d
DMA_IFCR_CGIF5_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF5_Msk /;"	d
DMA_IFCR_CGIF5_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF5_Pos /;"	d
DMA_IFCR_CGIF5	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF5 /;"	d
DMA_IFCR_CGIF6_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF6_Msk /;"	d
DMA_IFCR_CGIF6_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF6_Pos /;"	d
DMA_IFCR_CGIF6	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF6 /;"	d
DMA_IFCR_CGIF7_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF7_Msk /;"	d
DMA_IFCR_CGIF7_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF7_Pos /;"	d
DMA_IFCR_CGIF7	target/stm32f103xb.h	/^#define DMA_IFCR_CGIF7 /;"	d
DMA_IFCR_CHTIF1_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF1_Msk /;"	d
DMA_IFCR_CHTIF1_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF1_Pos /;"	d
DMA_IFCR_CHTIF1	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF1 /;"	d
DMA_IFCR_CHTIF2_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF2_Msk /;"	d
DMA_IFCR_CHTIF2_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF2_Pos /;"	d
DMA_IFCR_CHTIF2	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF2 /;"	d
DMA_IFCR_CHTIF3_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF3_Msk /;"	d
DMA_IFCR_CHTIF3_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF3_Pos /;"	d
DMA_IFCR_CHTIF3	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF3 /;"	d
DMA_IFCR_CHTIF4_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF4_Msk /;"	d
DMA_IFCR_CHTIF4_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF4_Pos /;"	d
DMA_IFCR_CHTIF4	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF4 /;"	d
DMA_IFCR_CHTIF5_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF5_Msk /;"	d
DMA_IFCR_CHTIF5_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF5_Pos /;"	d
DMA_IFCR_CHTIF5	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF5 /;"	d
DMA_IFCR_CHTIF6_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF6_Msk /;"	d
DMA_IFCR_CHTIF6_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF6_Pos /;"	d
DMA_IFCR_CHTIF6	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF6 /;"	d
DMA_IFCR_CHTIF7_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF7_Msk /;"	d
DMA_IFCR_CHTIF7_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF7_Pos /;"	d
DMA_IFCR_CHTIF7	target/stm32f103xb.h	/^#define DMA_IFCR_CHTIF7 /;"	d
DMA_IFCR_CTCIF1_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF1_Msk /;"	d
DMA_IFCR_CTCIF1_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF1_Pos /;"	d
DMA_IFCR_CTCIF1	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF1 /;"	d
DMA_IFCR_CTCIF2_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF2_Msk /;"	d
DMA_IFCR_CTCIF2_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF2_Pos /;"	d
DMA_IFCR_CTCIF2	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF2 /;"	d
DMA_IFCR_CTCIF3_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF3_Msk /;"	d
DMA_IFCR_CTCIF3_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF3_Pos /;"	d
DMA_IFCR_CTCIF3	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF3 /;"	d
DMA_IFCR_CTCIF4_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF4_Msk /;"	d
DMA_IFCR_CTCIF4_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF4_Pos /;"	d
DMA_IFCR_CTCIF4	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF4 /;"	d
DMA_IFCR_CTCIF5_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF5_Msk /;"	d
DMA_IFCR_CTCIF5_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF5_Pos /;"	d
DMA_IFCR_CTCIF5	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF5 /;"	d
DMA_IFCR_CTCIF6_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF6_Msk /;"	d
DMA_IFCR_CTCIF6_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF6_Pos /;"	d
DMA_IFCR_CTCIF6	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF6 /;"	d
DMA_IFCR_CTCIF7_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF7_Msk /;"	d
DMA_IFCR_CTCIF7_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF7_Pos /;"	d
DMA_IFCR_CTCIF7	target/stm32f103xb.h	/^#define DMA_IFCR_CTCIF7 /;"	d
DMA_IFCR_CTEIF1_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF1_Msk /;"	d
DMA_IFCR_CTEIF1_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF1_Pos /;"	d
DMA_IFCR_CTEIF1	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF1 /;"	d
DMA_IFCR_CTEIF2_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF2_Msk /;"	d
DMA_IFCR_CTEIF2_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF2_Pos /;"	d
DMA_IFCR_CTEIF2	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF2 /;"	d
DMA_IFCR_CTEIF3_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF3_Msk /;"	d
DMA_IFCR_CTEIF3_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF3_Pos /;"	d
DMA_IFCR_CTEIF3	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF3 /;"	d
DMA_IFCR_CTEIF4_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF4_Msk /;"	d
DMA_IFCR_CTEIF4_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF4_Pos /;"	d
DMA_IFCR_CTEIF4	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF4 /;"	d
DMA_IFCR_CTEIF5_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF5_Msk /;"	d
DMA_IFCR_CTEIF5_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF5_Pos /;"	d
DMA_IFCR_CTEIF5	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF5 /;"	d
DMA_IFCR_CTEIF6_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF6_Msk /;"	d
DMA_IFCR_CTEIF6_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF6_Pos /;"	d
DMA_IFCR_CTEIF6	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF6 /;"	d
DMA_IFCR_CTEIF7_Msk	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF7_Msk /;"	d
DMA_IFCR_CTEIF7_Pos	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF7_Pos /;"	d
DMA_IFCR_CTEIF7	target/stm32f103xb.h	/^#define DMA_IFCR_CTEIF7 /;"	d
DMA_ISR_GIF1_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF1_Msk /;"	d
DMA_ISR_GIF1_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF1_Pos /;"	d
DMA_ISR_GIF1	target/stm32f103xb.h	/^#define DMA_ISR_GIF1 /;"	d
DMA_ISR_GIF2_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF2_Msk /;"	d
DMA_ISR_GIF2_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF2_Pos /;"	d
DMA_ISR_GIF2	target/stm32f103xb.h	/^#define DMA_ISR_GIF2 /;"	d
DMA_ISR_GIF3_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF3_Msk /;"	d
DMA_ISR_GIF3_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF3_Pos /;"	d
DMA_ISR_GIF3	target/stm32f103xb.h	/^#define DMA_ISR_GIF3 /;"	d
DMA_ISR_GIF4_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF4_Msk /;"	d
DMA_ISR_GIF4_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF4_Pos /;"	d
DMA_ISR_GIF4	target/stm32f103xb.h	/^#define DMA_ISR_GIF4 /;"	d
DMA_ISR_GIF5_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF5_Msk /;"	d
DMA_ISR_GIF5_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF5_Pos /;"	d
DMA_ISR_GIF5	target/stm32f103xb.h	/^#define DMA_ISR_GIF5 /;"	d
DMA_ISR_GIF6_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF6_Msk /;"	d
DMA_ISR_GIF6_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF6_Pos /;"	d
DMA_ISR_GIF6	target/stm32f103xb.h	/^#define DMA_ISR_GIF6 /;"	d
DMA_ISR_GIF7_Msk	target/stm32f103xb.h	/^#define DMA_ISR_GIF7_Msk /;"	d
DMA_ISR_GIF7_Pos	target/stm32f103xb.h	/^#define DMA_ISR_GIF7_Pos /;"	d
DMA_ISR_GIF7	target/stm32f103xb.h	/^#define DMA_ISR_GIF7 /;"	d
DMA_ISR_HTIF1_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF1_Msk /;"	d
DMA_ISR_HTIF1_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF1_Pos /;"	d
DMA_ISR_HTIF1	target/stm32f103xb.h	/^#define DMA_ISR_HTIF1 /;"	d
DMA_ISR_HTIF2_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF2_Msk /;"	d
DMA_ISR_HTIF2_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF2_Pos /;"	d
DMA_ISR_HTIF2	target/stm32f103xb.h	/^#define DMA_ISR_HTIF2 /;"	d
DMA_ISR_HTIF3_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF3_Msk /;"	d
DMA_ISR_HTIF3_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF3_Pos /;"	d
DMA_ISR_HTIF3	target/stm32f103xb.h	/^#define DMA_ISR_HTIF3 /;"	d
DMA_ISR_HTIF4_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF4_Msk /;"	d
DMA_ISR_HTIF4_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF4_Pos /;"	d
DMA_ISR_HTIF4	target/stm32f103xb.h	/^#define DMA_ISR_HTIF4 /;"	d
DMA_ISR_HTIF5_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF5_Msk /;"	d
DMA_ISR_HTIF5_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF5_Pos /;"	d
DMA_ISR_HTIF5	target/stm32f103xb.h	/^#define DMA_ISR_HTIF5 /;"	d
DMA_ISR_HTIF6_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF6_Msk /;"	d
DMA_ISR_HTIF6_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF6_Pos /;"	d
DMA_ISR_HTIF6	target/stm32f103xb.h	/^#define DMA_ISR_HTIF6 /;"	d
DMA_ISR_HTIF7_Msk	target/stm32f103xb.h	/^#define DMA_ISR_HTIF7_Msk /;"	d
DMA_ISR_HTIF7_Pos	target/stm32f103xb.h	/^#define DMA_ISR_HTIF7_Pos /;"	d
DMA_ISR_HTIF7	target/stm32f103xb.h	/^#define DMA_ISR_HTIF7 /;"	d
DMA_ISR_TCIF1_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF1_Msk /;"	d
DMA_ISR_TCIF1_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF1_Pos /;"	d
DMA_ISR_TCIF1	target/stm32f103xb.h	/^#define DMA_ISR_TCIF1 /;"	d
DMA_ISR_TCIF2_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF2_Msk /;"	d
DMA_ISR_TCIF2_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF2_Pos /;"	d
DMA_ISR_TCIF2	target/stm32f103xb.h	/^#define DMA_ISR_TCIF2 /;"	d
DMA_ISR_TCIF3_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF3_Msk /;"	d
DMA_ISR_TCIF3_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF3_Pos /;"	d
DMA_ISR_TCIF3	target/stm32f103xb.h	/^#define DMA_ISR_TCIF3 /;"	d
DMA_ISR_TCIF4_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF4_Msk /;"	d
DMA_ISR_TCIF4_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF4_Pos /;"	d
DMA_ISR_TCIF4	target/stm32f103xb.h	/^#define DMA_ISR_TCIF4 /;"	d
DMA_ISR_TCIF5_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF5_Msk /;"	d
DMA_ISR_TCIF5_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF5_Pos /;"	d
DMA_ISR_TCIF5	target/stm32f103xb.h	/^#define DMA_ISR_TCIF5 /;"	d
DMA_ISR_TCIF6_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF6_Msk /;"	d
DMA_ISR_TCIF6_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF6_Pos /;"	d
DMA_ISR_TCIF6	target/stm32f103xb.h	/^#define DMA_ISR_TCIF6 /;"	d
DMA_ISR_TCIF7_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TCIF7_Msk /;"	d
DMA_ISR_TCIF7_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TCIF7_Pos /;"	d
DMA_ISR_TCIF7	target/stm32f103xb.h	/^#define DMA_ISR_TCIF7 /;"	d
DMA_ISR_TEIF1_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF1_Msk /;"	d
DMA_ISR_TEIF1_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF1_Pos /;"	d
DMA_ISR_TEIF1	target/stm32f103xb.h	/^#define DMA_ISR_TEIF1 /;"	d
DMA_ISR_TEIF2_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF2_Msk /;"	d
DMA_ISR_TEIF2_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF2_Pos /;"	d
DMA_ISR_TEIF2	target/stm32f103xb.h	/^#define DMA_ISR_TEIF2 /;"	d
DMA_ISR_TEIF3_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF3_Msk /;"	d
DMA_ISR_TEIF3_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF3_Pos /;"	d
DMA_ISR_TEIF3	target/stm32f103xb.h	/^#define DMA_ISR_TEIF3 /;"	d
DMA_ISR_TEIF4_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF4_Msk /;"	d
DMA_ISR_TEIF4_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF4_Pos /;"	d
DMA_ISR_TEIF4	target/stm32f103xb.h	/^#define DMA_ISR_TEIF4 /;"	d
DMA_ISR_TEIF5_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF5_Msk /;"	d
DMA_ISR_TEIF5_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF5_Pos /;"	d
DMA_ISR_TEIF5	target/stm32f103xb.h	/^#define DMA_ISR_TEIF5 /;"	d
DMA_ISR_TEIF6_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF6_Msk /;"	d
DMA_ISR_TEIF6_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF6_Pos /;"	d
DMA_ISR_TEIF6	target/stm32f103xb.h	/^#define DMA_ISR_TEIF6 /;"	d
DMA_ISR_TEIF7_Msk	target/stm32f103xb.h	/^#define DMA_ISR_TEIF7_Msk /;"	d
DMA_ISR_TEIF7_Pos	target/stm32f103xb.h	/^#define DMA_ISR_TEIF7_Pos /;"	d
DMA_ISR_TEIF7	target/stm32f103xb.h	/^#define DMA_ISR_TEIF7 /;"	d
DMA_TypeDef	target/stm32f103xb.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0c08
DR10	target/stm32f103xb.h	/^  __IO uint32_t DR10;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR1	target/stm32f103xb.h	/^  __IO uint32_t DR1;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR2	target/stm32f103xb.h	/^  __IO uint32_t DR2;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR3	target/stm32f103xb.h	/^  __IO uint32_t DR3;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR4	target/stm32f103xb.h	/^  __IO uint32_t DR4;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR5	target/stm32f103xb.h	/^  __IO uint32_t DR5;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR6	target/stm32f103xb.h	/^  __IO uint32_t DR6;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR7	target/stm32f103xb.h	/^  __IO uint32_t DR7;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR8	target/stm32f103xb.h	/^  __IO uint32_t DR8;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR9	target/stm32f103xb.h	/^  __IO uint32_t DR9;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
DR	target/stm32f103xb.h	/^  __IO uint32_t DR;               \/*!< ADC data register,      used for ADC multimode (bits com/;"	m	struct:__anon72c4c37e0308	typeref:typename:__IO uint32_t
DR	target/stm32f103xb.h	/^  __IO uint32_t DR;           \/*!< CRC Data register,                           Address offset:/;"	m	struct:__anon72c4c37e0908	typeref:typename:__IO uint32_t
DR	target/stm32f103xb.h	/^  __IO uint32_t DR;         \/*!< USART Data register,                     Address offset: 0x04 /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
DR	target/stm32f103xb.h	/^  __IO uint32_t DR;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
DR	target/stm32f103xb.h	/^  __IO uint32_t DR;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
DR	target/stm32f103xb.h	/^  __IO uint32_t DR;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
DTIMER	target/stm32f103xb.h	/^  __IO uint32_t DTIMER;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
Data0	target/stm32f103xb.h	/^  __IO uint16_t Data0;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
Data1	target/stm32f103xb.h	/^  __IO uint16_t Data1;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
DebugMon_Handler	Untitled Folder/sys_handlers.c	/^void DebugMon_Handler(void)$/;"	f	typeref:typename:void
DebugMonitor_IRQn	target/stm32f103xb.h	/^  DebugMonitor_IRQn           = -4,     \/*!< 12 Cortex-M3 Debug Monitor Interrupt              /;"	e	enum:__anon72c4c37e0103
EGR	target/stm32f103xb.h	/^  __IO uint32_t EGR;             \/*!< TIM event generation register,               Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
EMR	target/stm32f103xb.h	/^  __IO uint32_t EMR;$/;"	m	struct:__anon72c4c37e0d08	typeref:typename:__IO uint32_t
ENABLE	target/stm32f1xx.h	/^  ENABLE = !DISABLE$/;"	e	enum:__anonbccbea710203
EP0R	target/stm32f103xb.h	/^  __IO uint16_t EP0R;                 \/*!< USB Endpoint 0 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP1R	target/stm32f103xb.h	/^  __IO uint16_t EP1R;                 \/*!< USB Endpoint 1 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP2R	target/stm32f103xb.h	/^  __IO uint16_t EP2R;                 \/*!< USB Endpoint 2 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP3R	target/stm32f103xb.h	/^  __IO uint16_t EP3R;                 \/*!< USB Endpoint 3 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP4R	target/stm32f103xb.h	/^  __IO uint16_t EP4R;                 \/*!< USB Endpoint 4 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP5R	target/stm32f103xb.h	/^  __IO uint16_t EP5R;                 \/*!< USB Endpoint 5 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP6R	target/stm32f103xb.h	/^  __IO uint16_t EP6R;                 \/*!< USB Endpoint 6 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
EP7R	target/stm32f103xb.h	/^  __IO uint16_t EP7R;                 \/*!< USB Endpoint 7 register,                   Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
ERROR	target/stm32f1xx.h	/^  ERROR = 0, $/;"	e	enum:__anonbccbea710303
ESR	target/stm32f103xb.h	/^  __IO uint32_t ESR;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
EVCR	target/stm32f103xb.h	/^  __IO uint32_t EVCR;$/;"	m	struct:__anon72c4c37e1108	typeref:typename:__IO uint32_t
EXTI0_IRQHandler	drivers/io.c	/^void EXTI0_IRQHandler() {$/;"	f	typeref:typename:void
EXTI0_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI0_IRQ_PRIORITY	/;"	d
EXTI0_IRQ_PRIORITY	config.h	/^#define EXTI0_IRQ_PRIORITY	/;"	d
EXTI0_IRQn	target/stm32f103xb.h	/^  EXTI0_IRQn                  = 6,      \/*!< EXTI Line0 Interrupt                              /;"	e	enum:__anon72c4c37e0103
EXTI15_10_IRQHandler	drivers/io.c	/^void EXTI15_10_IRQHandler() {$/;"	f	typeref:typename:void
EXTI15_10_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI15_10_IRQ_PRIORITY	/;"	d
EXTI15_10_IRQ_PRIORITY	config.h	/^#define EXTI15_10_IRQ_PRIORITY	/;"	d
EXTI15_10_IRQn	target/stm32f103xb.h	/^  EXTI15_10_IRQn              = 40,     \/*!< External Line[15:10] Interrupts                   /;"	e	enum:__anon72c4c37e0103
EXTI1_IRQHandler	drivers/io.c	/^void EXTI1_IRQHandler() {$/;"	f	typeref:typename:void
EXTI1_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI1_IRQ_PRIORITY	/;"	d
EXTI1_IRQ_PRIORITY	config.h	/^#define EXTI1_IRQ_PRIORITY	/;"	d
EXTI1_IRQn	target/stm32f103xb.h	/^  EXTI1_IRQn                  = 7,      \/*!< EXTI Line1 Interrupt                              /;"	e	enum:__anon72c4c37e0103
EXTI2_IRQHandler	drivers/io.c	/^void EXTI2_IRQHandler() {$/;"	f	typeref:typename:void
EXTI2_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI2_IRQ_PRIORITY	/;"	d
EXTI2_IRQ_PRIORITY	config.h	/^#define EXTI2_IRQ_PRIORITY	/;"	d
EXTI2_IRQn	target/stm32f103xb.h	/^  EXTI2_IRQn                  = 8,      \/*!< EXTI Line2 Interrupt                              /;"	e	enum:__anon72c4c37e0103
EXTI3_IRQHandler	drivers/io.c	/^void EXTI3_IRQHandler() {$/;"	f	typeref:typename:void
EXTI3_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI3_IRQ_PRIORITY	/;"	d
EXTI3_IRQ_PRIORITY	config.h	/^#define EXTI3_IRQ_PRIORITY	/;"	d
EXTI3_IRQn	target/stm32f103xb.h	/^  EXTI3_IRQn                  = 9,      \/*!< EXTI Line3 Interrupt                              /;"	e	enum:__anon72c4c37e0103
EXTI4_IRQHandler	drivers/io.c	/^void EXTI4_IRQHandler() {$/;"	f	typeref:typename:void
EXTI4_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI4_IRQ_PRIORITY	/;"	d
EXTI4_IRQ_PRIORITY	config.h	/^#define EXTI4_IRQ_PRIORITY	/;"	d
EXTI4_IRQn	target/stm32f103xb.h	/^  EXTI4_IRQn                  = 10,     \/*!< EXTI Line4 Interrupt                              /;"	e	enum:__anon72c4c37e0103
EXTI9_5_IRQHandler	drivers/io.c	/^void EXTI9_5_IRQHandler() {$/;"	f	typeref:typename:void
EXTI9_5_IRQ_PRIORITY	Untitled Folder/config.h	/^#define EXTI9_5_IRQ_PRIORITY	/;"	d
EXTI9_5_IRQ_PRIORITY	config.h	/^#define EXTI9_5_IRQ_PRIORITY	/;"	d
EXTI9_5_IRQn	target/stm32f103xb.h	/^  EXTI9_5_IRQn                = 23,     \/*!< External Line[9:5] Interrupts                     /;"	e	enum:__anon72c4c37e0103
EXTICR	target/stm32f103xb.h	/^  __IO uint32_t EXTICR[4];$/;"	m	struct:__anon72c4c37e1108	typeref:typename:__IO uint32_t[4]
EXTI_BASE	target/stm32f103xb.h	/^#define EXTI_BASE /;"	d
EXTI_EMR_EM0	target/stm32f103xb.h	/^#define  EXTI_EMR_EM0 /;"	d
EXTI_EMR_EM10	target/stm32f103xb.h	/^#define  EXTI_EMR_EM10 /;"	d
EXTI_EMR_EM11	target/stm32f103xb.h	/^#define  EXTI_EMR_EM11 /;"	d
EXTI_EMR_EM12	target/stm32f103xb.h	/^#define  EXTI_EMR_EM12 /;"	d
EXTI_EMR_EM13	target/stm32f103xb.h	/^#define  EXTI_EMR_EM13 /;"	d
EXTI_EMR_EM14	target/stm32f103xb.h	/^#define  EXTI_EMR_EM14 /;"	d
EXTI_EMR_EM15	target/stm32f103xb.h	/^#define  EXTI_EMR_EM15 /;"	d
EXTI_EMR_EM16	target/stm32f103xb.h	/^#define  EXTI_EMR_EM16 /;"	d
EXTI_EMR_EM17	target/stm32f103xb.h	/^#define  EXTI_EMR_EM17 /;"	d
EXTI_EMR_EM18	target/stm32f103xb.h	/^#define  EXTI_EMR_EM18 /;"	d
EXTI_EMR_EM1	target/stm32f103xb.h	/^#define  EXTI_EMR_EM1 /;"	d
EXTI_EMR_EM2	target/stm32f103xb.h	/^#define  EXTI_EMR_EM2 /;"	d
EXTI_EMR_EM3	target/stm32f103xb.h	/^#define  EXTI_EMR_EM3 /;"	d
EXTI_EMR_EM4	target/stm32f103xb.h	/^#define  EXTI_EMR_EM4 /;"	d
EXTI_EMR_EM5	target/stm32f103xb.h	/^#define  EXTI_EMR_EM5 /;"	d
EXTI_EMR_EM6	target/stm32f103xb.h	/^#define  EXTI_EMR_EM6 /;"	d
EXTI_EMR_EM7	target/stm32f103xb.h	/^#define  EXTI_EMR_EM7 /;"	d
EXTI_EMR_EM8	target/stm32f103xb.h	/^#define  EXTI_EMR_EM8 /;"	d
EXTI_EMR_EM9	target/stm32f103xb.h	/^#define  EXTI_EMR_EM9 /;"	d
EXTI_EMR_MR0_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR0_Msk /;"	d
EXTI_EMR_MR0_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR0_Pos /;"	d
EXTI_EMR_MR0	target/stm32f103xb.h	/^#define EXTI_EMR_MR0 /;"	d
EXTI_EMR_MR10_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR10_Msk /;"	d
EXTI_EMR_MR10_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR10_Pos /;"	d
EXTI_EMR_MR10	target/stm32f103xb.h	/^#define EXTI_EMR_MR10 /;"	d
EXTI_EMR_MR11_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR11_Msk /;"	d
EXTI_EMR_MR11_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR11_Pos /;"	d
EXTI_EMR_MR11	target/stm32f103xb.h	/^#define EXTI_EMR_MR11 /;"	d
EXTI_EMR_MR12_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR12_Msk /;"	d
EXTI_EMR_MR12_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR12_Pos /;"	d
EXTI_EMR_MR12	target/stm32f103xb.h	/^#define EXTI_EMR_MR12 /;"	d
EXTI_EMR_MR13_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR13_Msk /;"	d
EXTI_EMR_MR13_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR13_Pos /;"	d
EXTI_EMR_MR13	target/stm32f103xb.h	/^#define EXTI_EMR_MR13 /;"	d
EXTI_EMR_MR14_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR14_Msk /;"	d
EXTI_EMR_MR14_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR14_Pos /;"	d
EXTI_EMR_MR14	target/stm32f103xb.h	/^#define EXTI_EMR_MR14 /;"	d
EXTI_EMR_MR15_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR15_Msk /;"	d
EXTI_EMR_MR15_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR15_Pos /;"	d
EXTI_EMR_MR15	target/stm32f103xb.h	/^#define EXTI_EMR_MR15 /;"	d
EXTI_EMR_MR16_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR16_Msk /;"	d
EXTI_EMR_MR16_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR16_Pos /;"	d
EXTI_EMR_MR16	target/stm32f103xb.h	/^#define EXTI_EMR_MR16 /;"	d
EXTI_EMR_MR17_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR17_Msk /;"	d
EXTI_EMR_MR17_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR17_Pos /;"	d
EXTI_EMR_MR17	target/stm32f103xb.h	/^#define EXTI_EMR_MR17 /;"	d
EXTI_EMR_MR18_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR18_Msk /;"	d
EXTI_EMR_MR18_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR18_Pos /;"	d
EXTI_EMR_MR18	target/stm32f103xb.h	/^#define EXTI_EMR_MR18 /;"	d
EXTI_EMR_MR1_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR1_Msk /;"	d
EXTI_EMR_MR1_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR1_Pos /;"	d
EXTI_EMR_MR1	target/stm32f103xb.h	/^#define EXTI_EMR_MR1 /;"	d
EXTI_EMR_MR2_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR2_Msk /;"	d
EXTI_EMR_MR2_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR2_Pos /;"	d
EXTI_EMR_MR2	target/stm32f103xb.h	/^#define EXTI_EMR_MR2 /;"	d
EXTI_EMR_MR3_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR3_Msk /;"	d
EXTI_EMR_MR3_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR3_Pos /;"	d
EXTI_EMR_MR3	target/stm32f103xb.h	/^#define EXTI_EMR_MR3 /;"	d
EXTI_EMR_MR4_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR4_Msk /;"	d
EXTI_EMR_MR4_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR4_Pos /;"	d
EXTI_EMR_MR4	target/stm32f103xb.h	/^#define EXTI_EMR_MR4 /;"	d
EXTI_EMR_MR5_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR5_Msk /;"	d
EXTI_EMR_MR5_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR5_Pos /;"	d
EXTI_EMR_MR5	target/stm32f103xb.h	/^#define EXTI_EMR_MR5 /;"	d
EXTI_EMR_MR6_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR6_Msk /;"	d
EXTI_EMR_MR6_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR6_Pos /;"	d
EXTI_EMR_MR6	target/stm32f103xb.h	/^#define EXTI_EMR_MR6 /;"	d
EXTI_EMR_MR7_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR7_Msk /;"	d
EXTI_EMR_MR7_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR7_Pos /;"	d
EXTI_EMR_MR7	target/stm32f103xb.h	/^#define EXTI_EMR_MR7 /;"	d
EXTI_EMR_MR8_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR8_Msk /;"	d
EXTI_EMR_MR8_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR8_Pos /;"	d
EXTI_EMR_MR8	target/stm32f103xb.h	/^#define EXTI_EMR_MR8 /;"	d
EXTI_EMR_MR9_Msk	target/stm32f103xb.h	/^#define EXTI_EMR_MR9_Msk /;"	d
EXTI_EMR_MR9_Pos	target/stm32f103xb.h	/^#define EXTI_EMR_MR9_Pos /;"	d
EXTI_EMR_MR9	target/stm32f103xb.h	/^#define EXTI_EMR_MR9 /;"	d
EXTI_FTSR_FT0	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT0 /;"	d
EXTI_FTSR_FT10	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT10 /;"	d
EXTI_FTSR_FT11	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT11 /;"	d
EXTI_FTSR_FT12	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT12 /;"	d
EXTI_FTSR_FT13	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT13 /;"	d
EXTI_FTSR_FT14	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT14 /;"	d
EXTI_FTSR_FT15	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT15 /;"	d
EXTI_FTSR_FT16	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT16 /;"	d
EXTI_FTSR_FT17	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT17 /;"	d
EXTI_FTSR_FT18	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT18 /;"	d
EXTI_FTSR_FT1	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT1 /;"	d
EXTI_FTSR_FT2	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT2 /;"	d
EXTI_FTSR_FT3	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT3 /;"	d
EXTI_FTSR_FT4	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT4 /;"	d
EXTI_FTSR_FT5	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT5 /;"	d
EXTI_FTSR_FT6	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT6 /;"	d
EXTI_FTSR_FT7	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT7 /;"	d
EXTI_FTSR_FT8	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT8 /;"	d
EXTI_FTSR_FT9	target/stm32f103xb.h	/^#define  EXTI_FTSR_FT9 /;"	d
EXTI_FTSR_TR0_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR0_Msk /;"	d
EXTI_FTSR_TR0_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR0_Pos /;"	d
EXTI_FTSR_TR0	target/stm32f103xb.h	/^#define EXTI_FTSR_TR0 /;"	d
EXTI_FTSR_TR10_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR10_Msk /;"	d
EXTI_FTSR_TR10_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR10_Pos /;"	d
EXTI_FTSR_TR10	target/stm32f103xb.h	/^#define EXTI_FTSR_TR10 /;"	d
EXTI_FTSR_TR11_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR11_Msk /;"	d
EXTI_FTSR_TR11_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR11_Pos /;"	d
EXTI_FTSR_TR11	target/stm32f103xb.h	/^#define EXTI_FTSR_TR11 /;"	d
EXTI_FTSR_TR12_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR12_Msk /;"	d
EXTI_FTSR_TR12_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR12_Pos /;"	d
EXTI_FTSR_TR12	target/stm32f103xb.h	/^#define EXTI_FTSR_TR12 /;"	d
EXTI_FTSR_TR13_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR13_Msk /;"	d
EXTI_FTSR_TR13_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR13_Pos /;"	d
EXTI_FTSR_TR13	target/stm32f103xb.h	/^#define EXTI_FTSR_TR13 /;"	d
EXTI_FTSR_TR14_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR14_Msk /;"	d
EXTI_FTSR_TR14_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR14_Pos /;"	d
EXTI_FTSR_TR14	target/stm32f103xb.h	/^#define EXTI_FTSR_TR14 /;"	d
EXTI_FTSR_TR15_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR15_Msk /;"	d
EXTI_FTSR_TR15_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR15_Pos /;"	d
EXTI_FTSR_TR15	target/stm32f103xb.h	/^#define EXTI_FTSR_TR15 /;"	d
EXTI_FTSR_TR16_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR16_Msk /;"	d
EXTI_FTSR_TR16_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR16_Pos /;"	d
EXTI_FTSR_TR16	target/stm32f103xb.h	/^#define EXTI_FTSR_TR16 /;"	d
EXTI_FTSR_TR17_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR17_Msk /;"	d
EXTI_FTSR_TR17_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR17_Pos /;"	d
EXTI_FTSR_TR17	target/stm32f103xb.h	/^#define EXTI_FTSR_TR17 /;"	d
EXTI_FTSR_TR18_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR18_Msk /;"	d
EXTI_FTSR_TR18_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR18_Pos /;"	d
EXTI_FTSR_TR18	target/stm32f103xb.h	/^#define EXTI_FTSR_TR18 /;"	d
EXTI_FTSR_TR1_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR1_Msk /;"	d
EXTI_FTSR_TR1_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR1_Pos /;"	d
EXTI_FTSR_TR1	target/stm32f103xb.h	/^#define EXTI_FTSR_TR1 /;"	d
EXTI_FTSR_TR2_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR2_Msk /;"	d
EXTI_FTSR_TR2_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR2_Pos /;"	d
EXTI_FTSR_TR2	target/stm32f103xb.h	/^#define EXTI_FTSR_TR2 /;"	d
EXTI_FTSR_TR3_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR3_Msk /;"	d
EXTI_FTSR_TR3_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR3_Pos /;"	d
EXTI_FTSR_TR3	target/stm32f103xb.h	/^#define EXTI_FTSR_TR3 /;"	d
EXTI_FTSR_TR4_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR4_Msk /;"	d
EXTI_FTSR_TR4_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR4_Pos /;"	d
EXTI_FTSR_TR4	target/stm32f103xb.h	/^#define EXTI_FTSR_TR4 /;"	d
EXTI_FTSR_TR5_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR5_Msk /;"	d
EXTI_FTSR_TR5_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR5_Pos /;"	d
EXTI_FTSR_TR5	target/stm32f103xb.h	/^#define EXTI_FTSR_TR5 /;"	d
EXTI_FTSR_TR6_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR6_Msk /;"	d
EXTI_FTSR_TR6_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR6_Pos /;"	d
EXTI_FTSR_TR6	target/stm32f103xb.h	/^#define EXTI_FTSR_TR6 /;"	d
EXTI_FTSR_TR7_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR7_Msk /;"	d
EXTI_FTSR_TR7_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR7_Pos /;"	d
EXTI_FTSR_TR7	target/stm32f103xb.h	/^#define EXTI_FTSR_TR7 /;"	d
EXTI_FTSR_TR8_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR8_Msk /;"	d
EXTI_FTSR_TR8_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR8_Pos /;"	d
EXTI_FTSR_TR8	target/stm32f103xb.h	/^#define EXTI_FTSR_TR8 /;"	d
EXTI_FTSR_TR9_Msk	target/stm32f103xb.h	/^#define EXTI_FTSR_TR9_Msk /;"	d
EXTI_FTSR_TR9_Pos	target/stm32f103xb.h	/^#define EXTI_FTSR_TR9_Pos /;"	d
EXTI_FTSR_TR9	target/stm32f103xb.h	/^#define EXTI_FTSR_TR9 /;"	d
EXTI_IMR_IM0	target/stm32f103xb.h	/^#define  EXTI_IMR_IM0 /;"	d
EXTI_IMR_IM10	target/stm32f103xb.h	/^#define  EXTI_IMR_IM10 /;"	d
EXTI_IMR_IM11	target/stm32f103xb.h	/^#define  EXTI_IMR_IM11 /;"	d
EXTI_IMR_IM12	target/stm32f103xb.h	/^#define  EXTI_IMR_IM12 /;"	d
EXTI_IMR_IM13	target/stm32f103xb.h	/^#define  EXTI_IMR_IM13 /;"	d
EXTI_IMR_IM14	target/stm32f103xb.h	/^#define  EXTI_IMR_IM14 /;"	d
EXTI_IMR_IM15	target/stm32f103xb.h	/^#define  EXTI_IMR_IM15 /;"	d
EXTI_IMR_IM16	target/stm32f103xb.h	/^#define  EXTI_IMR_IM16 /;"	d
EXTI_IMR_IM17	target/stm32f103xb.h	/^#define  EXTI_IMR_IM17 /;"	d
EXTI_IMR_IM18	target/stm32f103xb.h	/^#define  EXTI_IMR_IM18 /;"	d
EXTI_IMR_IM1	target/stm32f103xb.h	/^#define  EXTI_IMR_IM1 /;"	d
EXTI_IMR_IM2	target/stm32f103xb.h	/^#define  EXTI_IMR_IM2 /;"	d
EXTI_IMR_IM3	target/stm32f103xb.h	/^#define  EXTI_IMR_IM3 /;"	d
EXTI_IMR_IM4	target/stm32f103xb.h	/^#define  EXTI_IMR_IM4 /;"	d
EXTI_IMR_IM5	target/stm32f103xb.h	/^#define  EXTI_IMR_IM5 /;"	d
EXTI_IMR_IM6	target/stm32f103xb.h	/^#define  EXTI_IMR_IM6 /;"	d
EXTI_IMR_IM7	target/stm32f103xb.h	/^#define  EXTI_IMR_IM7 /;"	d
EXTI_IMR_IM8	target/stm32f103xb.h	/^#define  EXTI_IMR_IM8 /;"	d
EXTI_IMR_IM9	target/stm32f103xb.h	/^#define  EXTI_IMR_IM9 /;"	d
EXTI_IMR_IM	target/stm32f103xb.h	/^#define  EXTI_IMR_IM /;"	d
EXTI_IMR_MR0_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR0_Msk /;"	d
EXTI_IMR_MR0_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR0_Pos /;"	d
EXTI_IMR_MR0	target/stm32f103xb.h	/^#define EXTI_IMR_MR0 /;"	d
EXTI_IMR_MR10_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR10_Msk /;"	d
EXTI_IMR_MR10_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR10_Pos /;"	d
EXTI_IMR_MR10	target/stm32f103xb.h	/^#define EXTI_IMR_MR10 /;"	d
EXTI_IMR_MR11_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR11_Msk /;"	d
EXTI_IMR_MR11_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR11_Pos /;"	d
EXTI_IMR_MR11	target/stm32f103xb.h	/^#define EXTI_IMR_MR11 /;"	d
EXTI_IMR_MR12_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR12_Msk /;"	d
EXTI_IMR_MR12_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR12_Pos /;"	d
EXTI_IMR_MR12	target/stm32f103xb.h	/^#define EXTI_IMR_MR12 /;"	d
EXTI_IMR_MR13_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR13_Msk /;"	d
EXTI_IMR_MR13_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR13_Pos /;"	d
EXTI_IMR_MR13	target/stm32f103xb.h	/^#define EXTI_IMR_MR13 /;"	d
EXTI_IMR_MR14_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR14_Msk /;"	d
EXTI_IMR_MR14_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR14_Pos /;"	d
EXTI_IMR_MR14	target/stm32f103xb.h	/^#define EXTI_IMR_MR14 /;"	d
EXTI_IMR_MR15_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR15_Msk /;"	d
EXTI_IMR_MR15_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR15_Pos /;"	d
EXTI_IMR_MR15	target/stm32f103xb.h	/^#define EXTI_IMR_MR15 /;"	d
EXTI_IMR_MR16_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR16_Msk /;"	d
EXTI_IMR_MR16_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR16_Pos /;"	d
EXTI_IMR_MR16	target/stm32f103xb.h	/^#define EXTI_IMR_MR16 /;"	d
EXTI_IMR_MR17_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR17_Msk /;"	d
EXTI_IMR_MR17_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR17_Pos /;"	d
EXTI_IMR_MR17	target/stm32f103xb.h	/^#define EXTI_IMR_MR17 /;"	d
EXTI_IMR_MR18_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR18_Msk /;"	d
EXTI_IMR_MR18_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR18_Pos /;"	d
EXTI_IMR_MR18	target/stm32f103xb.h	/^#define EXTI_IMR_MR18 /;"	d
EXTI_IMR_MR1_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR1_Msk /;"	d
EXTI_IMR_MR1_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR1_Pos /;"	d
EXTI_IMR_MR1	target/stm32f103xb.h	/^#define EXTI_IMR_MR1 /;"	d
EXTI_IMR_MR2_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR2_Msk /;"	d
EXTI_IMR_MR2_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR2_Pos /;"	d
EXTI_IMR_MR2	target/stm32f103xb.h	/^#define EXTI_IMR_MR2 /;"	d
EXTI_IMR_MR3_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR3_Msk /;"	d
EXTI_IMR_MR3_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR3_Pos /;"	d
EXTI_IMR_MR3	target/stm32f103xb.h	/^#define EXTI_IMR_MR3 /;"	d
EXTI_IMR_MR4_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR4_Msk /;"	d
EXTI_IMR_MR4_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR4_Pos /;"	d
EXTI_IMR_MR4	target/stm32f103xb.h	/^#define EXTI_IMR_MR4 /;"	d
EXTI_IMR_MR5_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR5_Msk /;"	d
EXTI_IMR_MR5_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR5_Pos /;"	d
EXTI_IMR_MR5	target/stm32f103xb.h	/^#define EXTI_IMR_MR5 /;"	d
EXTI_IMR_MR6_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR6_Msk /;"	d
EXTI_IMR_MR6_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR6_Pos /;"	d
EXTI_IMR_MR6	target/stm32f103xb.h	/^#define EXTI_IMR_MR6 /;"	d
EXTI_IMR_MR7_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR7_Msk /;"	d
EXTI_IMR_MR7_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR7_Pos /;"	d
EXTI_IMR_MR7	target/stm32f103xb.h	/^#define EXTI_IMR_MR7 /;"	d
EXTI_IMR_MR8_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR8_Msk /;"	d
EXTI_IMR_MR8_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR8_Pos /;"	d
EXTI_IMR_MR8	target/stm32f103xb.h	/^#define EXTI_IMR_MR8 /;"	d
EXTI_IMR_MR9_Msk	target/stm32f103xb.h	/^#define EXTI_IMR_MR9_Msk /;"	d
EXTI_IMR_MR9_Pos	target/stm32f103xb.h	/^#define EXTI_IMR_MR9_Pos /;"	d
EXTI_IMR_MR9	target/stm32f103xb.h	/^#define EXTI_IMR_MR9 /;"	d
EXTI_PR_PIF0	target/stm32f103xb.h	/^#define  EXTI_PR_PIF0 /;"	d
EXTI_PR_PIF10	target/stm32f103xb.h	/^#define  EXTI_PR_PIF10 /;"	d
EXTI_PR_PIF11	target/stm32f103xb.h	/^#define  EXTI_PR_PIF11 /;"	d
EXTI_PR_PIF12	target/stm32f103xb.h	/^#define  EXTI_PR_PIF12 /;"	d
EXTI_PR_PIF13	target/stm32f103xb.h	/^#define  EXTI_PR_PIF13 /;"	d
EXTI_PR_PIF14	target/stm32f103xb.h	/^#define  EXTI_PR_PIF14 /;"	d
EXTI_PR_PIF15	target/stm32f103xb.h	/^#define  EXTI_PR_PIF15 /;"	d
EXTI_PR_PIF16	target/stm32f103xb.h	/^#define  EXTI_PR_PIF16 /;"	d
EXTI_PR_PIF17	target/stm32f103xb.h	/^#define  EXTI_PR_PIF17 /;"	d
EXTI_PR_PIF18	target/stm32f103xb.h	/^#define  EXTI_PR_PIF18 /;"	d
EXTI_PR_PIF1	target/stm32f103xb.h	/^#define  EXTI_PR_PIF1 /;"	d
EXTI_PR_PIF2	target/stm32f103xb.h	/^#define  EXTI_PR_PIF2 /;"	d
EXTI_PR_PIF3	target/stm32f103xb.h	/^#define  EXTI_PR_PIF3 /;"	d
EXTI_PR_PIF4	target/stm32f103xb.h	/^#define  EXTI_PR_PIF4 /;"	d
EXTI_PR_PIF5	target/stm32f103xb.h	/^#define  EXTI_PR_PIF5 /;"	d
EXTI_PR_PIF6	target/stm32f103xb.h	/^#define  EXTI_PR_PIF6 /;"	d
EXTI_PR_PIF7	target/stm32f103xb.h	/^#define  EXTI_PR_PIF7 /;"	d
EXTI_PR_PIF8	target/stm32f103xb.h	/^#define  EXTI_PR_PIF8 /;"	d
EXTI_PR_PIF9	target/stm32f103xb.h	/^#define  EXTI_PR_PIF9 /;"	d
EXTI_PR_PR0_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR0_Msk /;"	d
EXTI_PR_PR0_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR0_Pos /;"	d
EXTI_PR_PR0	target/stm32f103xb.h	/^#define EXTI_PR_PR0 /;"	d
EXTI_PR_PR10_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR10_Msk /;"	d
EXTI_PR_PR10_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR10_Pos /;"	d
EXTI_PR_PR10	target/stm32f103xb.h	/^#define EXTI_PR_PR10 /;"	d
EXTI_PR_PR11_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR11_Msk /;"	d
EXTI_PR_PR11_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR11_Pos /;"	d
EXTI_PR_PR11	target/stm32f103xb.h	/^#define EXTI_PR_PR11 /;"	d
EXTI_PR_PR12_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR12_Msk /;"	d
EXTI_PR_PR12_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR12_Pos /;"	d
EXTI_PR_PR12	target/stm32f103xb.h	/^#define EXTI_PR_PR12 /;"	d
EXTI_PR_PR13_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR13_Msk /;"	d
EXTI_PR_PR13_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR13_Pos /;"	d
EXTI_PR_PR13	target/stm32f103xb.h	/^#define EXTI_PR_PR13 /;"	d
EXTI_PR_PR14_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR14_Msk /;"	d
EXTI_PR_PR14_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR14_Pos /;"	d
EXTI_PR_PR14	target/stm32f103xb.h	/^#define EXTI_PR_PR14 /;"	d
EXTI_PR_PR15_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR15_Msk /;"	d
EXTI_PR_PR15_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR15_Pos /;"	d
EXTI_PR_PR15	target/stm32f103xb.h	/^#define EXTI_PR_PR15 /;"	d
EXTI_PR_PR16_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR16_Msk /;"	d
EXTI_PR_PR16_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR16_Pos /;"	d
EXTI_PR_PR16	target/stm32f103xb.h	/^#define EXTI_PR_PR16 /;"	d
EXTI_PR_PR17_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR17_Msk /;"	d
EXTI_PR_PR17_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR17_Pos /;"	d
EXTI_PR_PR17	target/stm32f103xb.h	/^#define EXTI_PR_PR17 /;"	d
EXTI_PR_PR18_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR18_Msk /;"	d
EXTI_PR_PR18_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR18_Pos /;"	d
EXTI_PR_PR18	target/stm32f103xb.h	/^#define EXTI_PR_PR18 /;"	d
EXTI_PR_PR1_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR1_Msk /;"	d
EXTI_PR_PR1_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR1_Pos /;"	d
EXTI_PR_PR1	target/stm32f103xb.h	/^#define EXTI_PR_PR1 /;"	d
EXTI_PR_PR2_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR2_Msk /;"	d
EXTI_PR_PR2_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR2_Pos /;"	d
EXTI_PR_PR2	target/stm32f103xb.h	/^#define EXTI_PR_PR2 /;"	d
EXTI_PR_PR3_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR3_Msk /;"	d
EXTI_PR_PR3_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR3_Pos /;"	d
EXTI_PR_PR3	target/stm32f103xb.h	/^#define EXTI_PR_PR3 /;"	d
EXTI_PR_PR4_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR4_Msk /;"	d
EXTI_PR_PR4_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR4_Pos /;"	d
EXTI_PR_PR4	target/stm32f103xb.h	/^#define EXTI_PR_PR4 /;"	d
EXTI_PR_PR5_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR5_Msk /;"	d
EXTI_PR_PR5_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR5_Pos /;"	d
EXTI_PR_PR5	target/stm32f103xb.h	/^#define EXTI_PR_PR5 /;"	d
EXTI_PR_PR6_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR6_Msk /;"	d
EXTI_PR_PR6_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR6_Pos /;"	d
EXTI_PR_PR6	target/stm32f103xb.h	/^#define EXTI_PR_PR6 /;"	d
EXTI_PR_PR7_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR7_Msk /;"	d
EXTI_PR_PR7_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR7_Pos /;"	d
EXTI_PR_PR7	target/stm32f103xb.h	/^#define EXTI_PR_PR7 /;"	d
EXTI_PR_PR8_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR8_Msk /;"	d
EXTI_PR_PR8_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR8_Pos /;"	d
EXTI_PR_PR8	target/stm32f103xb.h	/^#define EXTI_PR_PR8 /;"	d
EXTI_PR_PR9_Msk	target/stm32f103xb.h	/^#define EXTI_PR_PR9_Msk /;"	d
EXTI_PR_PR9_Pos	target/stm32f103xb.h	/^#define EXTI_PR_PR9_Pos /;"	d
EXTI_PR_PR9	target/stm32f103xb.h	/^#define EXTI_PR_PR9 /;"	d
EXTI_RTSR_RT0	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT0 /;"	d
EXTI_RTSR_RT10	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT10 /;"	d
EXTI_RTSR_RT11	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT11 /;"	d
EXTI_RTSR_RT12	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT12 /;"	d
EXTI_RTSR_RT13	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT13 /;"	d
EXTI_RTSR_RT14	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT14 /;"	d
EXTI_RTSR_RT15	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT15 /;"	d
EXTI_RTSR_RT16	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT16 /;"	d
EXTI_RTSR_RT17	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT17 /;"	d
EXTI_RTSR_RT18	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT18 /;"	d
EXTI_RTSR_RT1	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT1 /;"	d
EXTI_RTSR_RT2	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT2 /;"	d
EXTI_RTSR_RT3	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT3 /;"	d
EXTI_RTSR_RT4	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT4 /;"	d
EXTI_RTSR_RT5	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT5 /;"	d
EXTI_RTSR_RT6	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT6 /;"	d
EXTI_RTSR_RT7	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT7 /;"	d
EXTI_RTSR_RT8	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT8 /;"	d
EXTI_RTSR_RT9	target/stm32f103xb.h	/^#define  EXTI_RTSR_RT9 /;"	d
EXTI_RTSR_TR0_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR0_Msk /;"	d
EXTI_RTSR_TR0_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR0_Pos /;"	d
EXTI_RTSR_TR0	target/stm32f103xb.h	/^#define EXTI_RTSR_TR0 /;"	d
EXTI_RTSR_TR10_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR10_Msk /;"	d
EXTI_RTSR_TR10_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR10_Pos /;"	d
EXTI_RTSR_TR10	target/stm32f103xb.h	/^#define EXTI_RTSR_TR10 /;"	d
EXTI_RTSR_TR11_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR11_Msk /;"	d
EXTI_RTSR_TR11_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR11_Pos /;"	d
EXTI_RTSR_TR11	target/stm32f103xb.h	/^#define EXTI_RTSR_TR11 /;"	d
EXTI_RTSR_TR12_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR12_Msk /;"	d
EXTI_RTSR_TR12_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR12_Pos /;"	d
EXTI_RTSR_TR12	target/stm32f103xb.h	/^#define EXTI_RTSR_TR12 /;"	d
EXTI_RTSR_TR13_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR13_Msk /;"	d
EXTI_RTSR_TR13_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR13_Pos /;"	d
EXTI_RTSR_TR13	target/stm32f103xb.h	/^#define EXTI_RTSR_TR13 /;"	d
EXTI_RTSR_TR14_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR14_Msk /;"	d
EXTI_RTSR_TR14_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR14_Pos /;"	d
EXTI_RTSR_TR14	target/stm32f103xb.h	/^#define EXTI_RTSR_TR14 /;"	d
EXTI_RTSR_TR15_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR15_Msk /;"	d
EXTI_RTSR_TR15_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR15_Pos /;"	d
EXTI_RTSR_TR15	target/stm32f103xb.h	/^#define EXTI_RTSR_TR15 /;"	d
EXTI_RTSR_TR16_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR16_Msk /;"	d
EXTI_RTSR_TR16_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR16_Pos /;"	d
EXTI_RTSR_TR16	target/stm32f103xb.h	/^#define EXTI_RTSR_TR16 /;"	d
EXTI_RTSR_TR17_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR17_Msk /;"	d
EXTI_RTSR_TR17_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR17_Pos /;"	d
EXTI_RTSR_TR17	target/stm32f103xb.h	/^#define EXTI_RTSR_TR17 /;"	d
EXTI_RTSR_TR18_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR18_Msk /;"	d
EXTI_RTSR_TR18_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR18_Pos /;"	d
EXTI_RTSR_TR18	target/stm32f103xb.h	/^#define EXTI_RTSR_TR18 /;"	d
EXTI_RTSR_TR1_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR1_Msk /;"	d
EXTI_RTSR_TR1_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR1_Pos /;"	d
EXTI_RTSR_TR1	target/stm32f103xb.h	/^#define EXTI_RTSR_TR1 /;"	d
EXTI_RTSR_TR2_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR2_Msk /;"	d
EXTI_RTSR_TR2_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR2_Pos /;"	d
EXTI_RTSR_TR2	target/stm32f103xb.h	/^#define EXTI_RTSR_TR2 /;"	d
EXTI_RTSR_TR3_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR3_Msk /;"	d
EXTI_RTSR_TR3_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR3_Pos /;"	d
EXTI_RTSR_TR3	target/stm32f103xb.h	/^#define EXTI_RTSR_TR3 /;"	d
EXTI_RTSR_TR4_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR4_Msk /;"	d
EXTI_RTSR_TR4_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR4_Pos /;"	d
EXTI_RTSR_TR4	target/stm32f103xb.h	/^#define EXTI_RTSR_TR4 /;"	d
EXTI_RTSR_TR5_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR5_Msk /;"	d
EXTI_RTSR_TR5_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR5_Pos /;"	d
EXTI_RTSR_TR5	target/stm32f103xb.h	/^#define EXTI_RTSR_TR5 /;"	d
EXTI_RTSR_TR6_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR6_Msk /;"	d
EXTI_RTSR_TR6_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR6_Pos /;"	d
EXTI_RTSR_TR6	target/stm32f103xb.h	/^#define EXTI_RTSR_TR6 /;"	d
EXTI_RTSR_TR7_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR7_Msk /;"	d
EXTI_RTSR_TR7_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR7_Pos /;"	d
EXTI_RTSR_TR7	target/stm32f103xb.h	/^#define EXTI_RTSR_TR7 /;"	d
EXTI_RTSR_TR8_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR8_Msk /;"	d
EXTI_RTSR_TR8_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR8_Pos /;"	d
EXTI_RTSR_TR8	target/stm32f103xb.h	/^#define EXTI_RTSR_TR8 /;"	d
EXTI_RTSR_TR9_Msk	target/stm32f103xb.h	/^#define EXTI_RTSR_TR9_Msk /;"	d
EXTI_RTSR_TR9_Pos	target/stm32f103xb.h	/^#define EXTI_RTSR_TR9_Pos /;"	d
EXTI_RTSR_TR9	target/stm32f103xb.h	/^#define EXTI_RTSR_TR9 /;"	d
EXTI_SWIER_SWI0	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI0 /;"	d
EXTI_SWIER_SWI10	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI10 /;"	d
EXTI_SWIER_SWI11	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI11 /;"	d
EXTI_SWIER_SWI12	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI12 /;"	d
EXTI_SWIER_SWI13	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI13 /;"	d
EXTI_SWIER_SWI14	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI14 /;"	d
EXTI_SWIER_SWI15	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI15 /;"	d
EXTI_SWIER_SWI16	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI16 /;"	d
EXTI_SWIER_SWI17	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI17 /;"	d
EXTI_SWIER_SWI18	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI18 /;"	d
EXTI_SWIER_SWI1	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI1 /;"	d
EXTI_SWIER_SWI2	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI2 /;"	d
EXTI_SWIER_SWI3	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI3 /;"	d
EXTI_SWIER_SWI4	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI4 /;"	d
EXTI_SWIER_SWI5	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI5 /;"	d
EXTI_SWIER_SWI6	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI6 /;"	d
EXTI_SWIER_SWI7	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI7 /;"	d
EXTI_SWIER_SWI8	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI8 /;"	d
EXTI_SWIER_SWI9	target/stm32f103xb.h	/^#define  EXTI_SWIER_SWI9 /;"	d
EXTI_SWIER_SWIER0_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER0_Msk /;"	d
EXTI_SWIER_SWIER0_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER0_Pos /;"	d
EXTI_SWIER_SWIER0	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER0 /;"	d
EXTI_SWIER_SWIER10_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER10_Msk /;"	d
EXTI_SWIER_SWIER10_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER10_Pos /;"	d
EXTI_SWIER_SWIER10	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER10 /;"	d
EXTI_SWIER_SWIER11_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER11_Msk /;"	d
EXTI_SWIER_SWIER11_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER11_Pos /;"	d
EXTI_SWIER_SWIER11	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER11 /;"	d
EXTI_SWIER_SWIER12_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER12_Msk /;"	d
EXTI_SWIER_SWIER12_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER12_Pos /;"	d
EXTI_SWIER_SWIER12	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER12 /;"	d
EXTI_SWIER_SWIER13_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER13_Msk /;"	d
EXTI_SWIER_SWIER13_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER13_Pos /;"	d
EXTI_SWIER_SWIER13	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER13 /;"	d
EXTI_SWIER_SWIER14_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER14_Msk /;"	d
EXTI_SWIER_SWIER14_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER14_Pos /;"	d
EXTI_SWIER_SWIER14	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER14 /;"	d
EXTI_SWIER_SWIER15_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER15_Msk /;"	d
EXTI_SWIER_SWIER15_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER15_Pos /;"	d
EXTI_SWIER_SWIER15	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER15 /;"	d
EXTI_SWIER_SWIER16_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER16_Msk /;"	d
EXTI_SWIER_SWIER16_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER16_Pos /;"	d
EXTI_SWIER_SWIER16	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER16 /;"	d
EXTI_SWIER_SWIER17_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER17_Msk /;"	d
EXTI_SWIER_SWIER17_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER17_Pos /;"	d
EXTI_SWIER_SWIER17	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER17 /;"	d
EXTI_SWIER_SWIER18_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER18_Msk /;"	d
EXTI_SWIER_SWIER18_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER18_Pos /;"	d
EXTI_SWIER_SWIER18	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER18 /;"	d
EXTI_SWIER_SWIER1_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER1_Msk /;"	d
EXTI_SWIER_SWIER1_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER1_Pos /;"	d
EXTI_SWIER_SWIER1	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER1 /;"	d
EXTI_SWIER_SWIER2_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER2_Msk /;"	d
EXTI_SWIER_SWIER2_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER2_Pos /;"	d
EXTI_SWIER_SWIER2	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER2 /;"	d
EXTI_SWIER_SWIER3_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER3_Msk /;"	d
EXTI_SWIER_SWIER3_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER3_Pos /;"	d
EXTI_SWIER_SWIER3	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER3 /;"	d
EXTI_SWIER_SWIER4_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER4_Msk /;"	d
EXTI_SWIER_SWIER4_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER4_Pos /;"	d
EXTI_SWIER_SWIER4	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER4 /;"	d
EXTI_SWIER_SWIER5_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER5_Msk /;"	d
EXTI_SWIER_SWIER5_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER5_Pos /;"	d
EXTI_SWIER_SWIER5	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER5 /;"	d
EXTI_SWIER_SWIER6_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER6_Msk /;"	d
EXTI_SWIER_SWIER6_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER6_Pos /;"	d
EXTI_SWIER_SWIER6	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER6 /;"	d
EXTI_SWIER_SWIER7_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER7_Msk /;"	d
EXTI_SWIER_SWIER7_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER7_Pos /;"	d
EXTI_SWIER_SWIER7	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER7 /;"	d
EXTI_SWIER_SWIER8_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER8_Msk /;"	d
EXTI_SWIER_SWIER8_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER8_Pos /;"	d
EXTI_SWIER_SWIER8	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER8 /;"	d
EXTI_SWIER_SWIER9_Msk	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER9_Msk /;"	d
EXTI_SWIER_SWIER9_Pos	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER9_Pos /;"	d
EXTI_SWIER_SWIER9	target/stm32f103xb.h	/^#define EXTI_SWIER_SWIER9 /;"	d
EXTI_TypeDef	target/stm32f103xb.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0d08
EXTI	target/stm32f103xb.h	/^#define EXTI /;"	d
ErrorStatus	target/stm32f1xx.h	/^} ErrorStatus;$/;"	t	typeref:enum:__anonbccbea710303
FA1R	target/stm32f103xb.h	/^  __IO uint32_t FA1R;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
FFA1R	target/stm32f103xb.h	/^  __IO uint32_t FFA1R;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
FIFOCNT	target/stm32f103xb.h	/^  __I uint32_t FIFOCNT;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
FIFO	target/stm32f103xb.h	/^  __IO uint32_t FIFO;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
FLASHSIZE_BASE	target/stm32f103xb.h	/^#define FLASHSIZE_BASE /;"	d
FLASH_ACR_HLFCYA_Msk	target/stm32f103xb.h	/^#define FLASH_ACR_HLFCYA_Msk /;"	d
FLASH_ACR_HLFCYA_Pos	target/stm32f103xb.h	/^#define FLASH_ACR_HLFCYA_Pos /;"	d
FLASH_ACR_HLFCYA	target/stm32f103xb.h	/^#define FLASH_ACR_HLFCYA /;"	d
FLASH_ACR_LATENCY_0	target/stm32f103xb.h	/^#define FLASH_ACR_LATENCY_0 /;"	d
FLASH_ACR_LATENCY_1	target/stm32f103xb.h	/^#define FLASH_ACR_LATENCY_1 /;"	d
FLASH_ACR_LATENCY_2	target/stm32f103xb.h	/^#define FLASH_ACR_LATENCY_2 /;"	d
FLASH_ACR_LATENCY_Msk	target/stm32f103xb.h	/^#define FLASH_ACR_LATENCY_Msk /;"	d
FLASH_ACR_LATENCY_Pos	target/stm32f103xb.h	/^#define FLASH_ACR_LATENCY_Pos /;"	d
FLASH_ACR_LATENCY	target/stm32f103xb.h	/^#define FLASH_ACR_LATENCY /;"	d
FLASH_ACR_PRFTBE_Msk	target/stm32f103xb.h	/^#define FLASH_ACR_PRFTBE_Msk /;"	d
FLASH_ACR_PRFTBE_Pos	target/stm32f103xb.h	/^#define FLASH_ACR_PRFTBE_Pos /;"	d
FLASH_ACR_PRFTBE	target/stm32f103xb.h	/^#define FLASH_ACR_PRFTBE /;"	d
FLASH_ACR_PRFTBS_Msk	target/stm32f103xb.h	/^#define FLASH_ACR_PRFTBS_Msk /;"	d
FLASH_ACR_PRFTBS_Pos	target/stm32f103xb.h	/^#define FLASH_ACR_PRFTBS_Pos /;"	d
FLASH_ACR_PRFTBS	target/stm32f103xb.h	/^#define FLASH_ACR_PRFTBS /;"	d
FLASH_AR_FAR_Msk	target/stm32f103xb.h	/^#define FLASH_AR_FAR_Msk /;"	d
FLASH_AR_FAR_Pos	target/stm32f103xb.h	/^#define FLASH_AR_FAR_Pos /;"	d
FLASH_AR_FAR	target/stm32f103xb.h	/^#define FLASH_AR_FAR /;"	d
FLASH_BANK1_END	target/stm32f103xb.h	/^#define FLASH_BANK1_END /;"	d
FLASH_BASE	target/stm32f103xb.h	/^#define FLASH_BASE /;"	d
FLASH_CR_EOPIE_Msk	target/stm32f103xb.h	/^#define FLASH_CR_EOPIE_Msk /;"	d
FLASH_CR_EOPIE_Pos	target/stm32f103xb.h	/^#define FLASH_CR_EOPIE_Pos /;"	d
FLASH_CR_EOPIE	target/stm32f103xb.h	/^#define FLASH_CR_EOPIE /;"	d
FLASH_CR_ERRIE_Msk	target/stm32f103xb.h	/^#define FLASH_CR_ERRIE_Msk /;"	d
FLASH_CR_ERRIE_Pos	target/stm32f103xb.h	/^#define FLASH_CR_ERRIE_Pos /;"	d
FLASH_CR_ERRIE	target/stm32f103xb.h	/^#define FLASH_CR_ERRIE /;"	d
FLASH_CR_LOCK_Msk	target/stm32f103xb.h	/^#define FLASH_CR_LOCK_Msk /;"	d
FLASH_CR_LOCK_Pos	target/stm32f103xb.h	/^#define FLASH_CR_LOCK_Pos /;"	d
FLASH_CR_LOCK	target/stm32f103xb.h	/^#define FLASH_CR_LOCK /;"	d
FLASH_CR_MER_Msk	target/stm32f103xb.h	/^#define FLASH_CR_MER_Msk /;"	d
FLASH_CR_MER_Pos	target/stm32f103xb.h	/^#define FLASH_CR_MER_Pos /;"	d
FLASH_CR_MER	target/stm32f103xb.h	/^#define FLASH_CR_MER /;"	d
FLASH_CR_OPTER_Msk	target/stm32f103xb.h	/^#define FLASH_CR_OPTER_Msk /;"	d
FLASH_CR_OPTER_Pos	target/stm32f103xb.h	/^#define FLASH_CR_OPTER_Pos /;"	d
FLASH_CR_OPTER	target/stm32f103xb.h	/^#define FLASH_CR_OPTER /;"	d
FLASH_CR_OPTPG_Msk	target/stm32f103xb.h	/^#define FLASH_CR_OPTPG_Msk /;"	d
FLASH_CR_OPTPG_Pos	target/stm32f103xb.h	/^#define FLASH_CR_OPTPG_Pos /;"	d
FLASH_CR_OPTPG	target/stm32f103xb.h	/^#define FLASH_CR_OPTPG /;"	d
FLASH_CR_OPTWRE_Msk	target/stm32f103xb.h	/^#define FLASH_CR_OPTWRE_Msk /;"	d
FLASH_CR_OPTWRE_Pos	target/stm32f103xb.h	/^#define FLASH_CR_OPTWRE_Pos /;"	d
FLASH_CR_OPTWRE	target/stm32f103xb.h	/^#define FLASH_CR_OPTWRE /;"	d
FLASH_CR_PER_Msk	target/stm32f103xb.h	/^#define FLASH_CR_PER_Msk /;"	d
FLASH_CR_PER_Pos	target/stm32f103xb.h	/^#define FLASH_CR_PER_Pos /;"	d
FLASH_CR_PER	target/stm32f103xb.h	/^#define FLASH_CR_PER /;"	d
FLASH_CR_PG_Msk	target/stm32f103xb.h	/^#define FLASH_CR_PG_Msk /;"	d
FLASH_CR_PG_Pos	target/stm32f103xb.h	/^#define FLASH_CR_PG_Pos /;"	d
FLASH_CR_PG	target/stm32f103xb.h	/^#define FLASH_CR_PG /;"	d
FLASH_CR_STRT_Msk	target/stm32f103xb.h	/^#define FLASH_CR_STRT_Msk /;"	d
FLASH_CR_STRT_Pos	target/stm32f103xb.h	/^#define FLASH_CR_STRT_Pos /;"	d
FLASH_CR_STRT	target/stm32f103xb.h	/^#define FLASH_CR_STRT /;"	d
FLASH_DATA0_DATA0_Msk	target/stm32f103xb.h	/^#define FLASH_DATA0_DATA0_Msk /;"	d
FLASH_DATA0_DATA0_Pos	target/stm32f103xb.h	/^#define FLASH_DATA0_DATA0_Pos /;"	d
FLASH_DATA0_DATA0	target/stm32f103xb.h	/^#define FLASH_DATA0_DATA0 /;"	d
FLASH_DATA0_nDATA0_Msk	target/stm32f103xb.h	/^#define FLASH_DATA0_nDATA0_Msk /;"	d
FLASH_DATA0_nDATA0_Pos	target/stm32f103xb.h	/^#define FLASH_DATA0_nDATA0_Pos /;"	d
FLASH_DATA0_nDATA0	target/stm32f103xb.h	/^#define FLASH_DATA0_nDATA0 /;"	d
FLASH_DATA1_DATA1_Msk	target/stm32f103xb.h	/^#define FLASH_DATA1_DATA1_Msk /;"	d
FLASH_DATA1_DATA1_Pos	target/stm32f103xb.h	/^#define FLASH_DATA1_DATA1_Pos /;"	d
FLASH_DATA1_DATA1	target/stm32f103xb.h	/^#define FLASH_DATA1_DATA1 /;"	d
FLASH_DATA1_nDATA1_Msk	target/stm32f103xb.h	/^#define FLASH_DATA1_nDATA1_Msk /;"	d
FLASH_DATA1_nDATA1_Pos	target/stm32f103xb.h	/^#define FLASH_DATA1_nDATA1_Pos /;"	d
FLASH_DATA1_nDATA1	target/stm32f103xb.h	/^#define FLASH_DATA1_nDATA1 /;"	d
FLASH_IRQn	target/stm32f103xb.h	/^  FLASH_IRQn                  = 4,      \/*!< FLASH global Interrupt                            /;"	e	enum:__anon72c4c37e0103
FLASH_KEY1_Msk	target/stm32f103xb.h	/^#define FLASH_KEY1_Msk /;"	d
FLASH_KEY1_Pos	target/stm32f103xb.h	/^#define FLASH_KEY1_Pos /;"	d
FLASH_KEY1	target/stm32f103xb.h	/^#define FLASH_KEY1 /;"	d
FLASH_KEY2_Msk	target/stm32f103xb.h	/^#define FLASH_KEY2_Msk /;"	d
FLASH_KEY2_Pos	target/stm32f103xb.h	/^#define FLASH_KEY2_Pos /;"	d
FLASH_KEY2	target/stm32f103xb.h	/^#define FLASH_KEY2 /;"	d
FLASH_KEYR_FKEYR_Msk	target/stm32f103xb.h	/^#define FLASH_KEYR_FKEYR_Msk /;"	d
FLASH_KEYR_FKEYR_Pos	target/stm32f103xb.h	/^#define FLASH_KEYR_FKEYR_Pos /;"	d
FLASH_KEYR_FKEYR	target/stm32f103xb.h	/^#define FLASH_KEYR_FKEYR /;"	d
FLASH_OBR_DATA0_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_DATA0_Msk /;"	d
FLASH_OBR_DATA0_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_DATA0_Pos /;"	d
FLASH_OBR_DATA0	target/stm32f103xb.h	/^#define FLASH_OBR_DATA0 /;"	d
FLASH_OBR_DATA1_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_DATA1_Msk /;"	d
FLASH_OBR_DATA1_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_DATA1_Pos /;"	d
FLASH_OBR_DATA1	target/stm32f103xb.h	/^#define FLASH_OBR_DATA1 /;"	d
FLASH_OBR_IWDG_SW_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_IWDG_SW_Msk /;"	d
FLASH_OBR_IWDG_SW_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_IWDG_SW_Pos /;"	d
FLASH_OBR_IWDG_SW	target/stm32f103xb.h	/^#define FLASH_OBR_IWDG_SW /;"	d
FLASH_OBR_OPTERR_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_OPTERR_Msk /;"	d
FLASH_OBR_OPTERR_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_OPTERR_Pos /;"	d
FLASH_OBR_OPTERR	target/stm32f103xb.h	/^#define FLASH_OBR_OPTERR /;"	d
FLASH_OBR_RDPRT_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_RDPRT_Msk /;"	d
FLASH_OBR_RDPRT_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_RDPRT_Pos /;"	d
FLASH_OBR_RDPRT	target/stm32f103xb.h	/^#define FLASH_OBR_RDPRT /;"	d
FLASH_OBR_USER_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_USER_Msk /;"	d
FLASH_OBR_USER_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_USER_Pos /;"	d
FLASH_OBR_USER	target/stm32f103xb.h	/^#define FLASH_OBR_USER /;"	d
FLASH_OBR_nRST_STDBY_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_nRST_STDBY_Msk /;"	d
FLASH_OBR_nRST_STDBY_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_nRST_STDBY_Pos /;"	d
FLASH_OBR_nRST_STDBY	target/stm32f103xb.h	/^#define FLASH_OBR_nRST_STDBY /;"	d
FLASH_OBR_nRST_STOP_Msk	target/stm32f103xb.h	/^#define FLASH_OBR_nRST_STOP_Msk /;"	d
FLASH_OBR_nRST_STOP_Pos	target/stm32f103xb.h	/^#define FLASH_OBR_nRST_STOP_Pos /;"	d
FLASH_OBR_nRST_STOP	target/stm32f103xb.h	/^#define FLASH_OBR_nRST_STOP /;"	d
FLASH_OPTKEY1	target/stm32f103xb.h	/^#define  FLASH_OPTKEY1 /;"	d
FLASH_OPTKEY2	target/stm32f103xb.h	/^#define  FLASH_OPTKEY2 /;"	d
FLASH_OPTKEYR_OPTKEYR_Msk	target/stm32f103xb.h	/^#define FLASH_OPTKEYR_OPTKEYR_Msk /;"	d
FLASH_OPTKEYR_OPTKEYR_Pos	target/stm32f103xb.h	/^#define FLASH_OPTKEYR_OPTKEYR_Pos /;"	d
FLASH_OPTKEYR_OPTKEYR	target/stm32f103xb.h	/^#define FLASH_OPTKEYR_OPTKEYR /;"	d
FLASH_RDP_RDP_Msk	target/stm32f103xb.h	/^#define FLASH_RDP_RDP_Msk /;"	d
FLASH_RDP_RDP_Pos	target/stm32f103xb.h	/^#define FLASH_RDP_RDP_Pos /;"	d
FLASH_RDP_RDP	target/stm32f103xb.h	/^#define FLASH_RDP_RDP /;"	d
FLASH_RDP_nRDP_Msk	target/stm32f103xb.h	/^#define FLASH_RDP_nRDP_Msk /;"	d
FLASH_RDP_nRDP_Pos	target/stm32f103xb.h	/^#define FLASH_RDP_nRDP_Pos /;"	d
FLASH_RDP_nRDP	target/stm32f103xb.h	/^#define FLASH_RDP_nRDP /;"	d
FLASH_R_BASE	target/stm32f103xb.h	/^#define FLASH_R_BASE /;"	d
FLASH_SR_BSY_Msk	target/stm32f103xb.h	/^#define FLASH_SR_BSY_Msk /;"	d
FLASH_SR_BSY_Pos	target/stm32f103xb.h	/^#define FLASH_SR_BSY_Pos /;"	d
FLASH_SR_BSY	target/stm32f103xb.h	/^#define FLASH_SR_BSY /;"	d
FLASH_SR_EOP_Msk	target/stm32f103xb.h	/^#define FLASH_SR_EOP_Msk /;"	d
FLASH_SR_EOP_Pos	target/stm32f103xb.h	/^#define FLASH_SR_EOP_Pos /;"	d
FLASH_SR_EOP	target/stm32f103xb.h	/^#define FLASH_SR_EOP /;"	d
FLASH_SR_PGERR_Msk	target/stm32f103xb.h	/^#define FLASH_SR_PGERR_Msk /;"	d
FLASH_SR_PGERR_Pos	target/stm32f103xb.h	/^#define FLASH_SR_PGERR_Pos /;"	d
FLASH_SR_PGERR	target/stm32f103xb.h	/^#define FLASH_SR_PGERR /;"	d
FLASH_SR_WRPRTERR_Msk	target/stm32f103xb.h	/^#define FLASH_SR_WRPRTERR_Msk /;"	d
FLASH_SR_WRPRTERR_Pos	target/stm32f103xb.h	/^#define FLASH_SR_WRPRTERR_Pos /;"	d
FLASH_SR_WRPRTERR	target/stm32f103xb.h	/^#define FLASH_SR_WRPRTERR /;"	d
FLASH_TypeDef	target/stm32f103xb.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0e08
FLASH_USER_USER_Msk	target/stm32f103xb.h	/^#define FLASH_USER_USER_Msk /;"	d
FLASH_USER_USER_Pos	target/stm32f103xb.h	/^#define FLASH_USER_USER_Pos /;"	d
FLASH_USER_USER	target/stm32f103xb.h	/^#define FLASH_USER_USER /;"	d
FLASH_USER_nUSER_Msk	target/stm32f103xb.h	/^#define FLASH_USER_nUSER_Msk /;"	d
FLASH_USER_nUSER_Pos	target/stm32f103xb.h	/^#define FLASH_USER_nUSER_Pos /;"	d
FLASH_USER_nUSER	target/stm32f103xb.h	/^#define FLASH_USER_nUSER /;"	d
FLASH_WRP0_WRP0_Msk	target/stm32f103xb.h	/^#define FLASH_WRP0_WRP0_Msk /;"	d
FLASH_WRP0_WRP0_Pos	target/stm32f103xb.h	/^#define FLASH_WRP0_WRP0_Pos /;"	d
FLASH_WRP0_WRP0	target/stm32f103xb.h	/^#define FLASH_WRP0_WRP0 /;"	d
FLASH_WRP0_nWRP0_Msk	target/stm32f103xb.h	/^#define FLASH_WRP0_nWRP0_Msk /;"	d
FLASH_WRP0_nWRP0_Pos	target/stm32f103xb.h	/^#define FLASH_WRP0_nWRP0_Pos /;"	d
FLASH_WRP0_nWRP0	target/stm32f103xb.h	/^#define FLASH_WRP0_nWRP0 /;"	d
FLASH_WRP1_WRP1_Msk	target/stm32f103xb.h	/^#define FLASH_WRP1_WRP1_Msk /;"	d
FLASH_WRP1_WRP1_Pos	target/stm32f103xb.h	/^#define FLASH_WRP1_WRP1_Pos /;"	d
FLASH_WRP1_WRP1	target/stm32f103xb.h	/^#define FLASH_WRP1_WRP1 /;"	d
FLASH_WRP1_nWRP1_Msk	target/stm32f103xb.h	/^#define FLASH_WRP1_nWRP1_Msk /;"	d
FLASH_WRP1_nWRP1_Pos	target/stm32f103xb.h	/^#define FLASH_WRP1_nWRP1_Pos /;"	d
FLASH_WRP1_nWRP1	target/stm32f103xb.h	/^#define FLASH_WRP1_nWRP1 /;"	d
FLASH_WRP2_WRP2_Msk	target/stm32f103xb.h	/^#define FLASH_WRP2_WRP2_Msk /;"	d
FLASH_WRP2_WRP2_Pos	target/stm32f103xb.h	/^#define FLASH_WRP2_WRP2_Pos /;"	d
FLASH_WRP2_WRP2	target/stm32f103xb.h	/^#define FLASH_WRP2_WRP2 /;"	d
FLASH_WRP2_nWRP2_Msk	target/stm32f103xb.h	/^#define FLASH_WRP2_nWRP2_Msk /;"	d
FLASH_WRP2_nWRP2_Pos	target/stm32f103xb.h	/^#define FLASH_WRP2_nWRP2_Pos /;"	d
FLASH_WRP2_nWRP2	target/stm32f103xb.h	/^#define FLASH_WRP2_nWRP2 /;"	d
FLASH_WRP3_WRP3_Msk	target/stm32f103xb.h	/^#define FLASH_WRP3_WRP3_Msk /;"	d
FLASH_WRP3_WRP3_Pos	target/stm32f103xb.h	/^#define FLASH_WRP3_WRP3_Pos /;"	d
FLASH_WRP3_WRP3	target/stm32f103xb.h	/^#define FLASH_WRP3_WRP3 /;"	d
FLASH_WRP3_nWRP3_Msk	target/stm32f103xb.h	/^#define FLASH_WRP3_nWRP3_Msk /;"	d
FLASH_WRP3_nWRP3_Pos	target/stm32f103xb.h	/^#define FLASH_WRP3_nWRP3_Pos /;"	d
FLASH_WRP3_nWRP3	target/stm32f103xb.h	/^#define FLASH_WRP3_nWRP3 /;"	d
FLASH_WRPR_WRP_Msk	target/stm32f103xb.h	/^#define FLASH_WRPR_WRP_Msk /;"	d
FLASH_WRPR_WRP_Pos	target/stm32f103xb.h	/^#define FLASH_WRPR_WRP_Pos /;"	d
FLASH_WRPR_WRP	target/stm32f103xb.h	/^#define FLASH_WRPR_WRP /;"	d
FLASH	target/stm32f103xb.h	/^#define FLASH /;"	d
FM1R	target/stm32f103xb.h	/^  __IO uint32_t FM1R;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
FMR	target/stm32f103xb.h	/^  __IO uint32_t FMR;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
FNR	target/stm32f103xb.h	/^  __IO uint16_t FNR;                  \/*!< Frame number register,                     Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
FR1	target/stm32f103xb.h	/^  __IO uint32_t FR1;$/;"	m	struct:__anon72c4c37e0708	typeref:typename:__IO uint32_t
FR2	target/stm32f103xb.h	/^  __IO uint32_t FR2;$/;"	m	struct:__anon72c4c37e0708	typeref:typename:__IO uint32_t
FS1R	target/stm32f103xb.h	/^  __IO uint32_t FS1R;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
FTSR	target/stm32f103xb.h	/^  __IO uint32_t FTSR;$/;"	m	struct:__anon72c4c37e0d08	typeref:typename:__IO uint32_t
FlagStatus	target/stm32f1xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anonbccbea710103
FunctionalState	target/stm32f1xx.h	/^} FunctionalState;$/;"	t	typeref:enum:__anonbccbea710203
GPIOA_BASE	target/stm32f103xb.h	/^#define GPIOA_BASE /;"	d
GPIOA	target/stm32f103xb.h	/^#define GPIOA /;"	d
GPIOB_BASE	target/stm32f103xb.h	/^#define GPIOB_BASE /;"	d
GPIOB	target/stm32f103xb.h	/^#define GPIOB /;"	d
GPIOC_BASE	target/stm32f103xb.h	/^#define GPIOC_BASE /;"	d
GPIOC	target/stm32f103xb.h	/^#define GPIOC /;"	d
GPIOD_BASE	target/stm32f103xb.h	/^#define GPIOD_BASE /;"	d
GPIOD	target/stm32f103xb.h	/^#define GPIOD /;"	d
GPIOE_BASE	target/stm32f103xb.h	/^#define GPIOE_BASE /;"	d
GPIOE	target/stm32f103xb.h	/^#define GPIOE /;"	d
GPIO_BRR_BR0_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR0_Msk /;"	d
GPIO_BRR_BR0_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR0_Pos /;"	d
GPIO_BRR_BR0	target/stm32f103xb.h	/^#define GPIO_BRR_BR0 /;"	d
GPIO_BRR_BR10_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR10_Msk /;"	d
GPIO_BRR_BR10_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR10_Pos /;"	d
GPIO_BRR_BR10	target/stm32f103xb.h	/^#define GPIO_BRR_BR10 /;"	d
GPIO_BRR_BR11_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR11_Msk /;"	d
GPIO_BRR_BR11_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR11_Pos /;"	d
GPIO_BRR_BR11	target/stm32f103xb.h	/^#define GPIO_BRR_BR11 /;"	d
GPIO_BRR_BR12_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR12_Msk /;"	d
GPIO_BRR_BR12_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR12_Pos /;"	d
GPIO_BRR_BR12	target/stm32f103xb.h	/^#define GPIO_BRR_BR12 /;"	d
GPIO_BRR_BR13_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR13_Msk /;"	d
GPIO_BRR_BR13_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR13_Pos /;"	d
GPIO_BRR_BR13	target/stm32f103xb.h	/^#define GPIO_BRR_BR13 /;"	d
GPIO_BRR_BR14_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR14_Msk /;"	d
GPIO_BRR_BR14_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR14_Pos /;"	d
GPIO_BRR_BR14	target/stm32f103xb.h	/^#define GPIO_BRR_BR14 /;"	d
GPIO_BRR_BR15_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR15_Msk /;"	d
GPIO_BRR_BR15_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR15_Pos /;"	d
GPIO_BRR_BR15	target/stm32f103xb.h	/^#define GPIO_BRR_BR15 /;"	d
GPIO_BRR_BR1_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR1_Msk /;"	d
GPIO_BRR_BR1_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR1_Pos /;"	d
GPIO_BRR_BR1	target/stm32f103xb.h	/^#define GPIO_BRR_BR1 /;"	d
GPIO_BRR_BR2_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR2_Msk /;"	d
GPIO_BRR_BR2_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR2_Pos /;"	d
GPIO_BRR_BR2	target/stm32f103xb.h	/^#define GPIO_BRR_BR2 /;"	d
GPIO_BRR_BR3_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR3_Msk /;"	d
GPIO_BRR_BR3_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR3_Pos /;"	d
GPIO_BRR_BR3	target/stm32f103xb.h	/^#define GPIO_BRR_BR3 /;"	d
GPIO_BRR_BR4_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR4_Msk /;"	d
GPIO_BRR_BR4_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR4_Pos /;"	d
GPIO_BRR_BR4	target/stm32f103xb.h	/^#define GPIO_BRR_BR4 /;"	d
GPIO_BRR_BR5_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR5_Msk /;"	d
GPIO_BRR_BR5_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR5_Pos /;"	d
GPIO_BRR_BR5	target/stm32f103xb.h	/^#define GPIO_BRR_BR5 /;"	d
GPIO_BRR_BR6_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR6_Msk /;"	d
GPIO_BRR_BR6_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR6_Pos /;"	d
GPIO_BRR_BR6	target/stm32f103xb.h	/^#define GPIO_BRR_BR6 /;"	d
GPIO_BRR_BR7_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR7_Msk /;"	d
GPIO_BRR_BR7_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR7_Pos /;"	d
GPIO_BRR_BR7	target/stm32f103xb.h	/^#define GPIO_BRR_BR7 /;"	d
GPIO_BRR_BR8_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR8_Msk /;"	d
GPIO_BRR_BR8_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR8_Pos /;"	d
GPIO_BRR_BR8	target/stm32f103xb.h	/^#define GPIO_BRR_BR8 /;"	d
GPIO_BRR_BR9_Msk	target/stm32f103xb.h	/^#define GPIO_BRR_BR9_Msk /;"	d
GPIO_BRR_BR9_Pos	target/stm32f103xb.h	/^#define GPIO_BRR_BR9_Pos /;"	d
GPIO_BRR_BR9	target/stm32f103xb.h	/^#define GPIO_BRR_BR9 /;"	d
GPIO_BSRR_BR0_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR0_Msk /;"	d
GPIO_BSRR_BR0_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR0_Pos /;"	d
GPIO_BSRR_BR0	target/stm32f103xb.h	/^#define GPIO_BSRR_BR0 /;"	d
GPIO_BSRR_BR10_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR10_Msk /;"	d
GPIO_BSRR_BR10_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR10_Pos /;"	d
GPIO_BSRR_BR10	target/stm32f103xb.h	/^#define GPIO_BSRR_BR10 /;"	d
GPIO_BSRR_BR11_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR11_Msk /;"	d
GPIO_BSRR_BR11_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR11_Pos /;"	d
GPIO_BSRR_BR11	target/stm32f103xb.h	/^#define GPIO_BSRR_BR11 /;"	d
GPIO_BSRR_BR12_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR12_Msk /;"	d
GPIO_BSRR_BR12_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR12_Pos /;"	d
GPIO_BSRR_BR12	target/stm32f103xb.h	/^#define GPIO_BSRR_BR12 /;"	d
GPIO_BSRR_BR13_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR13_Msk /;"	d
GPIO_BSRR_BR13_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR13_Pos /;"	d
GPIO_BSRR_BR13	target/stm32f103xb.h	/^#define GPIO_BSRR_BR13 /;"	d
GPIO_BSRR_BR14_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR14_Msk /;"	d
GPIO_BSRR_BR14_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR14_Pos /;"	d
GPIO_BSRR_BR14	target/stm32f103xb.h	/^#define GPIO_BSRR_BR14 /;"	d
GPIO_BSRR_BR15_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR15_Msk /;"	d
GPIO_BSRR_BR15_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR15_Pos /;"	d
GPIO_BSRR_BR15	target/stm32f103xb.h	/^#define GPIO_BSRR_BR15 /;"	d
GPIO_BSRR_BR1_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR1_Msk /;"	d
GPIO_BSRR_BR1_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR1_Pos /;"	d
GPIO_BSRR_BR1	target/stm32f103xb.h	/^#define GPIO_BSRR_BR1 /;"	d
GPIO_BSRR_BR2_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR2_Msk /;"	d
GPIO_BSRR_BR2_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR2_Pos /;"	d
GPIO_BSRR_BR2	target/stm32f103xb.h	/^#define GPIO_BSRR_BR2 /;"	d
GPIO_BSRR_BR3_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR3_Msk /;"	d
GPIO_BSRR_BR3_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR3_Pos /;"	d
GPIO_BSRR_BR3	target/stm32f103xb.h	/^#define GPIO_BSRR_BR3 /;"	d
GPIO_BSRR_BR4_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR4_Msk /;"	d
GPIO_BSRR_BR4_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR4_Pos /;"	d
GPIO_BSRR_BR4	target/stm32f103xb.h	/^#define GPIO_BSRR_BR4 /;"	d
GPIO_BSRR_BR5_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR5_Msk /;"	d
GPIO_BSRR_BR5_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR5_Pos /;"	d
GPIO_BSRR_BR5	target/stm32f103xb.h	/^#define GPIO_BSRR_BR5 /;"	d
GPIO_BSRR_BR6_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR6_Msk /;"	d
GPIO_BSRR_BR6_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR6_Pos /;"	d
GPIO_BSRR_BR6	target/stm32f103xb.h	/^#define GPIO_BSRR_BR6 /;"	d
GPIO_BSRR_BR7_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR7_Msk /;"	d
GPIO_BSRR_BR7_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR7_Pos /;"	d
GPIO_BSRR_BR7	target/stm32f103xb.h	/^#define GPIO_BSRR_BR7 /;"	d
GPIO_BSRR_BR8_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR8_Msk /;"	d
GPIO_BSRR_BR8_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR8_Pos /;"	d
GPIO_BSRR_BR8	target/stm32f103xb.h	/^#define GPIO_BSRR_BR8 /;"	d
GPIO_BSRR_BR9_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BR9_Msk /;"	d
GPIO_BSRR_BR9_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BR9_Pos /;"	d
GPIO_BSRR_BR9	target/stm32f103xb.h	/^#define GPIO_BSRR_BR9 /;"	d
GPIO_BSRR_BS0_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS0_Msk /;"	d
GPIO_BSRR_BS0_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS0_Pos /;"	d
GPIO_BSRR_BS0	target/stm32f103xb.h	/^#define GPIO_BSRR_BS0 /;"	d
GPIO_BSRR_BS10_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS10_Msk /;"	d
GPIO_BSRR_BS10_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS10_Pos /;"	d
GPIO_BSRR_BS10	target/stm32f103xb.h	/^#define GPIO_BSRR_BS10 /;"	d
GPIO_BSRR_BS11_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS11_Msk /;"	d
GPIO_BSRR_BS11_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS11_Pos /;"	d
GPIO_BSRR_BS11	target/stm32f103xb.h	/^#define GPIO_BSRR_BS11 /;"	d
GPIO_BSRR_BS12_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS12_Msk /;"	d
GPIO_BSRR_BS12_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS12_Pos /;"	d
GPIO_BSRR_BS12	target/stm32f103xb.h	/^#define GPIO_BSRR_BS12 /;"	d
GPIO_BSRR_BS13_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS13_Msk /;"	d
GPIO_BSRR_BS13_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS13_Pos /;"	d
GPIO_BSRR_BS13	target/stm32f103xb.h	/^#define GPIO_BSRR_BS13 /;"	d
GPIO_BSRR_BS14_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS14_Msk /;"	d
GPIO_BSRR_BS14_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS14_Pos /;"	d
GPIO_BSRR_BS14	target/stm32f103xb.h	/^#define GPIO_BSRR_BS14 /;"	d
GPIO_BSRR_BS15_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS15_Msk /;"	d
GPIO_BSRR_BS15_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS15_Pos /;"	d
GPIO_BSRR_BS15	target/stm32f103xb.h	/^#define GPIO_BSRR_BS15 /;"	d
GPIO_BSRR_BS1_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS1_Msk /;"	d
GPIO_BSRR_BS1_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS1_Pos /;"	d
GPIO_BSRR_BS1	target/stm32f103xb.h	/^#define GPIO_BSRR_BS1 /;"	d
GPIO_BSRR_BS2_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS2_Msk /;"	d
GPIO_BSRR_BS2_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS2_Pos /;"	d
GPIO_BSRR_BS2	target/stm32f103xb.h	/^#define GPIO_BSRR_BS2 /;"	d
GPIO_BSRR_BS3_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS3_Msk /;"	d
GPIO_BSRR_BS3_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS3_Pos /;"	d
GPIO_BSRR_BS3	target/stm32f103xb.h	/^#define GPIO_BSRR_BS3 /;"	d
GPIO_BSRR_BS4_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS4_Msk /;"	d
GPIO_BSRR_BS4_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS4_Pos /;"	d
GPIO_BSRR_BS4	target/stm32f103xb.h	/^#define GPIO_BSRR_BS4 /;"	d
GPIO_BSRR_BS5_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS5_Msk /;"	d
GPIO_BSRR_BS5_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS5_Pos /;"	d
GPIO_BSRR_BS5	target/stm32f103xb.h	/^#define GPIO_BSRR_BS5 /;"	d
GPIO_BSRR_BS6_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS6_Msk /;"	d
GPIO_BSRR_BS6_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS6_Pos /;"	d
GPIO_BSRR_BS6	target/stm32f103xb.h	/^#define GPIO_BSRR_BS6 /;"	d
GPIO_BSRR_BS7_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS7_Msk /;"	d
GPIO_BSRR_BS7_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS7_Pos /;"	d
GPIO_BSRR_BS7	target/stm32f103xb.h	/^#define GPIO_BSRR_BS7 /;"	d
GPIO_BSRR_BS8_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS8_Msk /;"	d
GPIO_BSRR_BS8_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS8_Pos /;"	d
GPIO_BSRR_BS8	target/stm32f103xb.h	/^#define GPIO_BSRR_BS8 /;"	d
GPIO_BSRR_BS9_Msk	target/stm32f103xb.h	/^#define GPIO_BSRR_BS9_Msk /;"	d
GPIO_BSRR_BS9_Pos	target/stm32f103xb.h	/^#define GPIO_BSRR_BS9_Pos /;"	d
GPIO_BSRR_BS9	target/stm32f103xb.h	/^#define GPIO_BSRR_BS9 /;"	d
GPIO_CRH_CNF10_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF10_0 /;"	d
GPIO_CRH_CNF10_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF10_1 /;"	d
GPIO_CRH_CNF10_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF10_Msk /;"	d
GPIO_CRH_CNF10_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF10_Pos /;"	d
GPIO_CRH_CNF10	target/stm32f103xb.h	/^#define GPIO_CRH_CNF10 /;"	d
GPIO_CRH_CNF11_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF11_0 /;"	d
GPIO_CRH_CNF11_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF11_1 /;"	d
GPIO_CRH_CNF11_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF11_Msk /;"	d
GPIO_CRH_CNF11_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF11_Pos /;"	d
GPIO_CRH_CNF11	target/stm32f103xb.h	/^#define GPIO_CRH_CNF11 /;"	d
GPIO_CRH_CNF12_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF12_0 /;"	d
GPIO_CRH_CNF12_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF12_1 /;"	d
GPIO_CRH_CNF12_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF12_Msk /;"	d
GPIO_CRH_CNF12_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF12_Pos /;"	d
GPIO_CRH_CNF12	target/stm32f103xb.h	/^#define GPIO_CRH_CNF12 /;"	d
GPIO_CRH_CNF13_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF13_0 /;"	d
GPIO_CRH_CNF13_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF13_1 /;"	d
GPIO_CRH_CNF13_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF13_Msk /;"	d
GPIO_CRH_CNF13_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF13_Pos /;"	d
GPIO_CRH_CNF13	target/stm32f103xb.h	/^#define GPIO_CRH_CNF13 /;"	d
GPIO_CRH_CNF14_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF14_0 /;"	d
GPIO_CRH_CNF14_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF14_1 /;"	d
GPIO_CRH_CNF14_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF14_Msk /;"	d
GPIO_CRH_CNF14_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF14_Pos /;"	d
GPIO_CRH_CNF14	target/stm32f103xb.h	/^#define GPIO_CRH_CNF14 /;"	d
GPIO_CRH_CNF15_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF15_0 /;"	d
GPIO_CRH_CNF15_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF15_1 /;"	d
GPIO_CRH_CNF15_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF15_Msk /;"	d
GPIO_CRH_CNF15_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF15_Pos /;"	d
GPIO_CRH_CNF15	target/stm32f103xb.h	/^#define GPIO_CRH_CNF15 /;"	d
GPIO_CRH_CNF8_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF8_0 /;"	d
GPIO_CRH_CNF8_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF8_1 /;"	d
GPIO_CRH_CNF8_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF8_Msk /;"	d
GPIO_CRH_CNF8_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF8_Pos /;"	d
GPIO_CRH_CNF8	target/stm32f103xb.h	/^#define GPIO_CRH_CNF8 /;"	d
GPIO_CRH_CNF9_0	target/stm32f103xb.h	/^#define GPIO_CRH_CNF9_0 /;"	d
GPIO_CRH_CNF9_1	target/stm32f103xb.h	/^#define GPIO_CRH_CNF9_1 /;"	d
GPIO_CRH_CNF9_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF9_Msk /;"	d
GPIO_CRH_CNF9_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF9_Pos /;"	d
GPIO_CRH_CNF9	target/stm32f103xb.h	/^#define GPIO_CRH_CNF9 /;"	d
GPIO_CRH_CNF_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_CNF_Msk /;"	d
GPIO_CRH_CNF_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_CNF_Pos /;"	d
GPIO_CRH_CNF	target/stm32f103xb.h	/^#define GPIO_CRH_CNF /;"	d
GPIO_CRH_MODE10_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE10_0 /;"	d
GPIO_CRH_MODE10_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE10_1 /;"	d
GPIO_CRH_MODE10_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE10_Msk /;"	d
GPIO_CRH_MODE10_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE10_Pos /;"	d
GPIO_CRH_MODE10	target/stm32f103xb.h	/^#define GPIO_CRH_MODE10 /;"	d
GPIO_CRH_MODE11_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE11_0 /;"	d
GPIO_CRH_MODE11_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE11_1 /;"	d
GPIO_CRH_MODE11_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE11_Msk /;"	d
GPIO_CRH_MODE11_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE11_Pos /;"	d
GPIO_CRH_MODE11	target/stm32f103xb.h	/^#define GPIO_CRH_MODE11 /;"	d
GPIO_CRH_MODE12_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE12_0 /;"	d
GPIO_CRH_MODE12_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE12_1 /;"	d
GPIO_CRH_MODE12_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE12_Msk /;"	d
GPIO_CRH_MODE12_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE12_Pos /;"	d
GPIO_CRH_MODE12	target/stm32f103xb.h	/^#define GPIO_CRH_MODE12 /;"	d
GPIO_CRH_MODE13_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE13_0 /;"	d
GPIO_CRH_MODE13_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE13_1 /;"	d
GPIO_CRH_MODE13_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE13_Msk /;"	d
GPIO_CRH_MODE13_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE13_Pos /;"	d
GPIO_CRH_MODE13	target/stm32f103xb.h	/^#define GPIO_CRH_MODE13 /;"	d
GPIO_CRH_MODE14_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE14_0 /;"	d
GPIO_CRH_MODE14_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE14_1 /;"	d
GPIO_CRH_MODE14_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE14_Msk /;"	d
GPIO_CRH_MODE14_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE14_Pos /;"	d
GPIO_CRH_MODE14	target/stm32f103xb.h	/^#define GPIO_CRH_MODE14 /;"	d
GPIO_CRH_MODE15_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE15_0 /;"	d
GPIO_CRH_MODE15_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE15_1 /;"	d
GPIO_CRH_MODE15_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE15_Msk /;"	d
GPIO_CRH_MODE15_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE15_Pos /;"	d
GPIO_CRH_MODE15	target/stm32f103xb.h	/^#define GPIO_CRH_MODE15 /;"	d
GPIO_CRH_MODE8_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE8_0 /;"	d
GPIO_CRH_MODE8_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE8_1 /;"	d
GPIO_CRH_MODE8_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE8_Msk /;"	d
GPIO_CRH_MODE8_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE8_Pos /;"	d
GPIO_CRH_MODE8	target/stm32f103xb.h	/^#define GPIO_CRH_MODE8 /;"	d
GPIO_CRH_MODE9_0	target/stm32f103xb.h	/^#define GPIO_CRH_MODE9_0 /;"	d
GPIO_CRH_MODE9_1	target/stm32f103xb.h	/^#define GPIO_CRH_MODE9_1 /;"	d
GPIO_CRH_MODE9_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE9_Msk /;"	d
GPIO_CRH_MODE9_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE9_Pos /;"	d
GPIO_CRH_MODE9	target/stm32f103xb.h	/^#define GPIO_CRH_MODE9 /;"	d
GPIO_CRH_MODE_Msk	target/stm32f103xb.h	/^#define GPIO_CRH_MODE_Msk /;"	d
GPIO_CRH_MODE_Pos	target/stm32f103xb.h	/^#define GPIO_CRH_MODE_Pos /;"	d
GPIO_CRH_MODE	target/stm32f103xb.h	/^#define GPIO_CRH_MODE /;"	d
GPIO_CRL_CNF0_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF0_0 /;"	d
GPIO_CRL_CNF0_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF0_1 /;"	d
GPIO_CRL_CNF0_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF0_Msk /;"	d
GPIO_CRL_CNF0_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF0_Pos /;"	d
GPIO_CRL_CNF0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF0 /;"	d
GPIO_CRL_CNF1_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF1_0 /;"	d
GPIO_CRL_CNF1_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF1_1 /;"	d
GPIO_CRL_CNF1_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF1_Msk /;"	d
GPIO_CRL_CNF1_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF1_Pos /;"	d
GPIO_CRL_CNF1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF1 /;"	d
GPIO_CRL_CNF2_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF2_0 /;"	d
GPIO_CRL_CNF2_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF2_1 /;"	d
GPIO_CRL_CNF2_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF2_Msk /;"	d
GPIO_CRL_CNF2_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF2_Pos /;"	d
GPIO_CRL_CNF2	target/stm32f103xb.h	/^#define GPIO_CRL_CNF2 /;"	d
GPIO_CRL_CNF3_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF3_0 /;"	d
GPIO_CRL_CNF3_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF3_1 /;"	d
GPIO_CRL_CNF3_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF3_Msk /;"	d
GPIO_CRL_CNF3_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF3_Pos /;"	d
GPIO_CRL_CNF3	target/stm32f103xb.h	/^#define GPIO_CRL_CNF3 /;"	d
GPIO_CRL_CNF4_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF4_0 /;"	d
GPIO_CRL_CNF4_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF4_1 /;"	d
GPIO_CRL_CNF4_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF4_Msk /;"	d
GPIO_CRL_CNF4_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF4_Pos /;"	d
GPIO_CRL_CNF4	target/stm32f103xb.h	/^#define GPIO_CRL_CNF4 /;"	d
GPIO_CRL_CNF5_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF5_0 /;"	d
GPIO_CRL_CNF5_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF5_1 /;"	d
GPIO_CRL_CNF5_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF5_Msk /;"	d
GPIO_CRL_CNF5_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF5_Pos /;"	d
GPIO_CRL_CNF5	target/stm32f103xb.h	/^#define GPIO_CRL_CNF5 /;"	d
GPIO_CRL_CNF6_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF6_0 /;"	d
GPIO_CRL_CNF6_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF6_1 /;"	d
GPIO_CRL_CNF6_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF6_Msk /;"	d
GPIO_CRL_CNF6_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF6_Pos /;"	d
GPIO_CRL_CNF6	target/stm32f103xb.h	/^#define GPIO_CRL_CNF6 /;"	d
GPIO_CRL_CNF7_0	target/stm32f103xb.h	/^#define GPIO_CRL_CNF7_0 /;"	d
GPIO_CRL_CNF7_1	target/stm32f103xb.h	/^#define GPIO_CRL_CNF7_1 /;"	d
GPIO_CRL_CNF7_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF7_Msk /;"	d
GPIO_CRL_CNF7_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF7_Pos /;"	d
GPIO_CRL_CNF7	target/stm32f103xb.h	/^#define GPIO_CRL_CNF7 /;"	d
GPIO_CRL_CNF_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_CNF_Msk /;"	d
GPIO_CRL_CNF_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_CNF_Pos /;"	d
GPIO_CRL_CNF	target/stm32f103xb.h	/^#define GPIO_CRL_CNF /;"	d
GPIO_CRL_MODE0_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE0_0 /;"	d
GPIO_CRL_MODE0_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE0_1 /;"	d
GPIO_CRL_MODE0_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE0_Msk /;"	d
GPIO_CRL_MODE0_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE0_Pos /;"	d
GPIO_CRL_MODE0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE0 /;"	d
GPIO_CRL_MODE1_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE1_0 /;"	d
GPIO_CRL_MODE1_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE1_1 /;"	d
GPIO_CRL_MODE1_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE1_Msk /;"	d
GPIO_CRL_MODE1_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE1_Pos /;"	d
GPIO_CRL_MODE1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE1 /;"	d
GPIO_CRL_MODE2_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE2_0 /;"	d
GPIO_CRL_MODE2_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE2_1 /;"	d
GPIO_CRL_MODE2_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE2_Msk /;"	d
GPIO_CRL_MODE2_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE2_Pos /;"	d
GPIO_CRL_MODE2	target/stm32f103xb.h	/^#define GPIO_CRL_MODE2 /;"	d
GPIO_CRL_MODE3_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE3_0 /;"	d
GPIO_CRL_MODE3_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE3_1 /;"	d
GPIO_CRL_MODE3_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE3_Msk /;"	d
GPIO_CRL_MODE3_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE3_Pos /;"	d
GPIO_CRL_MODE3	target/stm32f103xb.h	/^#define GPIO_CRL_MODE3 /;"	d
GPIO_CRL_MODE4_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE4_0 /;"	d
GPIO_CRL_MODE4_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE4_1 /;"	d
GPIO_CRL_MODE4_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE4_Msk /;"	d
GPIO_CRL_MODE4_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE4_Pos /;"	d
GPIO_CRL_MODE4	target/stm32f103xb.h	/^#define GPIO_CRL_MODE4 /;"	d
GPIO_CRL_MODE5_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE5_0 /;"	d
GPIO_CRL_MODE5_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE5_1 /;"	d
GPIO_CRL_MODE5_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE5_Msk /;"	d
GPIO_CRL_MODE5_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE5_Pos /;"	d
GPIO_CRL_MODE5	target/stm32f103xb.h	/^#define GPIO_CRL_MODE5 /;"	d
GPIO_CRL_MODE6_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE6_0 /;"	d
GPIO_CRL_MODE6_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE6_1 /;"	d
GPIO_CRL_MODE6_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE6_Msk /;"	d
GPIO_CRL_MODE6_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE6_Pos /;"	d
GPIO_CRL_MODE6	target/stm32f103xb.h	/^#define GPIO_CRL_MODE6 /;"	d
GPIO_CRL_MODE7_0	target/stm32f103xb.h	/^#define GPIO_CRL_MODE7_0 /;"	d
GPIO_CRL_MODE7_1	target/stm32f103xb.h	/^#define GPIO_CRL_MODE7_1 /;"	d
GPIO_CRL_MODE7_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE7_Msk /;"	d
GPIO_CRL_MODE7_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE7_Pos /;"	d
GPIO_CRL_MODE7	target/stm32f103xb.h	/^#define GPIO_CRL_MODE7 /;"	d
GPIO_CRL_MODE_Msk	target/stm32f103xb.h	/^#define GPIO_CRL_MODE_Msk /;"	d
GPIO_CRL_MODE_Pos	target/stm32f103xb.h	/^#define GPIO_CRL_MODE_Pos /;"	d
GPIO_CRL_MODE	target/stm32f103xb.h	/^#define GPIO_CRL_MODE /;"	d
GPIO_IDR_IDR0_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR0_Msk /;"	d
GPIO_IDR_IDR0_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR0_Pos /;"	d
GPIO_IDR_IDR0	target/stm32f103xb.h	/^#define GPIO_IDR_IDR0 /;"	d
GPIO_IDR_IDR10_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR10_Msk /;"	d
GPIO_IDR_IDR10_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR10_Pos /;"	d
GPIO_IDR_IDR10	target/stm32f103xb.h	/^#define GPIO_IDR_IDR10 /;"	d
GPIO_IDR_IDR11_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR11_Msk /;"	d
GPIO_IDR_IDR11_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR11_Pos /;"	d
GPIO_IDR_IDR11	target/stm32f103xb.h	/^#define GPIO_IDR_IDR11 /;"	d
GPIO_IDR_IDR12_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR12_Msk /;"	d
GPIO_IDR_IDR12_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR12_Pos /;"	d
GPIO_IDR_IDR12	target/stm32f103xb.h	/^#define GPIO_IDR_IDR12 /;"	d
GPIO_IDR_IDR13_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR13_Msk /;"	d
GPIO_IDR_IDR13_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR13_Pos /;"	d
GPIO_IDR_IDR13	target/stm32f103xb.h	/^#define GPIO_IDR_IDR13 /;"	d
GPIO_IDR_IDR14_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR14_Msk /;"	d
GPIO_IDR_IDR14_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR14_Pos /;"	d
GPIO_IDR_IDR14	target/stm32f103xb.h	/^#define GPIO_IDR_IDR14 /;"	d
GPIO_IDR_IDR15_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR15_Msk /;"	d
GPIO_IDR_IDR15_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR15_Pos /;"	d
GPIO_IDR_IDR15	target/stm32f103xb.h	/^#define GPIO_IDR_IDR15 /;"	d
GPIO_IDR_IDR1_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR1_Msk /;"	d
GPIO_IDR_IDR1_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR1_Pos /;"	d
GPIO_IDR_IDR1	target/stm32f103xb.h	/^#define GPIO_IDR_IDR1 /;"	d
GPIO_IDR_IDR2_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR2_Msk /;"	d
GPIO_IDR_IDR2_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR2_Pos /;"	d
GPIO_IDR_IDR2	target/stm32f103xb.h	/^#define GPIO_IDR_IDR2 /;"	d
GPIO_IDR_IDR3_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR3_Msk /;"	d
GPIO_IDR_IDR3_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR3_Pos /;"	d
GPIO_IDR_IDR3	target/stm32f103xb.h	/^#define GPIO_IDR_IDR3 /;"	d
GPIO_IDR_IDR4_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR4_Msk /;"	d
GPIO_IDR_IDR4_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR4_Pos /;"	d
GPIO_IDR_IDR4	target/stm32f103xb.h	/^#define GPIO_IDR_IDR4 /;"	d
GPIO_IDR_IDR5_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR5_Msk /;"	d
GPIO_IDR_IDR5_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR5_Pos /;"	d
GPIO_IDR_IDR5	target/stm32f103xb.h	/^#define GPIO_IDR_IDR5 /;"	d
GPIO_IDR_IDR6_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR6_Msk /;"	d
GPIO_IDR_IDR6_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR6_Pos /;"	d
GPIO_IDR_IDR6	target/stm32f103xb.h	/^#define GPIO_IDR_IDR6 /;"	d
GPIO_IDR_IDR7_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR7_Msk /;"	d
GPIO_IDR_IDR7_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR7_Pos /;"	d
GPIO_IDR_IDR7	target/stm32f103xb.h	/^#define GPIO_IDR_IDR7 /;"	d
GPIO_IDR_IDR8_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR8_Msk /;"	d
GPIO_IDR_IDR8_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR8_Pos /;"	d
GPIO_IDR_IDR8	target/stm32f103xb.h	/^#define GPIO_IDR_IDR8 /;"	d
GPIO_IDR_IDR9_Msk	target/stm32f103xb.h	/^#define GPIO_IDR_IDR9_Msk /;"	d
GPIO_IDR_IDR9_Pos	target/stm32f103xb.h	/^#define GPIO_IDR_IDR9_Pos /;"	d
GPIO_IDR_IDR9	target/stm32f103xb.h	/^#define GPIO_IDR_IDR9 /;"	d
GPIO_LCKR_LCK0_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK0_Msk /;"	d
GPIO_LCKR_LCK0_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK0_Pos /;"	d
GPIO_LCKR_LCK0	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK0 /;"	d
GPIO_LCKR_LCK10_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK10_Msk /;"	d
GPIO_LCKR_LCK10_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK10_Pos /;"	d
GPIO_LCKR_LCK10	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK10 /;"	d
GPIO_LCKR_LCK11_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK11_Msk /;"	d
GPIO_LCKR_LCK11_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK11_Pos /;"	d
GPIO_LCKR_LCK11	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK11 /;"	d
GPIO_LCKR_LCK12_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK12_Msk /;"	d
GPIO_LCKR_LCK12_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK12_Pos /;"	d
GPIO_LCKR_LCK12	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK12 /;"	d
GPIO_LCKR_LCK13_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK13_Msk /;"	d
GPIO_LCKR_LCK13_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK13_Pos /;"	d
GPIO_LCKR_LCK13	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK13 /;"	d
GPIO_LCKR_LCK14_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK14_Msk /;"	d
GPIO_LCKR_LCK14_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK14_Pos /;"	d
GPIO_LCKR_LCK14	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK14 /;"	d
GPIO_LCKR_LCK15_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK15_Msk /;"	d
GPIO_LCKR_LCK15_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK15_Pos /;"	d
GPIO_LCKR_LCK15	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK15 /;"	d
GPIO_LCKR_LCK1_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK1_Msk /;"	d
GPIO_LCKR_LCK1_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK1_Pos /;"	d
GPIO_LCKR_LCK1	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK1 /;"	d
GPIO_LCKR_LCK2_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK2_Msk /;"	d
GPIO_LCKR_LCK2_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK2_Pos /;"	d
GPIO_LCKR_LCK2	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK2 /;"	d
GPIO_LCKR_LCK3_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK3_Msk /;"	d
GPIO_LCKR_LCK3_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK3_Pos /;"	d
GPIO_LCKR_LCK3	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK3 /;"	d
GPIO_LCKR_LCK4_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK4_Msk /;"	d
GPIO_LCKR_LCK4_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK4_Pos /;"	d
GPIO_LCKR_LCK4	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK4 /;"	d
GPIO_LCKR_LCK5_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK5_Msk /;"	d
GPIO_LCKR_LCK5_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK5_Pos /;"	d
GPIO_LCKR_LCK5	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK5 /;"	d
GPIO_LCKR_LCK6_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK6_Msk /;"	d
GPIO_LCKR_LCK6_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK6_Pos /;"	d
GPIO_LCKR_LCK6	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK6 /;"	d
GPIO_LCKR_LCK7_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK7_Msk /;"	d
GPIO_LCKR_LCK7_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK7_Pos /;"	d
GPIO_LCKR_LCK7	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK7 /;"	d
GPIO_LCKR_LCK8_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK8_Msk /;"	d
GPIO_LCKR_LCK8_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK8_Pos /;"	d
GPIO_LCKR_LCK8	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK8 /;"	d
GPIO_LCKR_LCK9_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK9_Msk /;"	d
GPIO_LCKR_LCK9_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK9_Pos /;"	d
GPIO_LCKR_LCK9	target/stm32f103xb.h	/^#define GPIO_LCKR_LCK9 /;"	d
GPIO_LCKR_LCKK_Msk	target/stm32f103xb.h	/^#define GPIO_LCKR_LCKK_Msk /;"	d
GPIO_LCKR_LCKK_Pos	target/stm32f103xb.h	/^#define GPIO_LCKR_LCKK_Pos /;"	d
GPIO_LCKR_LCKK	target/stm32f103xb.h	/^#define GPIO_LCKR_LCKK /;"	d
GPIO_ODR_ODR0_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR0_Msk /;"	d
GPIO_ODR_ODR0_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR0_Pos /;"	d
GPIO_ODR_ODR0	target/stm32f103xb.h	/^#define GPIO_ODR_ODR0 /;"	d
GPIO_ODR_ODR10_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR10_Msk /;"	d
GPIO_ODR_ODR10_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR10_Pos /;"	d
GPIO_ODR_ODR10	target/stm32f103xb.h	/^#define GPIO_ODR_ODR10 /;"	d
GPIO_ODR_ODR11_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR11_Msk /;"	d
GPIO_ODR_ODR11_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR11_Pos /;"	d
GPIO_ODR_ODR11	target/stm32f103xb.h	/^#define GPIO_ODR_ODR11 /;"	d
GPIO_ODR_ODR12_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR12_Msk /;"	d
GPIO_ODR_ODR12_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR12_Pos /;"	d
GPIO_ODR_ODR12	target/stm32f103xb.h	/^#define GPIO_ODR_ODR12 /;"	d
GPIO_ODR_ODR13_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR13_Msk /;"	d
GPIO_ODR_ODR13_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR13_Pos /;"	d
GPIO_ODR_ODR13	target/stm32f103xb.h	/^#define GPIO_ODR_ODR13 /;"	d
GPIO_ODR_ODR14_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR14_Msk /;"	d
GPIO_ODR_ODR14_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR14_Pos /;"	d
GPIO_ODR_ODR14	target/stm32f103xb.h	/^#define GPIO_ODR_ODR14 /;"	d
GPIO_ODR_ODR15_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR15_Msk /;"	d
GPIO_ODR_ODR15_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR15_Pos /;"	d
GPIO_ODR_ODR15	target/stm32f103xb.h	/^#define GPIO_ODR_ODR15 /;"	d
GPIO_ODR_ODR1_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR1_Msk /;"	d
GPIO_ODR_ODR1_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR1_Pos /;"	d
GPIO_ODR_ODR1	target/stm32f103xb.h	/^#define GPIO_ODR_ODR1 /;"	d
GPIO_ODR_ODR2_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR2_Msk /;"	d
GPIO_ODR_ODR2_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR2_Pos /;"	d
GPIO_ODR_ODR2	target/stm32f103xb.h	/^#define GPIO_ODR_ODR2 /;"	d
GPIO_ODR_ODR3_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR3_Msk /;"	d
GPIO_ODR_ODR3_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR3_Pos /;"	d
GPIO_ODR_ODR3	target/stm32f103xb.h	/^#define GPIO_ODR_ODR3 /;"	d
GPIO_ODR_ODR4_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR4_Msk /;"	d
GPIO_ODR_ODR4_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR4_Pos /;"	d
GPIO_ODR_ODR4	target/stm32f103xb.h	/^#define GPIO_ODR_ODR4 /;"	d
GPIO_ODR_ODR5_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR5_Msk /;"	d
GPIO_ODR_ODR5_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR5_Pos /;"	d
GPIO_ODR_ODR5	target/stm32f103xb.h	/^#define GPIO_ODR_ODR5 /;"	d
GPIO_ODR_ODR6_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR6_Msk /;"	d
GPIO_ODR_ODR6_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR6_Pos /;"	d
GPIO_ODR_ODR6	target/stm32f103xb.h	/^#define GPIO_ODR_ODR6 /;"	d
GPIO_ODR_ODR7_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR7_Msk /;"	d
GPIO_ODR_ODR7_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR7_Pos /;"	d
GPIO_ODR_ODR7	target/stm32f103xb.h	/^#define GPIO_ODR_ODR7 /;"	d
GPIO_ODR_ODR8_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR8_Msk /;"	d
GPIO_ODR_ODR8_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR8_Pos /;"	d
GPIO_ODR_ODR8	target/stm32f103xb.h	/^#define GPIO_ODR_ODR8 /;"	d
GPIO_ODR_ODR9_Msk	target/stm32f103xb.h	/^#define GPIO_ODR_ODR9_Msk /;"	d
GPIO_ODR_ODR9_Pos	target/stm32f103xb.h	/^#define GPIO_ODR_ODR9_Pos /;"	d
GPIO_ODR_ODR9	target/stm32f103xb.h	/^#define GPIO_ODR_ODR9 /;"	d
GPIO_TypeDef	target/stm32f103xb.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1008
GTPR	target/stm32f103xb.h	/^  __IO uint32_t GTPR;       \/*!< USART Guard time and prescaler register, Address offset: 0x18 /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
HTR	target/stm32f103xb.h	/^  __IO uint32_t HTR;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
HardFault_Handler	Untitled Folder/sys_handlers.c	/^void HardFault_Handler(void)$/;"	f	typeref:typename:void
HardFault_IRQn	target/stm32f103xb.h	/^  HardFault_IRQn              = -13,    \/*!< 3 Cortex-M3 Hard Fault Interrupt                  /;"	e	enum:__anon72c4c37e0103
I2C1_BASE	target/stm32f103xb.h	/^#define I2C1_BASE /;"	d
I2C1_ER_IRQn	target/stm32f103xb.h	/^  I2C1_ER_IRQn                = 32,     \/*!< I2C1 Error Interrupt                              /;"	e	enum:__anon72c4c37e0103
I2C1_EV_IRQn	target/stm32f103xb.h	/^  I2C1_EV_IRQn                = 31,     \/*!< I2C1 Event Interrupt                              /;"	e	enum:__anon72c4c37e0103
I2C1_IRQERR_PRIORITY	Untitled Folder/config.h	/^#define	I2C1_IRQERR_PRIORITY	/;"	d
I2C1_IRQERR_PRIORITY	config.h	/^#define	I2C1_IRQERR_PRIORITY	/;"	d
I2C1_IRQ_PRIORITY	Untitled Folder/config.h	/^#define	I2C1_IRQ_PRIORITY	/;"	d
I2C1_IRQ_PRIORITY	config.h	/^#define	I2C1_IRQ_PRIORITY	/;"	d
I2C1	target/stm32f103xb.h	/^#define I2C1 /;"	d
I2C2_BASE	target/stm32f103xb.h	/^#define I2C2_BASE /;"	d
I2C2_ER_IRQn	target/stm32f103xb.h	/^  I2C2_ER_IRQn                = 34,     \/*!< I2C2 Error Interrupt                              /;"	e	enum:__anon72c4c37e0103
I2C2_EV_IRQn	target/stm32f103xb.h	/^  I2C2_EV_IRQn                = 33,     \/*!< I2C2 Event Interrupt                              /;"	e	enum:__anon72c4c37e0103
I2C2_IRQERR_PRIORITY	Untitled Folder/config.h	/^#define	I2C2_IRQERR_PRIORITY	/;"	d
I2C2_IRQERR_PRIORITY	config.h	/^#define	I2C2_IRQERR_PRIORITY	/;"	d
I2C2_IRQ_PRIORITY	Untitled Folder/config.h	/^#define	I2C2_IRQ_PRIORITY	/;"	d
I2C2_IRQ_PRIORITY	config.h	/^#define	I2C2_IRQ_PRIORITY	/;"	d
I2C2	target/stm32f103xb.h	/^#define I2C2 /;"	d
I2C3_IRQERR_PRIORITY	Untitled Folder/config.h	/^#define	I2C3_IRQERR_PRIORITY	/;"	d
I2C3_IRQERR_PRIORITY	config.h	/^#define	I2C3_IRQERR_PRIORITY	/;"	d
I2C3_IRQ_PRIORITY	Untitled Folder/config.h	/^#define	I2C3_IRQ_PRIORITY	/;"	d
I2C3_IRQ_PRIORITY	config.h	/^#define	I2C3_IRQ_PRIORITY	/;"	d
I2C_CCR_CCR_Msk	target/stm32f103xb.h	/^#define I2C_CCR_CCR_Msk /;"	d
I2C_CCR_CCR_Pos	target/stm32f103xb.h	/^#define I2C_CCR_CCR_Pos /;"	d
I2C_CCR_CCR	target/stm32f103xb.h	/^#define I2C_CCR_CCR /;"	d
I2C_CCR_DUTY_Msk	target/stm32f103xb.h	/^#define I2C_CCR_DUTY_Msk /;"	d
I2C_CCR_DUTY_Pos	target/stm32f103xb.h	/^#define I2C_CCR_DUTY_Pos /;"	d
I2C_CCR_DUTY	target/stm32f103xb.h	/^#define I2C_CCR_DUTY /;"	d
I2C_CCR_FS_Msk	target/stm32f103xb.h	/^#define I2C_CCR_FS_Msk /;"	d
I2C_CCR_FS_Pos	target/stm32f103xb.h	/^#define I2C_CCR_FS_Pos /;"	d
I2C_CCR_FS	target/stm32f103xb.h	/^#define I2C_CCR_FS /;"	d
I2C_CR1_ACK_Msk	target/stm32f103xb.h	/^#define I2C_CR1_ACK_Msk /;"	d
I2C_CR1_ACK_Pos	target/stm32f103xb.h	/^#define I2C_CR1_ACK_Pos /;"	d
I2C_CR1_ACK	target/stm32f103xb.h	/^#define I2C_CR1_ACK /;"	d
I2C_CR1_ALERT_Msk	target/stm32f103xb.h	/^#define I2C_CR1_ALERT_Msk /;"	d
I2C_CR1_ALERT_Pos	target/stm32f103xb.h	/^#define I2C_CR1_ALERT_Pos /;"	d
I2C_CR1_ALERT	target/stm32f103xb.h	/^#define I2C_CR1_ALERT /;"	d
I2C_CR1_ENARP_Msk	target/stm32f103xb.h	/^#define I2C_CR1_ENARP_Msk /;"	d
I2C_CR1_ENARP_Pos	target/stm32f103xb.h	/^#define I2C_CR1_ENARP_Pos /;"	d
I2C_CR1_ENARP	target/stm32f103xb.h	/^#define I2C_CR1_ENARP /;"	d
I2C_CR1_ENGC_Msk	target/stm32f103xb.h	/^#define I2C_CR1_ENGC_Msk /;"	d
I2C_CR1_ENGC_Pos	target/stm32f103xb.h	/^#define I2C_CR1_ENGC_Pos /;"	d
I2C_CR1_ENGC	target/stm32f103xb.h	/^#define I2C_CR1_ENGC /;"	d
I2C_CR1_ENPEC_Msk	target/stm32f103xb.h	/^#define I2C_CR1_ENPEC_Msk /;"	d
I2C_CR1_ENPEC_Pos	target/stm32f103xb.h	/^#define I2C_CR1_ENPEC_Pos /;"	d
I2C_CR1_ENPEC	target/stm32f103xb.h	/^#define I2C_CR1_ENPEC /;"	d
I2C_CR1_NOSTRETCH_Msk	target/stm32f103xb.h	/^#define I2C_CR1_NOSTRETCH_Msk /;"	d
I2C_CR1_NOSTRETCH_Pos	target/stm32f103xb.h	/^#define I2C_CR1_NOSTRETCH_Pos /;"	d
I2C_CR1_NOSTRETCH	target/stm32f103xb.h	/^#define I2C_CR1_NOSTRETCH /;"	d
I2C_CR1_PEC_Msk	target/stm32f103xb.h	/^#define I2C_CR1_PEC_Msk /;"	d
I2C_CR1_PEC_Pos	target/stm32f103xb.h	/^#define I2C_CR1_PEC_Pos /;"	d
I2C_CR1_PEC	target/stm32f103xb.h	/^#define I2C_CR1_PEC /;"	d
I2C_CR1_PE_Msk	target/stm32f103xb.h	/^#define I2C_CR1_PE_Msk /;"	d
I2C_CR1_PE_Pos	target/stm32f103xb.h	/^#define I2C_CR1_PE_Pos /;"	d
I2C_CR1_PE	target/stm32f103xb.h	/^#define I2C_CR1_PE /;"	d
I2C_CR1_POS_Msk	target/stm32f103xb.h	/^#define I2C_CR1_POS_Msk /;"	d
I2C_CR1_POS_Pos	target/stm32f103xb.h	/^#define I2C_CR1_POS_Pos /;"	d
I2C_CR1_POS	target/stm32f103xb.h	/^#define I2C_CR1_POS /;"	d
I2C_CR1_SMBTYPE_Msk	target/stm32f103xb.h	/^#define I2C_CR1_SMBTYPE_Msk /;"	d
I2C_CR1_SMBTYPE_Pos	target/stm32f103xb.h	/^#define I2C_CR1_SMBTYPE_Pos /;"	d
I2C_CR1_SMBTYPE	target/stm32f103xb.h	/^#define I2C_CR1_SMBTYPE /;"	d
I2C_CR1_SMBUS_Msk	target/stm32f103xb.h	/^#define I2C_CR1_SMBUS_Msk /;"	d
I2C_CR1_SMBUS_Pos	target/stm32f103xb.h	/^#define I2C_CR1_SMBUS_Pos /;"	d
I2C_CR1_SMBUS	target/stm32f103xb.h	/^#define I2C_CR1_SMBUS /;"	d
I2C_CR1_START_Msk	target/stm32f103xb.h	/^#define I2C_CR1_START_Msk /;"	d
I2C_CR1_START_Pos	target/stm32f103xb.h	/^#define I2C_CR1_START_Pos /;"	d
I2C_CR1_START	target/stm32f103xb.h	/^#define I2C_CR1_START /;"	d
I2C_CR1_STOP_Msk	target/stm32f103xb.h	/^#define I2C_CR1_STOP_Msk /;"	d
I2C_CR1_STOP_Pos	target/stm32f103xb.h	/^#define I2C_CR1_STOP_Pos /;"	d
I2C_CR1_STOP	target/stm32f103xb.h	/^#define I2C_CR1_STOP /;"	d
I2C_CR1_SWRST_Msk	target/stm32f103xb.h	/^#define I2C_CR1_SWRST_Msk /;"	d
I2C_CR1_SWRST_Pos	target/stm32f103xb.h	/^#define I2C_CR1_SWRST_Pos /;"	d
I2C_CR1_SWRST	target/stm32f103xb.h	/^#define I2C_CR1_SWRST /;"	d
I2C_CR2_DMAEN_Msk	target/stm32f103xb.h	/^#define I2C_CR2_DMAEN_Msk /;"	d
I2C_CR2_DMAEN_Pos	target/stm32f103xb.h	/^#define I2C_CR2_DMAEN_Pos /;"	d
I2C_CR2_DMAEN	target/stm32f103xb.h	/^#define I2C_CR2_DMAEN /;"	d
I2C_CR2_FREQ_0	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_0 /;"	d
I2C_CR2_FREQ_1	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_1 /;"	d
I2C_CR2_FREQ_2	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_2 /;"	d
I2C_CR2_FREQ_3	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_3 /;"	d
I2C_CR2_FREQ_4	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_4 /;"	d
I2C_CR2_FREQ_5	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_5 /;"	d
I2C_CR2_FREQ_Msk	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_Msk /;"	d
I2C_CR2_FREQ_Pos	target/stm32f103xb.h	/^#define I2C_CR2_FREQ_Pos /;"	d
I2C_CR2_FREQ	target/stm32f103xb.h	/^#define I2C_CR2_FREQ /;"	d
I2C_CR2_ITBUFEN_Msk	target/stm32f103xb.h	/^#define I2C_CR2_ITBUFEN_Msk /;"	d
I2C_CR2_ITBUFEN_Pos	target/stm32f103xb.h	/^#define I2C_CR2_ITBUFEN_Pos /;"	d
I2C_CR2_ITBUFEN	target/stm32f103xb.h	/^#define I2C_CR2_ITBUFEN /;"	d
I2C_CR2_ITERREN_Msk	target/stm32f103xb.h	/^#define I2C_CR2_ITERREN_Msk /;"	d
I2C_CR2_ITERREN_Pos	target/stm32f103xb.h	/^#define I2C_CR2_ITERREN_Pos /;"	d
I2C_CR2_ITERREN	target/stm32f103xb.h	/^#define I2C_CR2_ITERREN /;"	d
I2C_CR2_ITEVTEN_Msk	target/stm32f103xb.h	/^#define I2C_CR2_ITEVTEN_Msk /;"	d
I2C_CR2_ITEVTEN_Pos	target/stm32f103xb.h	/^#define I2C_CR2_ITEVTEN_Pos /;"	d
I2C_CR2_ITEVTEN	target/stm32f103xb.h	/^#define I2C_CR2_ITEVTEN /;"	d
I2C_CR2_LAST_Msk	target/stm32f103xb.h	/^#define I2C_CR2_LAST_Msk /;"	d
I2C_CR2_LAST_Pos	target/stm32f103xb.h	/^#define I2C_CR2_LAST_Pos /;"	d
I2C_CR2_LAST	target/stm32f103xb.h	/^#define I2C_CR2_LAST /;"	d
I2C_DR_DR_Msk	target/stm32f103xb.h	/^#define I2C_DR_DR_Msk /;"	d
I2C_DR_DR_Pos	target/stm32f103xb.h	/^#define I2C_DR_DR_Pos /;"	d
I2C_DR_DR	target/stm32f103xb.h	/^#define I2C_DR_DR /;"	d
I2C_OAR1_ADD0_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD0_Msk /;"	d
I2C_OAR1_ADD0_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD0_Pos /;"	d
I2C_OAR1_ADD0	target/stm32f103xb.h	/^#define I2C_OAR1_ADD0 /;"	d
I2C_OAR1_ADD1_7	target/stm32f103xb.h	/^#define I2C_OAR1_ADD1_7 /;"	d
I2C_OAR1_ADD1_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD1_Msk /;"	d
I2C_OAR1_ADD1_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD1_Pos /;"	d
I2C_OAR1_ADD1	target/stm32f103xb.h	/^#define I2C_OAR1_ADD1 /;"	d
I2C_OAR1_ADD2_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD2_Msk /;"	d
I2C_OAR1_ADD2_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD2_Pos /;"	d
I2C_OAR1_ADD2	target/stm32f103xb.h	/^#define I2C_OAR1_ADD2 /;"	d
I2C_OAR1_ADD3_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD3_Msk /;"	d
I2C_OAR1_ADD3_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD3_Pos /;"	d
I2C_OAR1_ADD3	target/stm32f103xb.h	/^#define I2C_OAR1_ADD3 /;"	d
I2C_OAR1_ADD4_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD4_Msk /;"	d
I2C_OAR1_ADD4_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD4_Pos /;"	d
I2C_OAR1_ADD4	target/stm32f103xb.h	/^#define I2C_OAR1_ADD4 /;"	d
I2C_OAR1_ADD5_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD5_Msk /;"	d
I2C_OAR1_ADD5_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD5_Pos /;"	d
I2C_OAR1_ADD5	target/stm32f103xb.h	/^#define I2C_OAR1_ADD5 /;"	d
I2C_OAR1_ADD6_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD6_Msk /;"	d
I2C_OAR1_ADD6_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD6_Pos /;"	d
I2C_OAR1_ADD6	target/stm32f103xb.h	/^#define I2C_OAR1_ADD6 /;"	d
I2C_OAR1_ADD7_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD7_Msk /;"	d
I2C_OAR1_ADD7_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD7_Pos /;"	d
I2C_OAR1_ADD7	target/stm32f103xb.h	/^#define I2C_OAR1_ADD7 /;"	d
I2C_OAR1_ADD8_9	target/stm32f103xb.h	/^#define I2C_OAR1_ADD8_9 /;"	d
I2C_OAR1_ADD8_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD8_Msk /;"	d
I2C_OAR1_ADD8_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD8_Pos /;"	d
I2C_OAR1_ADD8	target/stm32f103xb.h	/^#define I2C_OAR1_ADD8 /;"	d
I2C_OAR1_ADD9_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADD9_Msk /;"	d
I2C_OAR1_ADD9_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADD9_Pos /;"	d
I2C_OAR1_ADD9	target/stm32f103xb.h	/^#define I2C_OAR1_ADD9 /;"	d
I2C_OAR1_ADDMODE_Msk	target/stm32f103xb.h	/^#define I2C_OAR1_ADDMODE_Msk /;"	d
I2C_OAR1_ADDMODE_Pos	target/stm32f103xb.h	/^#define I2C_OAR1_ADDMODE_Pos /;"	d
I2C_OAR1_ADDMODE	target/stm32f103xb.h	/^#define I2C_OAR1_ADDMODE /;"	d
I2C_OAR2_ADD2_Msk	target/stm32f103xb.h	/^#define I2C_OAR2_ADD2_Msk /;"	d
I2C_OAR2_ADD2_Pos	target/stm32f103xb.h	/^#define I2C_OAR2_ADD2_Pos /;"	d
I2C_OAR2_ADD2	target/stm32f103xb.h	/^#define I2C_OAR2_ADD2 /;"	d
I2C_OAR2_ENDUAL_Msk	target/stm32f103xb.h	/^#define I2C_OAR2_ENDUAL_Msk /;"	d
I2C_OAR2_ENDUAL_Pos	target/stm32f103xb.h	/^#define I2C_OAR2_ENDUAL_Pos /;"	d
I2C_OAR2_ENDUAL	target/stm32f103xb.h	/^#define I2C_OAR2_ENDUAL /;"	d
I2C_SR1_ADD10_Msk	target/stm32f103xb.h	/^#define I2C_SR1_ADD10_Msk /;"	d
I2C_SR1_ADD10_Pos	target/stm32f103xb.h	/^#define I2C_SR1_ADD10_Pos /;"	d
I2C_SR1_ADD10	target/stm32f103xb.h	/^#define I2C_SR1_ADD10 /;"	d
I2C_SR1_ADDR_Msk	target/stm32f103xb.h	/^#define I2C_SR1_ADDR_Msk /;"	d
I2C_SR1_ADDR_Pos	target/stm32f103xb.h	/^#define I2C_SR1_ADDR_Pos /;"	d
I2C_SR1_ADDR	target/stm32f103xb.h	/^#define I2C_SR1_ADDR /;"	d
I2C_SR1_AF_Msk	target/stm32f103xb.h	/^#define I2C_SR1_AF_Msk /;"	d
I2C_SR1_AF_Pos	target/stm32f103xb.h	/^#define I2C_SR1_AF_Pos /;"	d
I2C_SR1_AF	target/stm32f103xb.h	/^#define I2C_SR1_AF /;"	d
I2C_SR1_ARLO_Msk	target/stm32f103xb.h	/^#define I2C_SR1_ARLO_Msk /;"	d
I2C_SR1_ARLO_Pos	target/stm32f103xb.h	/^#define I2C_SR1_ARLO_Pos /;"	d
I2C_SR1_ARLO	target/stm32f103xb.h	/^#define I2C_SR1_ARLO /;"	d
I2C_SR1_BERR_Msk	target/stm32f103xb.h	/^#define I2C_SR1_BERR_Msk /;"	d
I2C_SR1_BERR_Pos	target/stm32f103xb.h	/^#define I2C_SR1_BERR_Pos /;"	d
I2C_SR1_BERR	target/stm32f103xb.h	/^#define I2C_SR1_BERR /;"	d
I2C_SR1_BTF_Msk	target/stm32f103xb.h	/^#define I2C_SR1_BTF_Msk /;"	d
I2C_SR1_BTF_Pos	target/stm32f103xb.h	/^#define I2C_SR1_BTF_Pos /;"	d
I2C_SR1_BTF	target/stm32f103xb.h	/^#define I2C_SR1_BTF /;"	d
I2C_SR1_OVR_Msk	target/stm32f103xb.h	/^#define I2C_SR1_OVR_Msk /;"	d
I2C_SR1_OVR_Pos	target/stm32f103xb.h	/^#define I2C_SR1_OVR_Pos /;"	d
I2C_SR1_OVR	target/stm32f103xb.h	/^#define I2C_SR1_OVR /;"	d
I2C_SR1_PECERR_Msk	target/stm32f103xb.h	/^#define I2C_SR1_PECERR_Msk /;"	d
I2C_SR1_PECERR_Pos	target/stm32f103xb.h	/^#define I2C_SR1_PECERR_Pos /;"	d
I2C_SR1_PECERR	target/stm32f103xb.h	/^#define I2C_SR1_PECERR /;"	d
I2C_SR1_RXNE_Msk	target/stm32f103xb.h	/^#define I2C_SR1_RXNE_Msk /;"	d
I2C_SR1_RXNE_Pos	target/stm32f103xb.h	/^#define I2C_SR1_RXNE_Pos /;"	d
I2C_SR1_RXNE	target/stm32f103xb.h	/^#define I2C_SR1_RXNE /;"	d
I2C_SR1_SB_Msk	target/stm32f103xb.h	/^#define I2C_SR1_SB_Msk /;"	d
I2C_SR1_SB_Pos	target/stm32f103xb.h	/^#define I2C_SR1_SB_Pos /;"	d
I2C_SR1_SB	target/stm32f103xb.h	/^#define I2C_SR1_SB /;"	d
I2C_SR1_SMBALERT_Msk	target/stm32f103xb.h	/^#define I2C_SR1_SMBALERT_Msk /;"	d
I2C_SR1_SMBALERT_Pos	target/stm32f103xb.h	/^#define I2C_SR1_SMBALERT_Pos /;"	d
I2C_SR1_SMBALERT	target/stm32f103xb.h	/^#define I2C_SR1_SMBALERT /;"	d
I2C_SR1_STOPF_Msk	target/stm32f103xb.h	/^#define I2C_SR1_STOPF_Msk /;"	d
I2C_SR1_STOPF_Pos	target/stm32f103xb.h	/^#define I2C_SR1_STOPF_Pos /;"	d
I2C_SR1_STOPF	target/stm32f103xb.h	/^#define I2C_SR1_STOPF /;"	d
I2C_SR1_TIMEOUT_Msk	target/stm32f103xb.h	/^#define I2C_SR1_TIMEOUT_Msk /;"	d
I2C_SR1_TIMEOUT_Pos	target/stm32f103xb.h	/^#define I2C_SR1_TIMEOUT_Pos /;"	d
I2C_SR1_TIMEOUT	target/stm32f103xb.h	/^#define I2C_SR1_TIMEOUT /;"	d
I2C_SR1_TXE_Msk	target/stm32f103xb.h	/^#define I2C_SR1_TXE_Msk /;"	d
I2C_SR1_TXE_Pos	target/stm32f103xb.h	/^#define I2C_SR1_TXE_Pos /;"	d
I2C_SR1_TXE	target/stm32f103xb.h	/^#define I2C_SR1_TXE /;"	d
I2C_SR2_BUSY_Msk	target/stm32f103xb.h	/^#define I2C_SR2_BUSY_Msk /;"	d
I2C_SR2_BUSY_Pos	target/stm32f103xb.h	/^#define I2C_SR2_BUSY_Pos /;"	d
I2C_SR2_BUSY	target/stm32f103xb.h	/^#define I2C_SR2_BUSY /;"	d
I2C_SR2_DUALF_Msk	target/stm32f103xb.h	/^#define I2C_SR2_DUALF_Msk /;"	d
I2C_SR2_DUALF_Pos	target/stm32f103xb.h	/^#define I2C_SR2_DUALF_Pos /;"	d
I2C_SR2_DUALF	target/stm32f103xb.h	/^#define I2C_SR2_DUALF /;"	d
I2C_SR2_GENCALL_Msk	target/stm32f103xb.h	/^#define I2C_SR2_GENCALL_Msk /;"	d
I2C_SR2_GENCALL_Pos	target/stm32f103xb.h	/^#define I2C_SR2_GENCALL_Pos /;"	d
I2C_SR2_GENCALL	target/stm32f103xb.h	/^#define I2C_SR2_GENCALL /;"	d
I2C_SR2_MSL_Msk	target/stm32f103xb.h	/^#define I2C_SR2_MSL_Msk /;"	d
I2C_SR2_MSL_Pos	target/stm32f103xb.h	/^#define I2C_SR2_MSL_Pos /;"	d
I2C_SR2_MSL	target/stm32f103xb.h	/^#define I2C_SR2_MSL /;"	d
I2C_SR2_PEC_Msk	target/stm32f103xb.h	/^#define I2C_SR2_PEC_Msk /;"	d
I2C_SR2_PEC_Pos	target/stm32f103xb.h	/^#define I2C_SR2_PEC_Pos /;"	d
I2C_SR2_PEC	target/stm32f103xb.h	/^#define I2C_SR2_PEC /;"	d
I2C_SR2_SMBDEFAULT_Msk	target/stm32f103xb.h	/^#define I2C_SR2_SMBDEFAULT_Msk /;"	d
I2C_SR2_SMBDEFAULT_Pos	target/stm32f103xb.h	/^#define I2C_SR2_SMBDEFAULT_Pos /;"	d
I2C_SR2_SMBDEFAULT	target/stm32f103xb.h	/^#define I2C_SR2_SMBDEFAULT /;"	d
I2C_SR2_SMBHOST_Msk	target/stm32f103xb.h	/^#define I2C_SR2_SMBHOST_Msk /;"	d
I2C_SR2_SMBHOST_Pos	target/stm32f103xb.h	/^#define I2C_SR2_SMBHOST_Pos /;"	d
I2C_SR2_SMBHOST	target/stm32f103xb.h	/^#define I2C_SR2_SMBHOST /;"	d
I2C_SR2_TRA_Msk	target/stm32f103xb.h	/^#define I2C_SR2_TRA_Msk /;"	d
I2C_SR2_TRA_Pos	target/stm32f103xb.h	/^#define I2C_SR2_TRA_Pos /;"	d
I2C_SR2_TRA	target/stm32f103xb.h	/^#define I2C_SR2_TRA /;"	d
I2C_TRISE_TRISE_Msk	target/stm32f103xb.h	/^#define I2C_TRISE_TRISE_Msk /;"	d
I2C_TRISE_TRISE_Pos	target/stm32f103xb.h	/^#define I2C_TRISE_TRISE_Pos /;"	d
I2C_TRISE_TRISE	target/stm32f103xb.h	/^#define I2C_TRISE_TRISE /;"	d
I2C_TypeDef	target/stm32f103xb.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1208
I2SCFGR	target/stm32f103xb.h	/^  __IO uint32_t I2SCFGR;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
ICR	target/stm32f103xb.h	/^  __IO uint32_t ICR;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
IDCODE	target/stm32f103xb.h	/^  __IO uint32_t IDCODE;$/;"	m	struct:__anon72c4c37e0a08	typeref:typename:__IO uint32_t
IDR	target/stm32f103xb.h	/^  __IO uint32_t IDR;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
IDR	target/stm32f103xb.h	/^  __IO uint8_t  IDR;          \/*!< CRC Independent data register,               Address offset:/;"	m	struct:__anon72c4c37e0908	typeref:typename:__IO uint8_t
IER	target/stm32f103xb.h	/^  __IO uint32_t IER;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
IFCR	target/stm32f103xb.h	/^  __IO uint32_t IFCR;$/;"	m	struct:__anon72c4c37e0c08	typeref:typename:__IO uint32_t
IMR	target/stm32f103xb.h	/^  __IO uint32_t IMR;$/;"	m	struct:__anon72c4c37e0d08	typeref:typename:__IO uint32_t
IRQn_Type	target/stm32f103xb.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon72c4c37e0103
ISR	target/stm32f103xb.h	/^  __IO uint32_t ISR;$/;"	m	struct:__anon72c4c37e0c08	typeref:typename:__IO uint32_t
ISTR	target/stm32f103xb.h	/^  __IO uint16_t ISTR;                 \/*!< Interrupt status register,                 Address o/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
IS_ADC_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_ADC_ALL_INSTANCE(/;"	d
IS_ADC_COMMON_INSTANCE	target/stm32f103xb.h	/^#define IS_ADC_COMMON_INSTANCE(/;"	d
IS_ADC_DMA_CAPABILITY_INSTANCE	target/stm32f103xb.h	/^#define IS_ADC_DMA_CAPABILITY_INSTANCE(/;"	d
IS_ADC_MULTIMODE_MASTER_INSTANCE	target/stm32f103xb.h	/^#define IS_ADC_MULTIMODE_MASTER_INSTANCE(/;"	d
IS_CAN_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_CAN_ALL_INSTANCE(/;"	d
IS_CRC_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_CRC_ALL_INSTANCE(/;"	d
IS_DMA_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_DMA_ALL_INSTANCE(/;"	d
IS_FUNCTIONAL_STATE	target/stm32f1xx.h	/^#define IS_FUNCTIONAL_STATE(/;"	d
IS_GPIO_AF_INSTANCE	target/stm32f103xb.h	/^#define IS_GPIO_AF_INSTANCE(/;"	d
IS_GPIO_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_GPIO_ALL_INSTANCE(/;"	d
IS_GPIO_LOCK_INSTANCE	target/stm32f103xb.h	/^#define IS_GPIO_LOCK_INSTANCE(/;"	d
IS_I2C_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_I2C_ALL_INSTANCE(/;"	d
IS_IRDA_INSTANCE	target/stm32f103xb.h	/^#define IS_IRDA_INSTANCE(/;"	d
IS_IWDG_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_IWDG_ALL_INSTANCE(/;"	d
IS_RTC_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_RTC_ALL_INSTANCE(/;"	d
IS_SMARTCARD_INSTANCE	target/stm32f103xb.h	/^#define IS_SMARTCARD_INSTANCE(/;"	d
IS_SMBUS_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_SMBUS_ALL_INSTANCE /;"	d
IS_SPI_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_SPI_ALL_INSTANCE(/;"	d
IS_TIM_32B_COUNTER_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_32B_COUNTER_INSTANCE(/;"	d
IS_TIM_ADVANCED_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_ADVANCED_INSTANCE(/;"	d
IS_TIM_BREAK_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_BREAK_INSTANCE(/;"	d
IS_TIM_CC1_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CC1_INSTANCE(/;"	d
IS_TIM_CC2_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CC2_INSTANCE(/;"	d
IS_TIM_CC3_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CC3_INSTANCE(/;"	d
IS_TIM_CC4_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CC4_INSTANCE(/;"	d
IS_TIM_CCXN_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CCXN_INSTANCE(/;"	d
IS_TIM_CCX_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CCX_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ITRX_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_TIX_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(/;"	d
IS_TIM_CLOCK_DIVISION_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_CLOCK_DIVISION_INSTANCE(/;"	d
IS_TIM_COMMUTATION_EVENT_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_COMMUTATION_EVENT_INSTANCE(/;"	d
IS_TIM_COUNTER_MODE_SELECT_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(/;"	d
IS_TIM_DMABURST_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_DMABURST_INSTANCE(/;"	d
IS_TIM_DMA_CC_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_DMA_CC_INSTANCE(/;"	d
IS_TIM_DMA_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_DMA_INSTANCE(/;"	d
IS_TIM_ENCODER_INTERFACE_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_ENCODER_INTERFACE_INSTANCE(/;"	d
IS_TIM_ETR_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_ETR_INSTANCE(/;"	d
IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(/;"	d
IS_TIM_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_INSTANCE(/;"	d
IS_TIM_MASTER_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_MASTER_INSTANCE(/;"	d
IS_TIM_OCXREF_CLEAR_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_OCXREF_CLEAR_INSTANCE(/;"	d
IS_TIM_REPETITION_COUNTER_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_REPETITION_COUNTER_INSTANCE(/;"	d
IS_TIM_SLAVE_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_SLAVE_INSTANCE(/;"	d
IS_TIM_XOR_INSTANCE	target/stm32f103xb.h	/^#define IS_TIM_XOR_INSTANCE(/;"	d
IS_UART_DMA_INSTANCE	target/stm32f103xb.h	/^#define IS_UART_DMA_INSTANCE(/;"	d
IS_UART_HALFDUPLEX_INSTANCE	target/stm32f103xb.h	/^#define IS_UART_HALFDUPLEX_INSTANCE(/;"	d
IS_UART_HWFLOW_INSTANCE	target/stm32f103xb.h	/^#define IS_UART_HWFLOW_INSTANCE(/;"	d
IS_UART_INSTANCE	target/stm32f103xb.h	/^#define IS_UART_INSTANCE(/;"	d
IS_UART_LIN_INSTANCE	target/stm32f103xb.h	/^#define IS_UART_LIN_INSTANCE(/;"	d
IS_UART_MULTIPROCESSOR_INSTANCE	target/stm32f103xb.h	/^#define IS_UART_MULTIPROCESSOR_INSTANCE(/;"	d
IS_USART_INSTANCE	target/stm32f103xb.h	/^#define IS_USART_INSTANCE(/;"	d
IS_USB_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_USB_ALL_INSTANCE(/;"	d
IS_WWDG_ALL_INSTANCE	target/stm32f103xb.h	/^#define IS_WWDG_ALL_INSTANCE(/;"	d
ITStatus	target/stm32f1xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anonbccbea710103
IWDG_BASE	target/stm32f103xb.h	/^#define IWDG_BASE /;"	d
IWDG_KR_KEY_Msk	target/stm32f103xb.h	/^#define IWDG_KR_KEY_Msk /;"	d
IWDG_KR_KEY_Pos	target/stm32f103xb.h	/^#define IWDG_KR_KEY_Pos /;"	d
IWDG_KR_KEY	target/stm32f103xb.h	/^#define IWDG_KR_KEY /;"	d
IWDG_PR_PR_0	target/stm32f103xb.h	/^#define IWDG_PR_PR_0 /;"	d
IWDG_PR_PR_1	target/stm32f103xb.h	/^#define IWDG_PR_PR_1 /;"	d
IWDG_PR_PR_2	target/stm32f103xb.h	/^#define IWDG_PR_PR_2 /;"	d
IWDG_PR_PR_Msk	target/stm32f103xb.h	/^#define IWDG_PR_PR_Msk /;"	d
IWDG_PR_PR_Pos	target/stm32f103xb.h	/^#define IWDG_PR_PR_Pos /;"	d
IWDG_PR_PR	target/stm32f103xb.h	/^#define IWDG_PR_PR /;"	d
IWDG_RLR_RL_Msk	target/stm32f103xb.h	/^#define IWDG_RLR_RL_Msk /;"	d
IWDG_RLR_RL_Pos	target/stm32f103xb.h	/^#define IWDG_RLR_RL_Pos /;"	d
IWDG_RLR_RL	target/stm32f103xb.h	/^#define IWDG_RLR_RL /;"	d
IWDG_SR_PVU_Msk	target/stm32f103xb.h	/^#define IWDG_SR_PVU_Msk /;"	d
IWDG_SR_PVU_Pos	target/stm32f103xb.h	/^#define IWDG_SR_PVU_Pos /;"	d
IWDG_SR_PVU	target/stm32f103xb.h	/^#define IWDG_SR_PVU /;"	d
IWDG_SR_RVU_Msk	target/stm32f103xb.h	/^#define IWDG_SR_RVU_Msk /;"	d
IWDG_SR_RVU_Pos	target/stm32f103xb.h	/^#define IWDG_SR_RVU_Pos /;"	d
IWDG_SR_RVU	target/stm32f103xb.h	/^#define IWDG_SR_RVU /;"	d
IWDG_TypeDef	target/stm32f103xb.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1308
IWDG	target/stm32f103xb.h	/^#define IWDG /;"	d
JDR1	target/stm32f103xb.h	/^  __IO uint32_t JDR1;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JDR2	target/stm32f103xb.h	/^  __IO uint32_t JDR2;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JDR3	target/stm32f103xb.h	/^  __IO uint32_t JDR3;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JDR4	target/stm32f103xb.h	/^  __IO uint32_t JDR4;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JOFR1	target/stm32f103xb.h	/^  __IO uint32_t JOFR1;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JOFR2	target/stm32f103xb.h	/^  __IO uint32_t JOFR2;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JOFR3	target/stm32f103xb.h	/^  __IO uint32_t JOFR3;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JOFR4	target/stm32f103xb.h	/^  __IO uint32_t JOFR4;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
JSQR	target/stm32f103xb.h	/^  __IO uint32_t JSQR;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
KEYR	target/stm32f103xb.h	/^  __IO uint32_t KEYR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
KR	target/stm32f103xb.h	/^  __IO uint32_t KR;           \/*!< Key register,                                Address offset:/;"	m	struct:__anon72c4c37e1308	typeref:typename:__IO uint32_t
LCKR	target/stm32f103xb.h	/^  __IO uint32_t LCKR;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
LTR	target/stm32f103xb.h	/^  __IO uint32_t LTR;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
MAPR2	target/stm32f103xb.h	/^  __IO uint32_t MAPR2;  $/;"	m	struct:__anon72c4c37e1108	typeref:typename:__IO uint32_t
MAPR	target/stm32f103xb.h	/^  __IO uint32_t MAPR;$/;"	m	struct:__anon72c4c37e1108	typeref:typename:__IO uint32_t
MASK	target/stm32f103xb.h	/^  __IO uint32_t MASK;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
MBED_CMSIS_NVIC_H	Untitled Folder/cmsis_nvic.h	/^#define MBED_CMSIS_NVIC_H$/;"	d
MCR	target/stm32f103xb.h	/^  __IO uint32_t MCR;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
MODIFY_REG	target/stm32f1xx.h	/^#define MODIFY_REG(/;"	d
MSR	target/stm32f103xb.h	/^  __IO uint32_t MSR;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
MemManage_Handler	Untitled Folder/sys_handlers.c	/^void MemManage_Handler(void)$/;"	f	typeref:typename:void
MemoryManagement_IRQn	target/stm32f103xb.h	/^  MemoryManagement_IRQn       = -12,    \/*!< 4 Cortex-M3 Memory Management Interrupt           /;"	e	enum:__anon72c4c37e0103
NMI_Handler	Untitled Folder/sys_handlers.c	/^void NMI_Handler(void)$/;"	f	typeref:typename:void
NVIC_NUM_VECTORS	Untitled Folder/cmsis_nvic.h	/^#define NVIC_NUM_VECTORS /;"	d
NVIC_RAM_VECTOR_ADDRESS	Untitled Folder/cmsis_nvic.h	/^#define NVIC_RAM_VECTOR_ADDRESS /;"	d
NonMaskableInt_IRQn	target/stm32f103xb.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                          /;"	e	enum:__anon72c4c37e0103
OAR1	target/stm32f103xb.h	/^  __IO uint32_t OAR1;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
OAR2	target/stm32f103xb.h	/^  __IO uint32_t OAR2;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
OBR	target/stm32f103xb.h	/^  __IO uint32_t OBR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
OB_BASE	target/stm32f103xb.h	/^#define OB_BASE /;"	d
OB_TypeDef	target/stm32f103xb.h	/^} OB_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e0f08
OB	target/stm32f103xb.h	/^#define OB /;"	d
ODR	target/stm32f103xb.h	/^  __IO uint32_t ODR;$/;"	m	struct:__anon72c4c37e1008	typeref:typename:__IO uint32_t
OPTKEYR	target/stm32f103xb.h	/^  __IO uint32_t OPTKEYR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
OR	target/stm32f103xb.h	/^  __IO uint32_t OR;              \/*!< TIM option register,                         Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
OTG_FS_WKUP_IRQHandler	target/stm32f103xb.h	/^#define OTG_FS_WKUP_IRQHandler /;"	d
OTG_FS_WKUP_IRQn	target/stm32f103xb.h	/^#define OTG_FS_WKUP_IRQn /;"	d
OnIO	drivers/io.h	/^typedef void (*OnIO)();$/;"	t	typeref:typename:void (*)()
OnTick	drivers/timer.h	/^typedef void (*OnTick)(void);$/;"	t	typeref:typename:void (*)(void)
PERIPH_BASE	target/stm32f103xb.h	/^#define PERIPH_BASE /;"	d
PERIPH_BB_BASE	target/stm32f103xb.h	/^#define PERIPH_BB_BASE /;"	d
PIN_0	drivers/io.h	/^#define PIN_0	/;"	d
PIN_10	drivers/io.h	/^#define PIN_10	/;"	d
PIN_11	drivers/io.h	/^#define PIN_11	/;"	d
PIN_12	drivers/io.h	/^#define PIN_12	/;"	d
PIN_13	drivers/io.h	/^#define PIN_13	/;"	d
PIN_14	drivers/io.h	/^#define PIN_14	/;"	d
PIN_15	drivers/io.h	/^#define PIN_15	/;"	d
PIN_1	drivers/io.h	/^#define PIN_1	/;"	d
PIN_2	drivers/io.h	/^#define PIN_2	/;"	d
PIN_3	drivers/io.h	/^#define PIN_3	/;"	d
PIN_4	drivers/io.h	/^#define PIN_4	/;"	d
PIN_5	drivers/io.h	/^#define PIN_5	/;"	d
PIN_6	drivers/io.h	/^#define PIN_6	/;"	d
PIN_7	drivers/io.h	/^#define PIN_7	/;"	d
PIN_8	drivers/io.h	/^#define PIN_8	/;"	d
PIN_9	drivers/io.h	/^#define PIN_9	/;"	d
PIN_ALL	drivers/io.h	/^#define PIN_ALL	/;"	d
PIN_MODE_ALTFUNC	drivers/io.h	/^#define	PIN_MODE_ALTFUNC	/;"	d
PIN_MODE_ANALOG	drivers/io.h	/^#define	PIN_MODE_ANALOG	/;"	d
PIN_MODE_INPUT	drivers/io.h	/^#define PIN_MODE_INPUT	/;"	d
PIN_MODE_OUTPUT	drivers/io.h	/^#define PIN_MODE_OUTPUT	/;"	d
PIN_OPT_AF0	drivers/io.h	/^#define PIN_OPT_AF0	/;"	d
PIN_OPT_AF10	drivers/io.h	/^#define PIN_OPT_AF10	/;"	d
PIN_OPT_AF11	drivers/io.h	/^#define PIN_OPT_AF11	/;"	d
PIN_OPT_AF12	drivers/io.h	/^#define PIN_OPT_AF12	/;"	d
PIN_OPT_AF13	drivers/io.h	/^#define PIN_OPT_AF13	/;"	d
PIN_OPT_AF14	drivers/io.h	/^#define PIN_OPT_AF14	/;"	d
PIN_OPT_AF15	drivers/io.h	/^#define PIN_OPT_AF15	/;"	d
PIN_OPT_AF1	drivers/io.h	/^#define PIN_OPT_AF1	/;"	d
PIN_OPT_AF2	drivers/io.h	/^#define PIN_OPT_AF2	/;"	d
PIN_OPT_AF3	drivers/io.h	/^#define PIN_OPT_AF3	/;"	d
PIN_OPT_AF4	drivers/io.h	/^#define PIN_OPT_AF4	/;"	d
PIN_OPT_AF5	drivers/io.h	/^#define PIN_OPT_AF5	/;"	d
PIN_OPT_AF6	drivers/io.h	/^#define PIN_OPT_AF6	/;"	d
PIN_OPT_AF7	drivers/io.h	/^#define PIN_OPT_AF7	/;"	d
PIN_OPT_AF8	drivers/io.h	/^#define PIN_OPT_AF8	/;"	d
PIN_OPT_AF9	drivers/io.h	/^#define PIN_OPT_AF9	/;"	d
PIN_OPT_IRQ_EDGE_BOTH	drivers/io.h	/^#define PIN_OPT_IRQ_EDGE_BOTH	/;"	d
PIN_OPT_IRQ_EDGE_FALL	drivers/io.h	/^#define PIN_OPT_IRQ_EDGE_FALL	/;"	d
PIN_OPT_IRQ_EDGE_RISE	drivers/io.h	/^#define PIN_OPT_IRQ_EDGE_RISE	/;"	d
PIN_OPT_NONE	drivers/io.h	/^#define PIN_OPT_NONE	/;"	d
PIN_OPT_OUTPUT_OPENDRAIN	drivers/io.h	/^#define PIN_OPT_OUTPUT_OPENDRAIN	/;"	d
PIN_OPT_OUTPUT_PUSHPULL	drivers/io.h	/^#define	PIN_OPT_OUTPUT_PUSHPULL	/;"	d
PIN_OPT_OUTPUT_SPEED_FAST	drivers/io.h	/^#define	PIN_OPT_OUTPUT_SPEED_FAST	/;"	d
PIN_OPT_OUTPUT_SPEED_LOW	drivers/io.h	/^#define	PIN_OPT_OUTPUT_SPEED_LOW	/;"	d
PIN_OPT_OUTPUT_SPEED_MEDIUM	drivers/io.h	/^#define	PIN_OPT_OUTPUT_SPEED_MEDIUM /;"	d
PIN_OPT_RESISTOR_NONE	drivers/io.h	/^#define PIN_OPT_RESISTOR_NONE	/;"	d
PIN_OPT_RESISTOR_PULLDOWN	drivers/io.h	/^#define PIN_OPT_RESISTOR_PULLDOWN	/;"	d
PIN_OPT_RESISTOR_PULLUP	drivers/io.h	/^#define PIN_OPT_RESISTOR_PULLUP	/;"	d
POSITION_VAL	target/stm32f1xx.h	/^#define POSITION_VAL(/;"	d
POWER	target/stm32f103xb.h	/^  __IO uint32_t POWER;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__IO uint32_t
PRLH	target/stm32f103xb.h	/^  __IO uint32_t PRLH;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
PRLL	target/stm32f103xb.h	/^  __IO uint32_t PRLL;$/;"	m	struct:__anon72c4c37e1608	typeref:typename:__IO uint32_t
PR	target/stm32f103xb.h	/^  __IO uint32_t PR;           \/*!< Prescaler register,                          Address offset:/;"	m	struct:__anon72c4c37e1308	typeref:typename:__IO uint32_t
PR	target/stm32f103xb.h	/^  __IO uint32_t PR;$/;"	m	struct:__anon72c4c37e0d08	typeref:typename:__IO uint32_t
PSC	target/stm32f103xb.h	/^  __IO uint32_t PSC;             \/*!< TIM prescaler register,                      Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
PVD_IRQn	target/stm32f103xb.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detection Interrupt         /;"	e	enum:__anon72c4c37e0103
PWM_CHANNEL_1	drivers/timer.h	/^#define PWM_CHANNEL_1	/;"	d
PWM_CHANNEL_2	drivers/timer.h	/^#define PWM_CHANNEL_2	/;"	d
PWM_CHANNEL_3	drivers/timer.h	/^#define PWM_CHANNEL_3	/;"	d
PWM_CHANNEL_4	drivers/timer.h	/^#define PWM_CHANNEL_4	/;"	d
PWR_BASE	target/stm32f103xb.h	/^#define PWR_BASE /;"	d
PWR_CR_CSBF_Msk	target/stm32f103xb.h	/^#define PWR_CR_CSBF_Msk /;"	d
PWR_CR_CSBF_Pos	target/stm32f103xb.h	/^#define PWR_CR_CSBF_Pos /;"	d
PWR_CR_CSBF	target/stm32f103xb.h	/^#define PWR_CR_CSBF /;"	d
PWR_CR_CWUF_Msk	target/stm32f103xb.h	/^#define PWR_CR_CWUF_Msk /;"	d
PWR_CR_CWUF_Pos	target/stm32f103xb.h	/^#define PWR_CR_CWUF_Pos /;"	d
PWR_CR_CWUF	target/stm32f103xb.h	/^#define PWR_CR_CWUF /;"	d
PWR_CR_DBP_Msk	target/stm32f103xb.h	/^#define PWR_CR_DBP_Msk /;"	d
PWR_CR_DBP_Pos	target/stm32f103xb.h	/^#define PWR_CR_DBP_Pos /;"	d
PWR_CR_DBP	target/stm32f103xb.h	/^#define PWR_CR_DBP /;"	d
PWR_CR_LPDS_Msk	target/stm32f103xb.h	/^#define PWR_CR_LPDS_Msk /;"	d
PWR_CR_LPDS_Pos	target/stm32f103xb.h	/^#define PWR_CR_LPDS_Pos /;"	d
PWR_CR_LPDS	target/stm32f103xb.h	/^#define PWR_CR_LPDS /;"	d
PWR_CR_PDDS_Msk	target/stm32f103xb.h	/^#define PWR_CR_PDDS_Msk /;"	d
PWR_CR_PDDS_Pos	target/stm32f103xb.h	/^#define PWR_CR_PDDS_Pos /;"	d
PWR_CR_PDDS	target/stm32f103xb.h	/^#define PWR_CR_PDDS /;"	d
PWR_CR_PLS_0	target/stm32f103xb.h	/^#define PWR_CR_PLS_0 /;"	d
PWR_CR_PLS_1	target/stm32f103xb.h	/^#define PWR_CR_PLS_1 /;"	d
PWR_CR_PLS_2V2	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V2 /;"	d
PWR_CR_PLS_2V3	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V3 /;"	d
PWR_CR_PLS_2V4	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V4 /;"	d
PWR_CR_PLS_2V5	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V5 /;"	d
PWR_CR_PLS_2V6	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V6 /;"	d
PWR_CR_PLS_2V7	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V7 /;"	d
PWR_CR_PLS_2V8	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V8 /;"	d
PWR_CR_PLS_2V9	target/stm32f103xb.h	/^#define PWR_CR_PLS_2V9 /;"	d
PWR_CR_PLS_2	target/stm32f103xb.h	/^#define PWR_CR_PLS_2 /;"	d
PWR_CR_PLS_LEV0	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV0 /;"	d
PWR_CR_PLS_LEV1	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV1 /;"	d
PWR_CR_PLS_LEV2	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV2 /;"	d
PWR_CR_PLS_LEV3	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV3 /;"	d
PWR_CR_PLS_LEV4	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV4 /;"	d
PWR_CR_PLS_LEV5	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV5 /;"	d
PWR_CR_PLS_LEV6	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV6 /;"	d
PWR_CR_PLS_LEV7	target/stm32f103xb.h	/^#define PWR_CR_PLS_LEV7 /;"	d
PWR_CR_PLS_Msk	target/stm32f103xb.h	/^#define PWR_CR_PLS_Msk /;"	d
PWR_CR_PLS_Pos	target/stm32f103xb.h	/^#define PWR_CR_PLS_Pos /;"	d
PWR_CR_PLS	target/stm32f103xb.h	/^#define PWR_CR_PLS /;"	d
PWR_CR_PVDE_Msk	target/stm32f103xb.h	/^#define PWR_CR_PVDE_Msk /;"	d
PWR_CR_PVDE_Pos	target/stm32f103xb.h	/^#define PWR_CR_PVDE_Pos /;"	d
PWR_CR_PVDE	target/stm32f103xb.h	/^#define PWR_CR_PVDE /;"	d
PWR_CSR_EWUP_Msk	target/stm32f103xb.h	/^#define PWR_CSR_EWUP_Msk /;"	d
PWR_CSR_EWUP_Pos	target/stm32f103xb.h	/^#define PWR_CSR_EWUP_Pos /;"	d
PWR_CSR_EWUP	target/stm32f103xb.h	/^#define PWR_CSR_EWUP /;"	d
PWR_CSR_PVDO_Msk	target/stm32f103xb.h	/^#define PWR_CSR_PVDO_Msk /;"	d
PWR_CSR_PVDO_Pos	target/stm32f103xb.h	/^#define PWR_CSR_PVDO_Pos /;"	d
PWR_CSR_PVDO	target/stm32f103xb.h	/^#define PWR_CSR_PVDO /;"	d
PWR_CSR_SBF_Msk	target/stm32f103xb.h	/^#define PWR_CSR_SBF_Msk /;"	d
PWR_CSR_SBF_Pos	target/stm32f103xb.h	/^#define PWR_CSR_SBF_Pos /;"	d
PWR_CSR_SBF	target/stm32f103xb.h	/^#define PWR_CSR_SBF /;"	d
PWR_CSR_WUF_Msk	target/stm32f103xb.h	/^#define PWR_CSR_WUF_Msk /;"	d
PWR_CSR_WUF_Pos	target/stm32f103xb.h	/^#define PWR_CSR_WUF_Pos /;"	d
PWR_CSR_WUF	target/stm32f103xb.h	/^#define PWR_CSR_WUF /;"	d
PWR_TypeDef	target/stm32f103xb.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1408
PWR	target/stm32f103xb.h	/^#define PWR /;"	d
PendSV_Handler	Untitled Folder/sys_handlers.c	/^void PendSV_Handler(void)$/;"	f	typeref:typename:void
PendSV_IRQn	target/stm32f103xb.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M3 Pend SV Interrupt                    /;"	e	enum:__anon72c4c37e0103
RCC_AHBENR_CRCEN_Msk	target/stm32f103xb.h	/^#define RCC_AHBENR_CRCEN_Msk /;"	d
RCC_AHBENR_CRCEN_Pos	target/stm32f103xb.h	/^#define RCC_AHBENR_CRCEN_Pos /;"	d
RCC_AHBENR_CRCEN	target/stm32f103xb.h	/^#define RCC_AHBENR_CRCEN /;"	d
RCC_AHBENR_DMA1EN_Msk	target/stm32f103xb.h	/^#define RCC_AHBENR_DMA1EN_Msk /;"	d
RCC_AHBENR_DMA1EN_Pos	target/stm32f103xb.h	/^#define RCC_AHBENR_DMA1EN_Pos /;"	d
RCC_AHBENR_DMA1EN	target/stm32f103xb.h	/^#define RCC_AHBENR_DMA1EN /;"	d
RCC_AHBENR_FLITFEN_Msk	target/stm32f103xb.h	/^#define RCC_AHBENR_FLITFEN_Msk /;"	d
RCC_AHBENR_FLITFEN_Pos	target/stm32f103xb.h	/^#define RCC_AHBENR_FLITFEN_Pos /;"	d
RCC_AHBENR_FLITFEN	target/stm32f103xb.h	/^#define RCC_AHBENR_FLITFEN /;"	d
RCC_AHBENR_SRAMEN_Msk	target/stm32f103xb.h	/^#define RCC_AHBENR_SRAMEN_Msk /;"	d
RCC_AHBENR_SRAMEN_Pos	target/stm32f103xb.h	/^#define RCC_AHBENR_SRAMEN_Pos /;"	d
RCC_AHBENR_SRAMEN	target/stm32f103xb.h	/^#define RCC_AHBENR_SRAMEN /;"	d
RCC_APB1ENR_BKPEN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_BKPEN_Msk /;"	d
RCC_APB1ENR_BKPEN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_BKPEN_Pos /;"	d
RCC_APB1ENR_BKPEN	target/stm32f103xb.h	/^#define RCC_APB1ENR_BKPEN /;"	d
RCC_APB1ENR_CAN1EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_CAN1EN_Msk /;"	d
RCC_APB1ENR_CAN1EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_CAN1EN_Pos /;"	d
RCC_APB1ENR_CAN1EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_CAN1EN /;"	d
RCC_APB1ENR_I2C1EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_I2C1EN_Msk /;"	d
RCC_APB1ENR_I2C1EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_I2C1EN_Pos /;"	d
RCC_APB1ENR_I2C1EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_I2C1EN /;"	d
RCC_APB1ENR_I2C2EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_I2C2EN_Msk /;"	d
RCC_APB1ENR_I2C2EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_I2C2EN_Pos /;"	d
RCC_APB1ENR_I2C2EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_I2C2EN /;"	d
RCC_APB1ENR_PWREN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_PWREN_Msk /;"	d
RCC_APB1ENR_PWREN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_PWREN_Pos /;"	d
RCC_APB1ENR_PWREN	target/stm32f103xb.h	/^#define RCC_APB1ENR_PWREN /;"	d
RCC_APB1ENR_SPI2EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_SPI2EN_Msk /;"	d
RCC_APB1ENR_SPI2EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_SPI2EN_Pos /;"	d
RCC_APB1ENR_SPI2EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_SPI2EN /;"	d
RCC_APB1ENR_TIM2EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM2EN_Msk /;"	d
RCC_APB1ENR_TIM2EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM2EN_Pos /;"	d
RCC_APB1ENR_TIM2EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM2EN /;"	d
RCC_APB1ENR_TIM3EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM3EN_Msk /;"	d
RCC_APB1ENR_TIM3EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM3EN_Pos /;"	d
RCC_APB1ENR_TIM3EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM3EN /;"	d
RCC_APB1ENR_TIM4EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM4EN_Msk /;"	d
RCC_APB1ENR_TIM4EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM4EN_Pos /;"	d
RCC_APB1ENR_TIM4EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_TIM4EN /;"	d
RCC_APB1ENR_USART2EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_USART2EN_Msk /;"	d
RCC_APB1ENR_USART2EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_USART2EN_Pos /;"	d
RCC_APB1ENR_USART2EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_USART2EN /;"	d
RCC_APB1ENR_USART3EN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_USART3EN_Msk /;"	d
RCC_APB1ENR_USART3EN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_USART3EN_Pos /;"	d
RCC_APB1ENR_USART3EN	target/stm32f103xb.h	/^#define RCC_APB1ENR_USART3EN /;"	d
RCC_APB1ENR_USBEN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_USBEN_Msk /;"	d
RCC_APB1ENR_USBEN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_USBEN_Pos /;"	d
RCC_APB1ENR_USBEN	target/stm32f103xb.h	/^#define RCC_APB1ENR_USBEN /;"	d
RCC_APB1ENR_WWDGEN_Msk	target/stm32f103xb.h	/^#define RCC_APB1ENR_WWDGEN_Msk /;"	d
RCC_APB1ENR_WWDGEN_Pos	target/stm32f103xb.h	/^#define RCC_APB1ENR_WWDGEN_Pos /;"	d
RCC_APB1ENR_WWDGEN	target/stm32f103xb.h	/^#define RCC_APB1ENR_WWDGEN /;"	d
RCC_APB1RSTR_BKPRST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_BKPRST_Msk /;"	d
RCC_APB1RSTR_BKPRST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_BKPRST_Pos /;"	d
RCC_APB1RSTR_BKPRST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_BKPRST /;"	d
RCC_APB1RSTR_CAN1RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_CAN1RST_Msk /;"	d
RCC_APB1RSTR_CAN1RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_CAN1RST_Pos /;"	d
RCC_APB1RSTR_CAN1RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_CAN1RST /;"	d
RCC_APB1RSTR_I2C1RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_I2C1RST_Msk /;"	d
RCC_APB1RSTR_I2C1RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_I2C1RST_Pos /;"	d
RCC_APB1RSTR_I2C1RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_I2C1RST /;"	d
RCC_APB1RSTR_I2C2RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_I2C2RST_Msk /;"	d
RCC_APB1RSTR_I2C2RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_I2C2RST_Pos /;"	d
RCC_APB1RSTR_I2C2RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_I2C2RST /;"	d
RCC_APB1RSTR_PWRRST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_PWRRST_Msk /;"	d
RCC_APB1RSTR_PWRRST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_PWRRST_Pos /;"	d
RCC_APB1RSTR_PWRRST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_PWRRST /;"	d
RCC_APB1RSTR_SPI2RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_SPI2RST_Msk /;"	d
RCC_APB1RSTR_SPI2RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_SPI2RST_Pos /;"	d
RCC_APB1RSTR_SPI2RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_SPI2RST /;"	d
RCC_APB1RSTR_TIM2RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM2RST_Msk /;"	d
RCC_APB1RSTR_TIM2RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM2RST_Pos /;"	d
RCC_APB1RSTR_TIM2RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM2RST /;"	d
RCC_APB1RSTR_TIM3RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM3RST_Msk /;"	d
RCC_APB1RSTR_TIM3RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM3RST_Pos /;"	d
RCC_APB1RSTR_TIM3RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM3RST /;"	d
RCC_APB1RSTR_TIM4RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM4RST_Msk /;"	d
RCC_APB1RSTR_TIM4RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM4RST_Pos /;"	d
RCC_APB1RSTR_TIM4RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_TIM4RST /;"	d
RCC_APB1RSTR_USART2RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USART2RST_Msk /;"	d
RCC_APB1RSTR_USART2RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USART2RST_Pos /;"	d
RCC_APB1RSTR_USART2RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USART2RST /;"	d
RCC_APB1RSTR_USART3RST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USART3RST_Msk /;"	d
RCC_APB1RSTR_USART3RST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USART3RST_Pos /;"	d
RCC_APB1RSTR_USART3RST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USART3RST /;"	d
RCC_APB1RSTR_USBRST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USBRST_Msk /;"	d
RCC_APB1RSTR_USBRST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USBRST_Pos /;"	d
RCC_APB1RSTR_USBRST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_USBRST /;"	d
RCC_APB1RSTR_WWDGRST_Msk	target/stm32f103xb.h	/^#define RCC_APB1RSTR_WWDGRST_Msk /;"	d
RCC_APB1RSTR_WWDGRST_Pos	target/stm32f103xb.h	/^#define RCC_APB1RSTR_WWDGRST_Pos /;"	d
RCC_APB1RSTR_WWDGRST	target/stm32f103xb.h	/^#define RCC_APB1RSTR_WWDGRST /;"	d
RCC_APB2ENR_ADC1EN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_ADC1EN_Msk /;"	d
RCC_APB2ENR_ADC1EN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_ADC1EN_Pos /;"	d
RCC_APB2ENR_ADC1EN	target/stm32f103xb.h	/^#define RCC_APB2ENR_ADC1EN /;"	d
RCC_APB2ENR_ADC2EN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_ADC2EN_Msk /;"	d
RCC_APB2ENR_ADC2EN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_ADC2EN_Pos /;"	d
RCC_APB2ENR_ADC2EN	target/stm32f103xb.h	/^#define RCC_APB2ENR_ADC2EN /;"	d
RCC_APB2ENR_AFIOEN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_AFIOEN_Msk /;"	d
RCC_APB2ENR_AFIOEN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_AFIOEN_Pos /;"	d
RCC_APB2ENR_AFIOEN	target/stm32f103xb.h	/^#define RCC_APB2ENR_AFIOEN /;"	d
RCC_APB2ENR_IOPAEN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPAEN_Msk /;"	d
RCC_APB2ENR_IOPAEN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPAEN_Pos /;"	d
RCC_APB2ENR_IOPAEN	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPAEN /;"	d
RCC_APB2ENR_IOPBEN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPBEN_Msk /;"	d
RCC_APB2ENR_IOPBEN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPBEN_Pos /;"	d
RCC_APB2ENR_IOPBEN	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPBEN /;"	d
RCC_APB2ENR_IOPCEN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPCEN_Msk /;"	d
RCC_APB2ENR_IOPCEN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPCEN_Pos /;"	d
RCC_APB2ENR_IOPCEN	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPCEN /;"	d
RCC_APB2ENR_IOPDEN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPDEN_Msk /;"	d
RCC_APB2ENR_IOPDEN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPDEN_Pos /;"	d
RCC_APB2ENR_IOPDEN	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPDEN /;"	d
RCC_APB2ENR_IOPEEN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPEEN_Msk /;"	d
RCC_APB2ENR_IOPEEN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPEEN_Pos /;"	d
RCC_APB2ENR_IOPEEN	target/stm32f103xb.h	/^#define RCC_APB2ENR_IOPEEN /;"	d
RCC_APB2ENR_SPI1EN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_SPI1EN_Msk /;"	d
RCC_APB2ENR_SPI1EN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_SPI1EN_Pos /;"	d
RCC_APB2ENR_SPI1EN	target/stm32f103xb.h	/^#define RCC_APB2ENR_SPI1EN /;"	d
RCC_APB2ENR_TIM1EN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_TIM1EN_Msk /;"	d
RCC_APB2ENR_TIM1EN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_TIM1EN_Pos /;"	d
RCC_APB2ENR_TIM1EN	target/stm32f103xb.h	/^#define RCC_APB2ENR_TIM1EN /;"	d
RCC_APB2ENR_USART1EN_Msk	target/stm32f103xb.h	/^#define RCC_APB2ENR_USART1EN_Msk /;"	d
RCC_APB2ENR_USART1EN_Pos	target/stm32f103xb.h	/^#define RCC_APB2ENR_USART1EN_Pos /;"	d
RCC_APB2ENR_USART1EN	target/stm32f103xb.h	/^#define RCC_APB2ENR_USART1EN /;"	d
RCC_APB2RSTR_ADC1RST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_ADC1RST_Msk /;"	d
RCC_APB2RSTR_ADC1RST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_ADC1RST_Pos /;"	d
RCC_APB2RSTR_ADC1RST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_ADC1RST /;"	d
RCC_APB2RSTR_ADC2RST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_ADC2RST_Msk /;"	d
RCC_APB2RSTR_ADC2RST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_ADC2RST_Pos /;"	d
RCC_APB2RSTR_ADC2RST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_ADC2RST /;"	d
RCC_APB2RSTR_AFIORST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_AFIORST_Msk /;"	d
RCC_APB2RSTR_AFIORST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_AFIORST_Pos /;"	d
RCC_APB2RSTR_AFIORST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_AFIORST /;"	d
RCC_APB2RSTR_IOPARST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPARST_Msk /;"	d
RCC_APB2RSTR_IOPARST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPARST_Pos /;"	d
RCC_APB2RSTR_IOPARST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPARST /;"	d
RCC_APB2RSTR_IOPBRST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPBRST_Msk /;"	d
RCC_APB2RSTR_IOPBRST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPBRST_Pos /;"	d
RCC_APB2RSTR_IOPBRST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPBRST /;"	d
RCC_APB2RSTR_IOPCRST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPCRST_Msk /;"	d
RCC_APB2RSTR_IOPCRST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPCRST_Pos /;"	d
RCC_APB2RSTR_IOPCRST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPCRST /;"	d
RCC_APB2RSTR_IOPDRST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPDRST_Msk /;"	d
RCC_APB2RSTR_IOPDRST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPDRST_Pos /;"	d
RCC_APB2RSTR_IOPDRST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPDRST /;"	d
RCC_APB2RSTR_IOPERST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPERST_Msk /;"	d
RCC_APB2RSTR_IOPERST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPERST_Pos /;"	d
RCC_APB2RSTR_IOPERST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_IOPERST /;"	d
RCC_APB2RSTR_SPI1RST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_SPI1RST_Msk /;"	d
RCC_APB2RSTR_SPI1RST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_SPI1RST_Pos /;"	d
RCC_APB2RSTR_SPI1RST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_SPI1RST /;"	d
RCC_APB2RSTR_TIM1RST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_TIM1RST_Msk /;"	d
RCC_APB2RSTR_TIM1RST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_TIM1RST_Pos /;"	d
RCC_APB2RSTR_TIM1RST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_TIM1RST /;"	d
RCC_APB2RSTR_USART1RST_Msk	target/stm32f103xb.h	/^#define RCC_APB2RSTR_USART1RST_Msk /;"	d
RCC_APB2RSTR_USART1RST_Pos	target/stm32f103xb.h	/^#define RCC_APB2RSTR_USART1RST_Pos /;"	d
RCC_APB2RSTR_USART1RST	target/stm32f103xb.h	/^#define RCC_APB2RSTR_USART1RST /;"	d
RCC_BASE	target/stm32f103xb.h	/^#define RCC_BASE /;"	d
RCC_BDCR_BDRST_Msk	target/stm32f103xb.h	/^#define RCC_BDCR_BDRST_Msk /;"	d
RCC_BDCR_BDRST_Pos	target/stm32f103xb.h	/^#define RCC_BDCR_BDRST_Pos /;"	d
RCC_BDCR_BDRST	target/stm32f103xb.h	/^#define RCC_BDCR_BDRST /;"	d
RCC_BDCR_LSEBYP_Msk	target/stm32f103xb.h	/^#define RCC_BDCR_LSEBYP_Msk /;"	d
RCC_BDCR_LSEBYP_Pos	target/stm32f103xb.h	/^#define RCC_BDCR_LSEBYP_Pos /;"	d
RCC_BDCR_LSEBYP	target/stm32f103xb.h	/^#define RCC_BDCR_LSEBYP /;"	d
RCC_BDCR_LSEON_Msk	target/stm32f103xb.h	/^#define RCC_BDCR_LSEON_Msk /;"	d
RCC_BDCR_LSEON_Pos	target/stm32f103xb.h	/^#define RCC_BDCR_LSEON_Pos /;"	d
RCC_BDCR_LSEON	target/stm32f103xb.h	/^#define RCC_BDCR_LSEON /;"	d
RCC_BDCR_LSERDY_Msk	target/stm32f103xb.h	/^#define RCC_BDCR_LSERDY_Msk /;"	d
RCC_BDCR_LSERDY_Pos	target/stm32f103xb.h	/^#define RCC_BDCR_LSERDY_Pos /;"	d
RCC_BDCR_LSERDY	target/stm32f103xb.h	/^#define RCC_BDCR_LSERDY /;"	d
RCC_BDCR_RTCEN_Msk	target/stm32f103xb.h	/^#define RCC_BDCR_RTCEN_Msk /;"	d
RCC_BDCR_RTCEN_Pos	target/stm32f103xb.h	/^#define RCC_BDCR_RTCEN_Pos /;"	d
RCC_BDCR_RTCEN	target/stm32f103xb.h	/^#define RCC_BDCR_RTCEN /;"	d
RCC_BDCR_RTCSEL_0	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_0 /;"	d
RCC_BDCR_RTCSEL_1	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_1 /;"	d
RCC_BDCR_RTCSEL_HSE	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_HSE /;"	d
RCC_BDCR_RTCSEL_LSE	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_LSE /;"	d
RCC_BDCR_RTCSEL_LSI	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_LSI /;"	d
RCC_BDCR_RTCSEL_Msk	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_Msk /;"	d
RCC_BDCR_RTCSEL_NOCLOCK	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_NOCLOCK /;"	d
RCC_BDCR_RTCSEL_Pos	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL_Pos /;"	d
RCC_BDCR_RTCSEL	target/stm32f103xb.h	/^#define RCC_BDCR_RTCSEL /;"	d
RCC_CFGR_ADCPRE_0	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_0 /;"	d
RCC_CFGR_ADCPRE_1	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_1 /;"	d
RCC_CFGR_ADCPRE_DIV2	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_DIV2 /;"	d
RCC_CFGR_ADCPRE_DIV4	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_DIV4 /;"	d
RCC_CFGR_ADCPRE_DIV6	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_DIV6 /;"	d
RCC_CFGR_ADCPRE_DIV8	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_DIV8 /;"	d
RCC_CFGR_ADCPRE_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_Msk /;"	d
RCC_CFGR_ADCPRE_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE_Pos /;"	d
RCC_CFGR_ADCPRE	target/stm32f103xb.h	/^#define RCC_CFGR_ADCPRE /;"	d
RCC_CFGR_HPRE_0	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_0 /;"	d
RCC_CFGR_HPRE_1	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_1 /;"	d
RCC_CFGR_HPRE_2	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_2 /;"	d
RCC_CFGR_HPRE_3	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_3 /;"	d
RCC_CFGR_HPRE_DIV128	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV128 /;"	d
RCC_CFGR_HPRE_DIV16	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV16 /;"	d
RCC_CFGR_HPRE_DIV1	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV1 /;"	d
RCC_CFGR_HPRE_DIV256	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV256 /;"	d
RCC_CFGR_HPRE_DIV2	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV2 /;"	d
RCC_CFGR_HPRE_DIV4	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV4 /;"	d
RCC_CFGR_HPRE_DIV512	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV512 /;"	d
RCC_CFGR_HPRE_DIV64	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV64 /;"	d
RCC_CFGR_HPRE_DIV8	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_DIV8 /;"	d
RCC_CFGR_HPRE_DIV_128	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_128	/;"	d	file:
RCC_CFGR_HPRE_DIV_128	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_128	/;"	d	file:
RCC_CFGR_HPRE_DIV_16	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_16	/;"	d	file:
RCC_CFGR_HPRE_DIV_16	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_16	/;"	d	file:
RCC_CFGR_HPRE_DIV_256	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_256	/;"	d	file:
RCC_CFGR_HPRE_DIV_256	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_256	/;"	d	file:
RCC_CFGR_HPRE_DIV_2	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_2	/;"	d	file:
RCC_CFGR_HPRE_DIV_2	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_2	/;"	d	file:
RCC_CFGR_HPRE_DIV_4	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_4	/;"	d	file:
RCC_CFGR_HPRE_DIV_4	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_4	/;"	d	file:
RCC_CFGR_HPRE_DIV_512	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_512	/;"	d	file:
RCC_CFGR_HPRE_DIV_512	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_512	/;"	d	file:
RCC_CFGR_HPRE_DIV_64	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_64	/;"	d	file:
RCC_CFGR_HPRE_DIV_64	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_64	/;"	d	file:
RCC_CFGR_HPRE_DIV_8	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_8	/;"	d	file:
RCC_CFGR_HPRE_DIV_8	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_8	/;"	d	file:
RCC_CFGR_HPRE_DIV_NONE	Untitled Folder/rcc.c	/^#define RCC_CFGR_HPRE_DIV_NONE	/;"	d	file:
RCC_CFGR_HPRE_DIV_NONE	drivers/rcc.c	/^#define RCC_CFGR_HPRE_DIV_NONE	/;"	d	file:
RCC_CFGR_HPRE_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_Msk /;"	d
RCC_CFGR_HPRE_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE_Pos /;"	d
RCC_CFGR_HPRE	target/stm32f103xb.h	/^#define RCC_CFGR_HPRE /;"	d
RCC_CFGR_MCOSEL_0	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_0 /;"	d
RCC_CFGR_MCOSEL_1	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_1 /;"	d
RCC_CFGR_MCOSEL_2	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_2 /;"	d
RCC_CFGR_MCOSEL_HSE	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_HSE /;"	d
RCC_CFGR_MCOSEL_HSI	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_HSI /;"	d
RCC_CFGR_MCOSEL_NOCLOCK	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_NOCLOCK /;"	d
RCC_CFGR_MCOSEL_PLL_DIV2	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_PLL_DIV2 /;"	d
RCC_CFGR_MCOSEL_SYSCLK	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL_SYSCLK /;"	d
RCC_CFGR_MCOSEL	target/stm32f103xb.h	/^ #define RCC_CFGR_MCOSEL /;"	d
RCC_CFGR_MCO_0	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_0 /;"	d
RCC_CFGR_MCO_1	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_1 /;"	d
RCC_CFGR_MCO_2	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_2 /;"	d
RCC_CFGR_MCO_HSE	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_HSE /;"	d
RCC_CFGR_MCO_HSI	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_HSI /;"	d
RCC_CFGR_MCO_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_Msk /;"	d
RCC_CFGR_MCO_NOCLOCK	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_NOCLOCK /;"	d
RCC_CFGR_MCO_PLLCLK_DIV2	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_PLLCLK_DIV2 /;"	d
RCC_CFGR_MCO_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_Pos /;"	d
RCC_CFGR_MCO_SYSCLK	target/stm32f103xb.h	/^#define RCC_CFGR_MCO_SYSCLK /;"	d
RCC_CFGR_MCO	target/stm32f103xb.h	/^#define RCC_CFGR_MCO /;"	d
RCC_CFGR_PLLMULL10_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL10_Msk /;"	d
RCC_CFGR_PLLMULL10_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL10_Pos /;"	d
RCC_CFGR_PLLMULL10	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL10 /;"	d
RCC_CFGR_PLLMULL11_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL11_Msk /;"	d
RCC_CFGR_PLLMULL11_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL11_Pos /;"	d
RCC_CFGR_PLLMULL11	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL11 /;"	d
RCC_CFGR_PLLMULL12_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL12_Msk /;"	d
RCC_CFGR_PLLMULL12_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL12_Pos /;"	d
RCC_CFGR_PLLMULL12	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL12 /;"	d
RCC_CFGR_PLLMULL13_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL13_Msk /;"	d
RCC_CFGR_PLLMULL13_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL13_Pos /;"	d
RCC_CFGR_PLLMULL13	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL13 /;"	d
RCC_CFGR_PLLMULL14_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL14_Msk /;"	d
RCC_CFGR_PLLMULL14_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL14_Pos /;"	d
RCC_CFGR_PLLMULL14	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL14 /;"	d
RCC_CFGR_PLLMULL15_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL15_Msk /;"	d
RCC_CFGR_PLLMULL15_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL15_Pos /;"	d
RCC_CFGR_PLLMULL15	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL15 /;"	d
RCC_CFGR_PLLMULL16_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL16_Msk /;"	d
RCC_CFGR_PLLMULL16_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL16_Pos /;"	d
RCC_CFGR_PLLMULL16	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL16 /;"	d
RCC_CFGR_PLLMULL2	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL2 /;"	d
RCC_CFGR_PLLMULL3_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL3_Msk /;"	d
RCC_CFGR_PLLMULL3_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL3_Pos /;"	d
RCC_CFGR_PLLMULL3	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL3 /;"	d
RCC_CFGR_PLLMULL4_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL4_Msk /;"	d
RCC_CFGR_PLLMULL4_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL4_Pos /;"	d
RCC_CFGR_PLLMULL4	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL4 /;"	d
RCC_CFGR_PLLMULL5_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL5_Msk /;"	d
RCC_CFGR_PLLMULL5_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL5_Pos /;"	d
RCC_CFGR_PLLMULL5	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL5 /;"	d
RCC_CFGR_PLLMULL6_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL6_Msk /;"	d
RCC_CFGR_PLLMULL6_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL6_Pos /;"	d
RCC_CFGR_PLLMULL6	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL6 /;"	d
RCC_CFGR_PLLMULL7_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL7_Msk /;"	d
RCC_CFGR_PLLMULL7_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL7_Pos /;"	d
RCC_CFGR_PLLMULL7	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL7 /;"	d
RCC_CFGR_PLLMULL8_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL8_Msk /;"	d
RCC_CFGR_PLLMULL8_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL8_Pos /;"	d
RCC_CFGR_PLLMULL8	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL8 /;"	d
RCC_CFGR_PLLMULL9_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL9_Msk /;"	d
RCC_CFGR_PLLMULL9_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL9_Pos /;"	d
RCC_CFGR_PLLMULL9	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL9 /;"	d
RCC_CFGR_PLLMULL_0	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL_0 /;"	d
RCC_CFGR_PLLMULL_1	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL_1 /;"	d
RCC_CFGR_PLLMULL_2	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL_2 /;"	d
RCC_CFGR_PLLMULL_3	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL_3 /;"	d
RCC_CFGR_PLLMULL_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL_Msk /;"	d
RCC_CFGR_PLLMULL_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL_Pos /;"	d
RCC_CFGR_PLLMULL	target/stm32f103xb.h	/^#define RCC_CFGR_PLLMULL /;"	d
RCC_CFGR_PLLMUL	drivers/rcc.c	/^#define RCC_CFGR_PLLMUL(/;"	d	file:
RCC_CFGR_PLLSRC_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLSRC_Msk /;"	d
RCC_CFGR_PLLSRC_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLSRC_Pos /;"	d
RCC_CFGR_PLLSRC	target/stm32f103xb.h	/^#define RCC_CFGR_PLLSRC /;"	d
RCC_CFGR_PLLXTPRE_HSE_DIV2	target/stm32f103xb.h	/^#define RCC_CFGR_PLLXTPRE_HSE_DIV2 /;"	d
RCC_CFGR_PLLXTPRE_HSE	target/stm32f103xb.h	/^#define RCC_CFGR_PLLXTPRE_HSE /;"	d
RCC_CFGR_PLLXTPRE_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PLLXTPRE_Msk /;"	d
RCC_CFGR_PLLXTPRE_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PLLXTPRE_Pos /;"	d
RCC_CFGR_PLLXTPRE	target/stm32f103xb.h	/^#define RCC_CFGR_PLLXTPRE /;"	d
RCC_CFGR_PPRE1_0	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_0 /;"	d
RCC_CFGR_PPRE1_1	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_1 /;"	d
RCC_CFGR_PPRE1_2	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_2 /;"	d
RCC_CFGR_PPRE1_DIV16	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_DIV16 /;"	d
RCC_CFGR_PPRE1_DIV1	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_DIV1 /;"	d
RCC_CFGR_PPRE1_DIV2	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_DIV2 /;"	d
RCC_CFGR_PPRE1_DIV4	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_DIV4 /;"	d
RCC_CFGR_PPRE1_DIV8	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_DIV8 /;"	d
RCC_CFGR_PPRE1_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_Msk /;"	d
RCC_CFGR_PPRE1_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1_Pos /;"	d
RCC_CFGR_PPRE1	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE1 /;"	d
RCC_CFGR_PPRE2_0	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_0 /;"	d
RCC_CFGR_PPRE2_1	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_1 /;"	d
RCC_CFGR_PPRE2_2	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_2 /;"	d
RCC_CFGR_PPRE2_DIV16	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_DIV16 /;"	d
RCC_CFGR_PPRE2_DIV1	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_DIV1 /;"	d
RCC_CFGR_PPRE2_DIV2	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_DIV2 /;"	d
RCC_CFGR_PPRE2_DIV4	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_DIV4 /;"	d
RCC_CFGR_PPRE2_DIV8	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_DIV8 /;"	d
RCC_CFGR_PPRE2_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_Msk /;"	d
RCC_CFGR_PPRE2_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2_Pos /;"	d
RCC_CFGR_PPRE2	target/stm32f103xb.h	/^#define RCC_CFGR_PPRE2 /;"	d
RCC_CFGR_PPRE_DIV_16	Untitled Folder/rcc.c	/^#define RCC_CFGR_PPRE_DIV_16	/;"	d	file:
RCC_CFGR_PPRE_DIV_16	drivers/rcc.c	/^#define RCC_CFGR_PPRE_DIV_16	/;"	d	file:
RCC_CFGR_PPRE_DIV_2	Untitled Folder/rcc.c	/^#define RCC_CFGR_PPRE_DIV_2	/;"	d	file:
RCC_CFGR_PPRE_DIV_2	drivers/rcc.c	/^#define RCC_CFGR_PPRE_DIV_2	/;"	d	file:
RCC_CFGR_PPRE_DIV_4	Untitled Folder/rcc.c	/^#define RCC_CFGR_PPRE_DIV_4	/;"	d	file:
RCC_CFGR_PPRE_DIV_4	drivers/rcc.c	/^#define RCC_CFGR_PPRE_DIV_4	/;"	d	file:
RCC_CFGR_PPRE_DIV_8	Untitled Folder/rcc.c	/^#define RCC_CFGR_PPRE_DIV_8	/;"	d	file:
RCC_CFGR_PPRE_DIV_8	drivers/rcc.c	/^#define RCC_CFGR_PPRE_DIV_8	/;"	d	file:
RCC_CFGR_PPRE_DIV_NONE	Untitled Folder/rcc.c	/^#define RCC_CFGR_PPRE_DIV_NONE	/;"	d	file:
RCC_CFGR_PPRE_DIV_NONE	drivers/rcc.c	/^#define RCC_CFGR_PPRE_DIV_NONE	/;"	d	file:
RCC_CFGR_SWS_0	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_0 /;"	d
RCC_CFGR_SWS_1	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_1 /;"	d
RCC_CFGR_SWS_HSE	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_HSE /;"	d
RCC_CFGR_SWS_HSI	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_HSI /;"	d
RCC_CFGR_SWS_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_Msk /;"	d
RCC_CFGR_SWS_PLL	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_PLL /;"	d
RCC_CFGR_SWS_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_SWS_Pos /;"	d
RCC_CFGR_SWS	target/stm32f103xb.h	/^#define RCC_CFGR_SWS /;"	d
RCC_CFGR_SW_0	target/stm32f103xb.h	/^#define RCC_CFGR_SW_0 /;"	d
RCC_CFGR_SW_1	target/stm32f103xb.h	/^#define RCC_CFGR_SW_1 /;"	d
RCC_CFGR_SW_HSE	target/stm32f103xb.h	/^#define RCC_CFGR_SW_HSE /;"	d
RCC_CFGR_SW_HSI	target/stm32f103xb.h	/^#define RCC_CFGR_SW_HSI /;"	d
RCC_CFGR_SW_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_SW_Msk /;"	d
RCC_CFGR_SW_PLL	target/stm32f103xb.h	/^#define RCC_CFGR_SW_PLL /;"	d
RCC_CFGR_SW_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_SW_Pos /;"	d
RCC_CFGR_SW	target/stm32f103xb.h	/^#define RCC_CFGR_SW /;"	d
RCC_CFGR_USBPRE_Msk	target/stm32f103xb.h	/^#define RCC_CFGR_USBPRE_Msk /;"	d
RCC_CFGR_USBPRE_Pos	target/stm32f103xb.h	/^#define RCC_CFGR_USBPRE_Pos /;"	d
RCC_CFGR_USBPRE	target/stm32f103xb.h	/^#define RCC_CFGR_USBPRE /;"	d
RCC_CIR_CSSC_Msk	target/stm32f103xb.h	/^#define RCC_CIR_CSSC_Msk /;"	d
RCC_CIR_CSSC_Pos	target/stm32f103xb.h	/^#define RCC_CIR_CSSC_Pos /;"	d
RCC_CIR_CSSC	target/stm32f103xb.h	/^#define RCC_CIR_CSSC /;"	d
RCC_CIR_CSSF_Msk	target/stm32f103xb.h	/^#define RCC_CIR_CSSF_Msk /;"	d
RCC_CIR_CSSF_Pos	target/stm32f103xb.h	/^#define RCC_CIR_CSSF_Pos /;"	d
RCC_CIR_CSSF	target/stm32f103xb.h	/^#define RCC_CIR_CSSF /;"	d
RCC_CIR_HSERDYC_Msk	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYC_Msk /;"	d
RCC_CIR_HSERDYC_Pos	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYC_Pos /;"	d
RCC_CIR_HSERDYC	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYC /;"	d
RCC_CIR_HSERDYF_Msk	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYF_Msk /;"	d
RCC_CIR_HSERDYF_Pos	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYF_Pos /;"	d
RCC_CIR_HSERDYF	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYF /;"	d
RCC_CIR_HSERDYIE_Msk	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYIE_Msk /;"	d
RCC_CIR_HSERDYIE_Pos	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYIE_Pos /;"	d
RCC_CIR_HSERDYIE	target/stm32f103xb.h	/^#define RCC_CIR_HSERDYIE /;"	d
RCC_CIR_HSIRDYC_Msk	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYC_Msk /;"	d
RCC_CIR_HSIRDYC_Pos	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYC_Pos /;"	d
RCC_CIR_HSIRDYC	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYC /;"	d
RCC_CIR_HSIRDYF_Msk	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYF_Msk /;"	d
RCC_CIR_HSIRDYF_Pos	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYF_Pos /;"	d
RCC_CIR_HSIRDYF	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYF /;"	d
RCC_CIR_HSIRDYIE_Msk	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYIE_Msk /;"	d
RCC_CIR_HSIRDYIE_Pos	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYIE_Pos /;"	d
RCC_CIR_HSIRDYIE	target/stm32f103xb.h	/^#define RCC_CIR_HSIRDYIE /;"	d
RCC_CIR_LSERDYC_Msk	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYC_Msk /;"	d
RCC_CIR_LSERDYC_Pos	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYC_Pos /;"	d
RCC_CIR_LSERDYC	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYC /;"	d
RCC_CIR_LSERDYF_Msk	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYF_Msk /;"	d
RCC_CIR_LSERDYF_Pos	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYF_Pos /;"	d
RCC_CIR_LSERDYF	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYF /;"	d
RCC_CIR_LSERDYIE_Msk	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYIE_Msk /;"	d
RCC_CIR_LSERDYIE_Pos	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYIE_Pos /;"	d
RCC_CIR_LSERDYIE	target/stm32f103xb.h	/^#define RCC_CIR_LSERDYIE /;"	d
RCC_CIR_LSIRDYC_Msk	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYC_Msk /;"	d
RCC_CIR_LSIRDYC_Pos	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYC_Pos /;"	d
RCC_CIR_LSIRDYC	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYC /;"	d
RCC_CIR_LSIRDYF_Msk	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYF_Msk /;"	d
RCC_CIR_LSIRDYF_Pos	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYF_Pos /;"	d
RCC_CIR_LSIRDYF	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYF /;"	d
RCC_CIR_LSIRDYIE_Msk	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYIE_Msk /;"	d
RCC_CIR_LSIRDYIE_Pos	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYIE_Pos /;"	d
RCC_CIR_LSIRDYIE	target/stm32f103xb.h	/^#define RCC_CIR_LSIRDYIE /;"	d
RCC_CIR_PLLRDYC_Msk	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYC_Msk /;"	d
RCC_CIR_PLLRDYC_Pos	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYC_Pos /;"	d
RCC_CIR_PLLRDYC	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYC /;"	d
RCC_CIR_PLLRDYF_Msk	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYF_Msk /;"	d
RCC_CIR_PLLRDYF_Pos	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYF_Pos /;"	d
RCC_CIR_PLLRDYF	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYF /;"	d
RCC_CIR_PLLRDYIE_Msk	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYIE_Msk /;"	d
RCC_CIR_PLLRDYIE_Pos	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYIE_Pos /;"	d
RCC_CIR_PLLRDYIE	target/stm32f103xb.h	/^#define RCC_CIR_PLLRDYIE /;"	d
RCC_CR_CSSON_Msk	target/stm32f103xb.h	/^#define RCC_CR_CSSON_Msk /;"	d
RCC_CR_CSSON_Pos	target/stm32f103xb.h	/^#define RCC_CR_CSSON_Pos /;"	d
RCC_CR_CSSON	target/stm32f103xb.h	/^#define RCC_CR_CSSON /;"	d
RCC_CR_HSEBYP_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSEBYP_Msk /;"	d
RCC_CR_HSEBYP_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSEBYP_Pos /;"	d
RCC_CR_HSEBYP	target/stm32f103xb.h	/^#define RCC_CR_HSEBYP /;"	d
RCC_CR_HSEON_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSEON_Msk /;"	d
RCC_CR_HSEON_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSEON_Pos /;"	d
RCC_CR_HSEON	target/stm32f103xb.h	/^#define RCC_CR_HSEON /;"	d
RCC_CR_HSERDY_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSERDY_Msk /;"	d
RCC_CR_HSERDY_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSERDY_Pos /;"	d
RCC_CR_HSERDY	target/stm32f103xb.h	/^#define RCC_CR_HSERDY /;"	d
RCC_CR_HSICAL_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSICAL_Msk /;"	d
RCC_CR_HSICAL_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSICAL_Pos /;"	d
RCC_CR_HSICAL	target/stm32f103xb.h	/^#define RCC_CR_HSICAL /;"	d
RCC_CR_HSION_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSION_Msk /;"	d
RCC_CR_HSION_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSION_Pos /;"	d
RCC_CR_HSION	target/stm32f103xb.h	/^#define RCC_CR_HSION /;"	d
RCC_CR_HSIRDY_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSIRDY_Msk /;"	d
RCC_CR_HSIRDY_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSIRDY_Pos /;"	d
RCC_CR_HSIRDY	target/stm32f103xb.h	/^#define RCC_CR_HSIRDY /;"	d
RCC_CR_HSITRIM_Msk	target/stm32f103xb.h	/^#define RCC_CR_HSITRIM_Msk /;"	d
RCC_CR_HSITRIM_Pos	target/stm32f103xb.h	/^#define RCC_CR_HSITRIM_Pos /;"	d
RCC_CR_HSITRIM	target/stm32f103xb.h	/^#define RCC_CR_HSITRIM /;"	d
RCC_CR_PLLON_Msk	target/stm32f103xb.h	/^#define RCC_CR_PLLON_Msk /;"	d
RCC_CR_PLLON_Pos	target/stm32f103xb.h	/^#define RCC_CR_PLLON_Pos /;"	d
RCC_CR_PLLON	target/stm32f103xb.h	/^#define RCC_CR_PLLON /;"	d
RCC_CR_PLLRDY_Msk	target/stm32f103xb.h	/^#define RCC_CR_PLLRDY_Msk /;"	d
RCC_CR_PLLRDY_Pos	target/stm32f103xb.h	/^#define RCC_CR_PLLRDY_Pos /;"	d
RCC_CR_PLLRDY	target/stm32f103xb.h	/^#define RCC_CR_PLLRDY /;"	d
RCC_CSR_IWDGRSTF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_IWDGRSTF_Msk /;"	d
RCC_CSR_IWDGRSTF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_IWDGRSTF_Pos /;"	d
RCC_CSR_IWDGRSTF	target/stm32f103xb.h	/^#define RCC_CSR_IWDGRSTF /;"	d
RCC_CSR_LPWRRSTF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_LPWRRSTF_Msk /;"	d
RCC_CSR_LPWRRSTF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_LPWRRSTF_Pos /;"	d
RCC_CSR_LPWRRSTF	target/stm32f103xb.h	/^#define RCC_CSR_LPWRRSTF /;"	d
RCC_CSR_LSION_Msk	target/stm32f103xb.h	/^#define RCC_CSR_LSION_Msk /;"	d
RCC_CSR_LSION_Pos	target/stm32f103xb.h	/^#define RCC_CSR_LSION_Pos /;"	d
RCC_CSR_LSION	target/stm32f103xb.h	/^#define RCC_CSR_LSION /;"	d
RCC_CSR_LSIRDY_Msk	target/stm32f103xb.h	/^#define RCC_CSR_LSIRDY_Msk /;"	d
RCC_CSR_LSIRDY_Pos	target/stm32f103xb.h	/^#define RCC_CSR_LSIRDY_Pos /;"	d
RCC_CSR_LSIRDY	target/stm32f103xb.h	/^#define RCC_CSR_LSIRDY /;"	d
RCC_CSR_PINRSTF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_PINRSTF_Msk /;"	d
RCC_CSR_PINRSTF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_PINRSTF_Pos /;"	d
RCC_CSR_PINRSTF	target/stm32f103xb.h	/^#define RCC_CSR_PINRSTF /;"	d
RCC_CSR_PORRSTF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_PORRSTF_Msk /;"	d
RCC_CSR_PORRSTF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_PORRSTF_Pos /;"	d
RCC_CSR_PORRSTF	target/stm32f103xb.h	/^#define RCC_CSR_PORRSTF /;"	d
RCC_CSR_RMVF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_RMVF_Msk /;"	d
RCC_CSR_RMVF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_RMVF_Pos /;"	d
RCC_CSR_RMVF	target/stm32f103xb.h	/^#define RCC_CSR_RMVF /;"	d
RCC_CSR_SFTRSTF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_SFTRSTF_Msk /;"	d
RCC_CSR_SFTRSTF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_SFTRSTF_Pos /;"	d
RCC_CSR_SFTRSTF	target/stm32f103xb.h	/^#define RCC_CSR_SFTRSTF /;"	d
RCC_CSR_WWDGRSTF_Msk	target/stm32f103xb.h	/^#define RCC_CSR_WWDGRSTF_Msk /;"	d
RCC_CSR_WWDGRSTF_Pos	target/stm32f103xb.h	/^#define RCC_CSR_WWDGRSTF_Pos /;"	d
RCC_CSR_WWDGRSTF	target/stm32f103xb.h	/^#define RCC_CSR_WWDGRSTF /;"	d
RCC_HSE_MAX	target/stm32f103xb.h	/^#define RCC_HSE_MAX /;"	d
RCC_HSE_MIN	target/stm32f103xb.h	/^#define RCC_HSE_MIN /;"	d
RCC_HSE	Untitled Folder/rcc.c	/^	RCC_HSE,$/;"	e	enum:rcc_osc	file:
RCC_HSE	drivers/rcc.c	/^	RCC_HSE,$/;"	e	enum:rcc_osc	file:
RCC_HSI	Untitled Folder/rcc.c	/^	RCC_HSI,$/;"	e	enum:rcc_osc	file:
RCC_HSI	drivers/rcc.c	/^	RCC_HSI,$/;"	e	enum:rcc_osc	file:
RCC_IRQn	target/stm32f103xb.h	/^  RCC_IRQn                    = 5,      \/*!< RCC global Interrupt                              /;"	e	enum:__anon72c4c37e0103
RCC_LSE	Untitled Folder/rcc.c	/^	RCC_LSE$/;"	e	enum:rcc_osc	file:
RCC_LSE	drivers/rcc.c	/^	RCC_LSE$/;"	e	enum:rcc_osc	file:
RCC_LSI	Untitled Folder/rcc.c	/^	RCC_LSI,$/;"	e	enum:rcc_osc	file:
RCC_LSI	drivers/rcc.c	/^	RCC_LSI,$/;"	e	enum:rcc_osc	file:
RCC_MAX_FREQUENCY	target/stm32f103xb.h	/^#define RCC_MAX_FREQUENCY /;"	d
RCC_PLLI2S	Untitled Folder/rcc.c	/^	RCC_PLLI2S,$/;"	e	enum:rcc_osc	file:
RCC_PLL	Untitled Folder/rcc.c	/^	RCC_PLL,$/;"	e	enum:rcc_osc	file:
RCC_PLL	drivers/rcc.c	/^	RCC_PLL,$/;"	e	enum:rcc_osc	file:
RCC_TypeDef	target/stm32f103xb.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1508
RCC	target/stm32f103xb.h	/^#define RCC /;"	d
RCR	target/stm32f103xb.h	/^  __IO uint32_t RCR;             \/*!< TIM  repetition counter register,            Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
RDHR	target/stm32f103xb.h	/^  __IO uint32_t RDHR;$/;"	m	struct:__anon72c4c37e0608	typeref:typename:__IO uint32_t
RDLR	target/stm32f103xb.h	/^  __IO uint32_t RDLR;$/;"	m	struct:__anon72c4c37e0608	typeref:typename:__IO uint32_t
RDP_KEY_Msk	target/stm32f103xb.h	/^#define RDP_KEY_Msk /;"	d
RDP_KEY_Pos	target/stm32f103xb.h	/^#define RDP_KEY_Pos /;"	d
RDP_KEY	target/stm32f103xb.h	/^#define RDP_KEY /;"	d
RDP	target/stm32f103xb.h	/^  __IO uint16_t RDP;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
RDTR	target/stm32f103xb.h	/^  __IO uint32_t RDTR;$/;"	m	struct:__anon72c4c37e0608	typeref:typename:__IO uint32_t
READ_BIT	target/stm32f1xx.h	/^#define READ_BIT(/;"	d
READ_REG	target/stm32f1xx.h	/^#define READ_REG(/;"	d
RESERVED0	target/stm32f103xb.h	/^  __IO uint16_t RESERVED0;            \/*!< Reserved *\/     $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED0	target/stm32f103xb.h	/^  uint32_t  RESERVED0;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:uint32_t
RESERVED0	target/stm32f103xb.h	/^  uint32_t  RESERVED0[2];$/;"	m	struct:__anon72c4c37e1708	typeref:typename:uint32_t[2]
RESERVED0	target/stm32f103xb.h	/^  uint32_t  RESERVED0[88];$/;"	m	struct:__anon72c4c37e0808	typeref:typename:uint32_t[88]
RESERVED0	target/stm32f103xb.h	/^  uint32_t RESERVED0;$/;"	m	struct:__anon72c4c37e1108	typeref:typename:uint32_t
RESERVED0	target/stm32f103xb.h	/^  uint8_t       RESERVED0;    \/*!< Reserved,                                    Address offset:/;"	m	struct:__anon72c4c37e0908	typeref:typename:uint8_t
RESERVED1	target/stm32f103xb.h	/^  __IO uint16_t RESERVED1;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED1	target/stm32f103xb.h	/^  uint16_t      RESERVED1;    \/*!< Reserved,                                    Address offset:/;"	m	struct:__anon72c4c37e0908	typeref:typename:uint16_t
RESERVED1	target/stm32f103xb.h	/^  uint32_t  RESERVED1[12];$/;"	m	struct:__anon72c4c37e0808	typeref:typename:uint32_t[12]
RESERVED1	target/stm32f103xb.h	/^  uint32_t  RESERVED1[13];$/;"	m	struct:__anon72c4c37e1708	typeref:typename:uint32_t[13]
RESERVED2	target/stm32f103xb.h	/^  __IO uint16_t RESERVED2;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED2	target/stm32f103xb.h	/^  uint32_t  RESERVED2;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:uint32_t
RESERVED3	target/stm32f103xb.h	/^  __IO uint16_t RESERVED3;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED3	target/stm32f103xb.h	/^  uint32_t  RESERVED3;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:uint32_t
RESERVED4	target/stm32f103xb.h	/^  __IO uint16_t RESERVED4;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED4	target/stm32f103xb.h	/^  uint32_t  RESERVED4;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:uint32_t
RESERVED5	target/stm32f103xb.h	/^  __IO uint16_t RESERVED5;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED5	target/stm32f103xb.h	/^  uint32_t  RESERVED5[8];$/;"	m	struct:__anon72c4c37e0808	typeref:typename:uint32_t[8]
RESERVED6	target/stm32f103xb.h	/^  __IO uint16_t RESERVED6;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED7	target/stm32f103xb.h	/^  __IO uint16_t RESERVED7[17];        \/*!< Reserved *\/     $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t[17]
RESERVED8	target/stm32f103xb.h	/^  __IO uint16_t RESERVED8;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED9	target/stm32f103xb.h	/^  __IO uint16_t RESERVED9;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVEDA	target/stm32f103xb.h	/^  __IO uint16_t RESERVEDA;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVEDB	target/stm32f103xb.h	/^  __IO uint16_t RESERVEDB;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVEDC	target/stm32f103xb.h	/^  __IO uint16_t RESERVEDC;            \/*!< Reserved *\/       $/;"	m	struct:__anon72c4c37e1b08	typeref:typename:__IO uint16_t
RESERVED	target/stm32f103xb.h	/^  __IO uint32_t RESERVED;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
RESERVED	target/stm32f103xb.h	/^  uint32_t  RESERVED[16];$/;"	m	struct:__anon72c4c37e0308	typeref:typename:uint32_t[16]
RESET	target/stm32f1xx.h	/^  RESET = 0, $/;"	e	enum:__anonbccbea710103
RESP1	target/stm32f103xb.h	/^  __I uint32_t RESP1;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
RESP2	target/stm32f103xb.h	/^  __I uint32_t RESP2;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
RESP3	target/stm32f103xb.h	/^  __I uint32_t RESP3;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
RESP4	target/stm32f103xb.h	/^  __I uint32_t RESP4;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
RESPCMD	target/stm32f103xb.h	/^  __I uint32_t RESPCMD;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
RF0R	target/stm32f103xb.h	/^  __IO uint32_t RF0R;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
RF1R	target/stm32f103xb.h	/^  __IO uint32_t RF1R;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
RIR	target/stm32f103xb.h	/^  __IO uint32_t RIR;$/;"	m	struct:__anon72c4c37e0608	typeref:typename:__IO uint32_t
RLR	target/stm32f103xb.h	/^  __IO uint32_t RLR;          \/*!< Reload register,                             Address offset:/;"	m	struct:__anon72c4c37e1308	typeref:typename:__IO uint32_t
RTCCR	target/stm32f103xb.h	/^  __IO uint32_t RTCCR;$/;"	m	struct:__anon72c4c37e0408	typeref:typename:__IO uint32_t
RTC_ALRH_RTC_ALR_Msk	target/stm32f103xb.h	/^#define RTC_ALRH_RTC_ALR_Msk /;"	d
RTC_ALRH_RTC_ALR_Pos	target/stm32f103xb.h	/^#define RTC_ALRH_RTC_ALR_Pos /;"	d
RTC_ALRH_RTC_ALR	target/stm32f103xb.h	/^#define RTC_ALRH_RTC_ALR /;"	d
RTC_ALRL_RTC_ALR_Msk	target/stm32f103xb.h	/^#define RTC_ALRL_RTC_ALR_Msk /;"	d
RTC_ALRL_RTC_ALR_Pos	target/stm32f103xb.h	/^#define RTC_ALRL_RTC_ALR_Pos /;"	d
RTC_ALRL_RTC_ALR	target/stm32f103xb.h	/^#define RTC_ALRL_RTC_ALR /;"	d
RTC_Alarm_IRQn	target/stm32f103xb.h	/^  RTC_Alarm_IRQn              = 41,     \/*!< RTC Alarm through EXTI Line Interrupt             /;"	e	enum:__anon72c4c37e0103
RTC_BASE	target/stm32f103xb.h	/^#define RTC_BASE /;"	d
RTC_BKP_NUMBER	target/stm32f103xb.h	/^#define RTC_BKP_NUMBER /;"	d
RTC_CNTH_RTC_CNT_Msk	target/stm32f103xb.h	/^#define RTC_CNTH_RTC_CNT_Msk /;"	d
RTC_CNTH_RTC_CNT_Pos	target/stm32f103xb.h	/^#define RTC_CNTH_RTC_CNT_Pos /;"	d
RTC_CNTH_RTC_CNT	target/stm32f103xb.h	/^#define RTC_CNTH_RTC_CNT /;"	d
RTC_CNTL_RTC_CNT_Msk	target/stm32f103xb.h	/^#define RTC_CNTL_RTC_CNT_Msk /;"	d
RTC_CNTL_RTC_CNT_Pos	target/stm32f103xb.h	/^#define RTC_CNTL_RTC_CNT_Pos /;"	d
RTC_CNTL_RTC_CNT	target/stm32f103xb.h	/^#define RTC_CNTL_RTC_CNT /;"	d
RTC_CRH_ALRIE_Msk	target/stm32f103xb.h	/^#define RTC_CRH_ALRIE_Msk /;"	d
RTC_CRH_ALRIE_Pos	target/stm32f103xb.h	/^#define RTC_CRH_ALRIE_Pos /;"	d
RTC_CRH_ALRIE	target/stm32f103xb.h	/^#define RTC_CRH_ALRIE /;"	d
RTC_CRH_OWIE_Msk	target/stm32f103xb.h	/^#define RTC_CRH_OWIE_Msk /;"	d
RTC_CRH_OWIE_Pos	target/stm32f103xb.h	/^#define RTC_CRH_OWIE_Pos /;"	d
RTC_CRH_OWIE	target/stm32f103xb.h	/^#define RTC_CRH_OWIE /;"	d
RTC_CRH_SECIE_Msk	target/stm32f103xb.h	/^#define RTC_CRH_SECIE_Msk /;"	d
RTC_CRH_SECIE_Pos	target/stm32f103xb.h	/^#define RTC_CRH_SECIE_Pos /;"	d
RTC_CRH_SECIE	target/stm32f103xb.h	/^#define RTC_CRH_SECIE /;"	d
RTC_CRL_ALRF_Msk	target/stm32f103xb.h	/^#define RTC_CRL_ALRF_Msk /;"	d
RTC_CRL_ALRF_Pos	target/stm32f103xb.h	/^#define RTC_CRL_ALRF_Pos /;"	d
RTC_CRL_ALRF	target/stm32f103xb.h	/^#define RTC_CRL_ALRF /;"	d
RTC_CRL_CNF_Msk	target/stm32f103xb.h	/^#define RTC_CRL_CNF_Msk /;"	d
RTC_CRL_CNF_Pos	target/stm32f103xb.h	/^#define RTC_CRL_CNF_Pos /;"	d
RTC_CRL_CNF	target/stm32f103xb.h	/^#define RTC_CRL_CNF /;"	d
RTC_CRL_OWF_Msk	target/stm32f103xb.h	/^#define RTC_CRL_OWF_Msk /;"	d
RTC_CRL_OWF_Pos	target/stm32f103xb.h	/^#define RTC_CRL_OWF_Pos /;"	d
RTC_CRL_OWF	target/stm32f103xb.h	/^#define RTC_CRL_OWF /;"	d
RTC_CRL_RSF_Msk	target/stm32f103xb.h	/^#define RTC_CRL_RSF_Msk /;"	d
RTC_CRL_RSF_Pos	target/stm32f103xb.h	/^#define RTC_CRL_RSF_Pos /;"	d
RTC_CRL_RSF	target/stm32f103xb.h	/^#define RTC_CRL_RSF /;"	d
RTC_CRL_RTOFF_Msk	target/stm32f103xb.h	/^#define RTC_CRL_RTOFF_Msk /;"	d
RTC_CRL_RTOFF_Pos	target/stm32f103xb.h	/^#define RTC_CRL_RTOFF_Pos /;"	d
RTC_CRL_RTOFF	target/stm32f103xb.h	/^#define RTC_CRL_RTOFF /;"	d
RTC_CRL_SECF_Msk	target/stm32f103xb.h	/^#define RTC_CRL_SECF_Msk /;"	d
RTC_CRL_SECF_Pos	target/stm32f103xb.h	/^#define RTC_CRL_SECF_Pos /;"	d
RTC_CRL_SECF	target/stm32f103xb.h	/^#define RTC_CRL_SECF /;"	d
RTC_DIVH_RTC_DIV_Msk	target/stm32f103xb.h	/^#define RTC_DIVH_RTC_DIV_Msk /;"	d
RTC_DIVH_RTC_DIV_Pos	target/stm32f103xb.h	/^#define RTC_DIVH_RTC_DIV_Pos /;"	d
RTC_DIVH_RTC_DIV	target/stm32f103xb.h	/^#define RTC_DIVH_RTC_DIV /;"	d
RTC_DIVL_RTC_DIV_Msk	target/stm32f103xb.h	/^#define RTC_DIVL_RTC_DIV_Msk /;"	d
RTC_DIVL_RTC_DIV_Pos	target/stm32f103xb.h	/^#define RTC_DIVL_RTC_DIV_Pos /;"	d
RTC_DIVL_RTC_DIV	target/stm32f103xb.h	/^#define RTC_DIVL_RTC_DIV /;"	d
RTC_IRQn	target/stm32f103xb.h	/^  RTC_IRQn                    = 3,      \/*!< RTC global Interrupt                              /;"	e	enum:__anon72c4c37e0103
RTC_PRLH_PRL_Msk	target/stm32f103xb.h	/^#define RTC_PRLH_PRL_Msk /;"	d
RTC_PRLH_PRL_Pos	target/stm32f103xb.h	/^#define RTC_PRLH_PRL_Pos /;"	d
RTC_PRLH_PRL	target/stm32f103xb.h	/^#define RTC_PRLH_PRL /;"	d
RTC_PRLL_PRL_Msk	target/stm32f103xb.h	/^#define RTC_PRLL_PRL_Msk /;"	d
RTC_PRLL_PRL_Pos	target/stm32f103xb.h	/^#define RTC_PRLL_PRL_Pos /;"	d
RTC_PRLL_PRL	target/stm32f103xb.h	/^#define RTC_PRLL_PRL /;"	d
RTC_TypeDef	target/stm32f103xb.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1608
RTC	target/stm32f103xb.h	/^#define RTC /;"	d
RTSR	target/stm32f103xb.h	/^  __IO uint32_t RTSR;$/;"	m	struct:__anon72c4c37e0d08	typeref:typename:__IO uint32_t
RXCRCR	target/stm32f103xb.h	/^  __IO uint32_t RXCRCR;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
SDIO_ARG_CMDARG_Msk	target/stm32f103xb.h	/^#define SDIO_ARG_CMDARG_Msk /;"	d
SDIO_ARG_CMDARG_Pos	target/stm32f103xb.h	/^#define SDIO_ARG_CMDARG_Pos /;"	d
SDIO_ARG_CMDARG	target/stm32f103xb.h	/^#define SDIO_ARG_CMDARG /;"	d
SDIO_BASE	target/stm32f103xb.h	/^#define SDIO_BASE /;"	d
SDIO_CLKCR_BYPASS_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_BYPASS_Msk /;"	d
SDIO_CLKCR_BYPASS_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_BYPASS_Pos /;"	d
SDIO_CLKCR_BYPASS	target/stm32f103xb.h	/^#define SDIO_CLKCR_BYPASS /;"	d
SDIO_CLKCR_CLKDIV_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_CLKDIV_Msk /;"	d
SDIO_CLKCR_CLKDIV_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_CLKDIV_Pos /;"	d
SDIO_CLKCR_CLKDIV	target/stm32f103xb.h	/^#define SDIO_CLKCR_CLKDIV /;"	d
SDIO_CLKCR_CLKEN_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_CLKEN_Msk /;"	d
SDIO_CLKCR_CLKEN_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_CLKEN_Pos /;"	d
SDIO_CLKCR_CLKEN	target/stm32f103xb.h	/^#define SDIO_CLKCR_CLKEN /;"	d
SDIO_CLKCR_HWFC_EN_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_HWFC_EN_Msk /;"	d
SDIO_CLKCR_HWFC_EN_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_HWFC_EN_Pos /;"	d
SDIO_CLKCR_HWFC_EN	target/stm32f103xb.h	/^#define SDIO_CLKCR_HWFC_EN /;"	d
SDIO_CLKCR_NEGEDGE_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_NEGEDGE_Msk /;"	d
SDIO_CLKCR_NEGEDGE_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_NEGEDGE_Pos /;"	d
SDIO_CLKCR_NEGEDGE	target/stm32f103xb.h	/^#define SDIO_CLKCR_NEGEDGE /;"	d
SDIO_CLKCR_PWRSAV_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_PWRSAV_Msk /;"	d
SDIO_CLKCR_PWRSAV_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_PWRSAV_Pos /;"	d
SDIO_CLKCR_PWRSAV	target/stm32f103xb.h	/^#define SDIO_CLKCR_PWRSAV /;"	d
SDIO_CLKCR_WIDBUS_0	target/stm32f103xb.h	/^#define SDIO_CLKCR_WIDBUS_0 /;"	d
SDIO_CLKCR_WIDBUS_1	target/stm32f103xb.h	/^#define SDIO_CLKCR_WIDBUS_1 /;"	d
SDIO_CLKCR_WIDBUS_Msk	target/stm32f103xb.h	/^#define SDIO_CLKCR_WIDBUS_Msk /;"	d
SDIO_CLKCR_WIDBUS_Pos	target/stm32f103xb.h	/^#define SDIO_CLKCR_WIDBUS_Pos /;"	d
SDIO_CLKCR_WIDBUS	target/stm32f103xb.h	/^#define SDIO_CLKCR_WIDBUS /;"	d
SDIO_CMD_CEATACMD_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_CEATACMD_Msk /;"	d
SDIO_CMD_CEATACMD_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_CEATACMD_Pos /;"	d
SDIO_CMD_CEATACMD	target/stm32f103xb.h	/^#define SDIO_CMD_CEATACMD /;"	d
SDIO_CMD_CMDINDEX_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_CMDINDEX_Msk /;"	d
SDIO_CMD_CMDINDEX_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_CMDINDEX_Pos /;"	d
SDIO_CMD_CMDINDEX	target/stm32f103xb.h	/^#define SDIO_CMD_CMDINDEX /;"	d
SDIO_CMD_CPSMEN_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_CPSMEN_Msk /;"	d
SDIO_CMD_CPSMEN_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_CPSMEN_Pos /;"	d
SDIO_CMD_CPSMEN	target/stm32f103xb.h	/^#define SDIO_CMD_CPSMEN /;"	d
SDIO_CMD_ENCMDCOMPL_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_ENCMDCOMPL_Msk /;"	d
SDIO_CMD_ENCMDCOMPL_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_ENCMDCOMPL_Pos /;"	d
SDIO_CMD_ENCMDCOMPL	target/stm32f103xb.h	/^#define SDIO_CMD_ENCMDCOMPL /;"	d
SDIO_CMD_NIEN_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_NIEN_Msk /;"	d
SDIO_CMD_NIEN_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_NIEN_Pos /;"	d
SDIO_CMD_NIEN	target/stm32f103xb.h	/^#define SDIO_CMD_NIEN /;"	d
SDIO_CMD_SDIOSUSPEND_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_SDIOSUSPEND_Msk /;"	d
SDIO_CMD_SDIOSUSPEND_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_SDIOSUSPEND_Pos /;"	d
SDIO_CMD_SDIOSUSPEND	target/stm32f103xb.h	/^#define SDIO_CMD_SDIOSUSPEND /;"	d
SDIO_CMD_WAITINT_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_WAITINT_Msk /;"	d
SDIO_CMD_WAITINT_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_WAITINT_Pos /;"	d
SDIO_CMD_WAITINT	target/stm32f103xb.h	/^#define SDIO_CMD_WAITINT /;"	d
SDIO_CMD_WAITPEND_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_WAITPEND_Msk /;"	d
SDIO_CMD_WAITPEND_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_WAITPEND_Pos /;"	d
SDIO_CMD_WAITPEND	target/stm32f103xb.h	/^#define SDIO_CMD_WAITPEND /;"	d
SDIO_CMD_WAITRESP_0	target/stm32f103xb.h	/^#define SDIO_CMD_WAITRESP_0 /;"	d
SDIO_CMD_WAITRESP_1	target/stm32f103xb.h	/^#define SDIO_CMD_WAITRESP_1 /;"	d
SDIO_CMD_WAITRESP_Msk	target/stm32f103xb.h	/^#define SDIO_CMD_WAITRESP_Msk /;"	d
SDIO_CMD_WAITRESP_Pos	target/stm32f103xb.h	/^#define SDIO_CMD_WAITRESP_Pos /;"	d
SDIO_CMD_WAITRESP	target/stm32f103xb.h	/^#define SDIO_CMD_WAITRESP /;"	d
SDIO_DCOUNT_DATACOUNT_Msk	target/stm32f103xb.h	/^#define SDIO_DCOUNT_DATACOUNT_Msk /;"	d
SDIO_DCOUNT_DATACOUNT_Pos	target/stm32f103xb.h	/^#define SDIO_DCOUNT_DATACOUNT_Pos /;"	d
SDIO_DCOUNT_DATACOUNT	target/stm32f103xb.h	/^#define SDIO_DCOUNT_DATACOUNT /;"	d
SDIO_DCTRL_DBLOCKSIZE_0	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE_0 /;"	d
SDIO_DCTRL_DBLOCKSIZE_1	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE_1 /;"	d
SDIO_DCTRL_DBLOCKSIZE_2	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE_2 /;"	d
SDIO_DCTRL_DBLOCKSIZE_3	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE_3 /;"	d
SDIO_DCTRL_DBLOCKSIZE_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE_Msk /;"	d
SDIO_DCTRL_DBLOCKSIZE_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE_Pos /;"	d
SDIO_DCTRL_DBLOCKSIZE	target/stm32f103xb.h	/^#define SDIO_DCTRL_DBLOCKSIZE /;"	d
SDIO_DCTRL_DMAEN_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_DMAEN_Msk /;"	d
SDIO_DCTRL_DMAEN_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_DMAEN_Pos /;"	d
SDIO_DCTRL_DMAEN	target/stm32f103xb.h	/^#define SDIO_DCTRL_DMAEN /;"	d
SDIO_DCTRL_DTDIR_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTDIR_Msk /;"	d
SDIO_DCTRL_DTDIR_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTDIR_Pos /;"	d
SDIO_DCTRL_DTDIR	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTDIR /;"	d
SDIO_DCTRL_DTEN_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTEN_Msk /;"	d
SDIO_DCTRL_DTEN_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTEN_Pos /;"	d
SDIO_DCTRL_DTEN	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTEN /;"	d
SDIO_DCTRL_DTMODE_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTMODE_Msk /;"	d
SDIO_DCTRL_DTMODE_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTMODE_Pos /;"	d
SDIO_DCTRL_DTMODE	target/stm32f103xb.h	/^#define SDIO_DCTRL_DTMODE /;"	d
SDIO_DCTRL_RWMOD_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWMOD_Msk /;"	d
SDIO_DCTRL_RWMOD_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWMOD_Pos /;"	d
SDIO_DCTRL_RWMOD	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWMOD /;"	d
SDIO_DCTRL_RWSTART_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWSTART_Msk /;"	d
SDIO_DCTRL_RWSTART_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWSTART_Pos /;"	d
SDIO_DCTRL_RWSTART	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWSTART /;"	d
SDIO_DCTRL_RWSTOP_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWSTOP_Msk /;"	d
SDIO_DCTRL_RWSTOP_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWSTOP_Pos /;"	d
SDIO_DCTRL_RWSTOP	target/stm32f103xb.h	/^#define SDIO_DCTRL_RWSTOP /;"	d
SDIO_DCTRL_SDIOEN_Msk	target/stm32f103xb.h	/^#define SDIO_DCTRL_SDIOEN_Msk /;"	d
SDIO_DCTRL_SDIOEN_Pos	target/stm32f103xb.h	/^#define SDIO_DCTRL_SDIOEN_Pos /;"	d
SDIO_DCTRL_SDIOEN	target/stm32f103xb.h	/^#define SDIO_DCTRL_SDIOEN /;"	d
SDIO_DLEN_DATALENGTH_Msk	target/stm32f103xb.h	/^#define SDIO_DLEN_DATALENGTH_Msk /;"	d
SDIO_DLEN_DATALENGTH_Pos	target/stm32f103xb.h	/^#define SDIO_DLEN_DATALENGTH_Pos /;"	d
SDIO_DLEN_DATALENGTH	target/stm32f103xb.h	/^#define SDIO_DLEN_DATALENGTH /;"	d
SDIO_DTIMER_DATATIME_Msk	target/stm32f103xb.h	/^#define SDIO_DTIMER_DATATIME_Msk /;"	d
SDIO_DTIMER_DATATIME_Pos	target/stm32f103xb.h	/^#define SDIO_DTIMER_DATATIME_Pos /;"	d
SDIO_DTIMER_DATATIME	target/stm32f103xb.h	/^#define SDIO_DTIMER_DATATIME /;"	d
SDIO_FIFOCNT_FIFOCOUNT_Msk	target/stm32f103xb.h	/^#define SDIO_FIFOCNT_FIFOCOUNT_Msk /;"	d
SDIO_FIFOCNT_FIFOCOUNT_Pos	target/stm32f103xb.h	/^#define SDIO_FIFOCNT_FIFOCOUNT_Pos /;"	d
SDIO_FIFOCNT_FIFOCOUNT	target/stm32f103xb.h	/^#define SDIO_FIFOCNT_FIFOCOUNT /;"	d
SDIO_FIFO_FIFODATA_Msk	target/stm32f103xb.h	/^#define SDIO_FIFO_FIFODATA_Msk /;"	d
SDIO_FIFO_FIFODATA_Pos	target/stm32f103xb.h	/^#define SDIO_FIFO_FIFODATA_Pos /;"	d
SDIO_FIFO_FIFODATA	target/stm32f103xb.h	/^#define SDIO_FIFO_FIFODATA /;"	d
SDIO_ICR_CCRCFAILC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_CCRCFAILC_Msk /;"	d
SDIO_ICR_CCRCFAILC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_CCRCFAILC_Pos /;"	d
SDIO_ICR_CCRCFAILC	target/stm32f103xb.h	/^#define SDIO_ICR_CCRCFAILC /;"	d
SDIO_ICR_CEATAENDC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_CEATAENDC_Msk /;"	d
SDIO_ICR_CEATAENDC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_CEATAENDC_Pos /;"	d
SDIO_ICR_CEATAENDC	target/stm32f103xb.h	/^#define SDIO_ICR_CEATAENDC /;"	d
SDIO_ICR_CMDRENDC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_CMDRENDC_Msk /;"	d
SDIO_ICR_CMDRENDC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_CMDRENDC_Pos /;"	d
SDIO_ICR_CMDRENDC	target/stm32f103xb.h	/^#define SDIO_ICR_CMDRENDC /;"	d
SDIO_ICR_CMDSENTC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_CMDSENTC_Msk /;"	d
SDIO_ICR_CMDSENTC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_CMDSENTC_Pos /;"	d
SDIO_ICR_CMDSENTC	target/stm32f103xb.h	/^#define SDIO_ICR_CMDSENTC /;"	d
SDIO_ICR_CTIMEOUTC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_CTIMEOUTC_Msk /;"	d
SDIO_ICR_CTIMEOUTC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_CTIMEOUTC_Pos /;"	d
SDIO_ICR_CTIMEOUTC	target/stm32f103xb.h	/^#define SDIO_ICR_CTIMEOUTC /;"	d
SDIO_ICR_DATAENDC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_DATAENDC_Msk /;"	d
SDIO_ICR_DATAENDC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_DATAENDC_Pos /;"	d
SDIO_ICR_DATAENDC	target/stm32f103xb.h	/^#define SDIO_ICR_DATAENDC /;"	d
SDIO_ICR_DBCKENDC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_DBCKENDC_Msk /;"	d
SDIO_ICR_DBCKENDC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_DBCKENDC_Pos /;"	d
SDIO_ICR_DBCKENDC	target/stm32f103xb.h	/^#define SDIO_ICR_DBCKENDC /;"	d
SDIO_ICR_DCRCFAILC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_DCRCFAILC_Msk /;"	d
SDIO_ICR_DCRCFAILC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_DCRCFAILC_Pos /;"	d
SDIO_ICR_DCRCFAILC	target/stm32f103xb.h	/^#define SDIO_ICR_DCRCFAILC /;"	d
SDIO_ICR_DTIMEOUTC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_DTIMEOUTC_Msk /;"	d
SDIO_ICR_DTIMEOUTC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_DTIMEOUTC_Pos /;"	d
SDIO_ICR_DTIMEOUTC	target/stm32f103xb.h	/^#define SDIO_ICR_DTIMEOUTC /;"	d
SDIO_ICR_RXOVERRC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_RXOVERRC_Msk /;"	d
SDIO_ICR_RXOVERRC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_RXOVERRC_Pos /;"	d
SDIO_ICR_RXOVERRC	target/stm32f103xb.h	/^#define SDIO_ICR_RXOVERRC /;"	d
SDIO_ICR_SDIOITC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_SDIOITC_Msk /;"	d
SDIO_ICR_SDIOITC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_SDIOITC_Pos /;"	d
SDIO_ICR_SDIOITC	target/stm32f103xb.h	/^#define SDIO_ICR_SDIOITC /;"	d
SDIO_ICR_STBITERRC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_STBITERRC_Msk /;"	d
SDIO_ICR_STBITERRC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_STBITERRC_Pos /;"	d
SDIO_ICR_STBITERRC	target/stm32f103xb.h	/^#define SDIO_ICR_STBITERRC /;"	d
SDIO_ICR_TXUNDERRC_Msk	target/stm32f103xb.h	/^#define SDIO_ICR_TXUNDERRC_Msk /;"	d
SDIO_ICR_TXUNDERRC_Pos	target/stm32f103xb.h	/^#define SDIO_ICR_TXUNDERRC_Pos /;"	d
SDIO_ICR_TXUNDERRC	target/stm32f103xb.h	/^#define SDIO_ICR_TXUNDERRC /;"	d
SDIO_MASK_CCRCFAILIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_CCRCFAILIE_Msk /;"	d
SDIO_MASK_CCRCFAILIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_CCRCFAILIE_Pos /;"	d
SDIO_MASK_CCRCFAILIE	target/stm32f103xb.h	/^#define SDIO_MASK_CCRCFAILIE /;"	d
SDIO_MASK_CEATAENDIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_CEATAENDIE_Msk /;"	d
SDIO_MASK_CEATAENDIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_CEATAENDIE_Pos /;"	d
SDIO_MASK_CEATAENDIE	target/stm32f103xb.h	/^#define SDIO_MASK_CEATAENDIE /;"	d
SDIO_MASK_CMDACTIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_CMDACTIE_Msk /;"	d
SDIO_MASK_CMDACTIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_CMDACTIE_Pos /;"	d
SDIO_MASK_CMDACTIE	target/stm32f103xb.h	/^#define SDIO_MASK_CMDACTIE /;"	d
SDIO_MASK_CMDRENDIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_CMDRENDIE_Msk /;"	d
SDIO_MASK_CMDRENDIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_CMDRENDIE_Pos /;"	d
SDIO_MASK_CMDRENDIE	target/stm32f103xb.h	/^#define SDIO_MASK_CMDRENDIE /;"	d
SDIO_MASK_CMDSENTIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_CMDSENTIE_Msk /;"	d
SDIO_MASK_CMDSENTIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_CMDSENTIE_Pos /;"	d
SDIO_MASK_CMDSENTIE	target/stm32f103xb.h	/^#define SDIO_MASK_CMDSENTIE /;"	d
SDIO_MASK_CTIMEOUTIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_CTIMEOUTIE_Msk /;"	d
SDIO_MASK_CTIMEOUTIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_CTIMEOUTIE_Pos /;"	d
SDIO_MASK_CTIMEOUTIE	target/stm32f103xb.h	/^#define SDIO_MASK_CTIMEOUTIE /;"	d
SDIO_MASK_DATAENDIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_DATAENDIE_Msk /;"	d
SDIO_MASK_DATAENDIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_DATAENDIE_Pos /;"	d
SDIO_MASK_DATAENDIE	target/stm32f103xb.h	/^#define SDIO_MASK_DATAENDIE /;"	d
SDIO_MASK_DBCKENDIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_DBCKENDIE_Msk /;"	d
SDIO_MASK_DBCKENDIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_DBCKENDIE_Pos /;"	d
SDIO_MASK_DBCKENDIE	target/stm32f103xb.h	/^#define SDIO_MASK_DBCKENDIE /;"	d
SDIO_MASK_DCRCFAILIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_DCRCFAILIE_Msk /;"	d
SDIO_MASK_DCRCFAILIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_DCRCFAILIE_Pos /;"	d
SDIO_MASK_DCRCFAILIE	target/stm32f103xb.h	/^#define SDIO_MASK_DCRCFAILIE /;"	d
SDIO_MASK_DTIMEOUTIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_DTIMEOUTIE_Msk /;"	d
SDIO_MASK_DTIMEOUTIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_DTIMEOUTIE_Pos /;"	d
SDIO_MASK_DTIMEOUTIE	target/stm32f103xb.h	/^#define SDIO_MASK_DTIMEOUTIE /;"	d
SDIO_MASK_RXACTIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_RXACTIE_Msk /;"	d
SDIO_MASK_RXACTIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_RXACTIE_Pos /;"	d
SDIO_MASK_RXACTIE	target/stm32f103xb.h	/^#define SDIO_MASK_RXACTIE /;"	d
SDIO_MASK_RXDAVLIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_RXDAVLIE_Msk /;"	d
SDIO_MASK_RXDAVLIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_RXDAVLIE_Pos /;"	d
SDIO_MASK_RXDAVLIE	target/stm32f103xb.h	/^#define SDIO_MASK_RXDAVLIE /;"	d
SDIO_MASK_RXFIFOEIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOEIE_Msk /;"	d
SDIO_MASK_RXFIFOEIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOEIE_Pos /;"	d
SDIO_MASK_RXFIFOEIE	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOEIE /;"	d
SDIO_MASK_RXFIFOFIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOFIE_Msk /;"	d
SDIO_MASK_RXFIFOFIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOFIE_Pos /;"	d
SDIO_MASK_RXFIFOFIE	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOFIE /;"	d
SDIO_MASK_RXFIFOHFIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOHFIE_Msk /;"	d
SDIO_MASK_RXFIFOHFIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOHFIE_Pos /;"	d
SDIO_MASK_RXFIFOHFIE	target/stm32f103xb.h	/^#define SDIO_MASK_RXFIFOHFIE /;"	d
SDIO_MASK_RXOVERRIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_RXOVERRIE_Msk /;"	d
SDIO_MASK_RXOVERRIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_RXOVERRIE_Pos /;"	d
SDIO_MASK_RXOVERRIE	target/stm32f103xb.h	/^#define SDIO_MASK_RXOVERRIE /;"	d
SDIO_MASK_SDIOITIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_SDIOITIE_Msk /;"	d
SDIO_MASK_SDIOITIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_SDIOITIE_Pos /;"	d
SDIO_MASK_SDIOITIE	target/stm32f103xb.h	/^#define SDIO_MASK_SDIOITIE /;"	d
SDIO_MASK_STBITERRIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_STBITERRIE_Msk /;"	d
SDIO_MASK_STBITERRIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_STBITERRIE_Pos /;"	d
SDIO_MASK_STBITERRIE	target/stm32f103xb.h	/^#define SDIO_MASK_STBITERRIE /;"	d
SDIO_MASK_TXACTIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_TXACTIE_Msk /;"	d
SDIO_MASK_TXACTIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_TXACTIE_Pos /;"	d
SDIO_MASK_TXACTIE	target/stm32f103xb.h	/^#define SDIO_MASK_TXACTIE /;"	d
SDIO_MASK_TXDAVLIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_TXDAVLIE_Msk /;"	d
SDIO_MASK_TXDAVLIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_TXDAVLIE_Pos /;"	d
SDIO_MASK_TXDAVLIE	target/stm32f103xb.h	/^#define SDIO_MASK_TXDAVLIE /;"	d
SDIO_MASK_TXFIFOEIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOEIE_Msk /;"	d
SDIO_MASK_TXFIFOEIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOEIE_Pos /;"	d
SDIO_MASK_TXFIFOEIE	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOEIE /;"	d
SDIO_MASK_TXFIFOFIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOFIE_Msk /;"	d
SDIO_MASK_TXFIFOFIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOFIE_Pos /;"	d
SDIO_MASK_TXFIFOFIE	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOFIE /;"	d
SDIO_MASK_TXFIFOHEIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOHEIE_Msk /;"	d
SDIO_MASK_TXFIFOHEIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOHEIE_Pos /;"	d
SDIO_MASK_TXFIFOHEIE	target/stm32f103xb.h	/^#define SDIO_MASK_TXFIFOHEIE /;"	d
SDIO_MASK_TXUNDERRIE_Msk	target/stm32f103xb.h	/^#define SDIO_MASK_TXUNDERRIE_Msk /;"	d
SDIO_MASK_TXUNDERRIE_Pos	target/stm32f103xb.h	/^#define SDIO_MASK_TXUNDERRIE_Pos /;"	d
SDIO_MASK_TXUNDERRIE	target/stm32f103xb.h	/^#define SDIO_MASK_TXUNDERRIE /;"	d
SDIO_POWER_PWRCTRL_0	target/stm32f103xb.h	/^#define SDIO_POWER_PWRCTRL_0 /;"	d
SDIO_POWER_PWRCTRL_1	target/stm32f103xb.h	/^#define SDIO_POWER_PWRCTRL_1 /;"	d
SDIO_POWER_PWRCTRL_Msk	target/stm32f103xb.h	/^#define SDIO_POWER_PWRCTRL_Msk /;"	d
SDIO_POWER_PWRCTRL_Pos	target/stm32f103xb.h	/^#define SDIO_POWER_PWRCTRL_Pos /;"	d
SDIO_POWER_PWRCTRL	target/stm32f103xb.h	/^#define SDIO_POWER_PWRCTRL /;"	d
SDIO_RESP0_CARDSTATUS0_Msk	target/stm32f103xb.h	/^#define SDIO_RESP0_CARDSTATUS0_Msk /;"	d
SDIO_RESP0_CARDSTATUS0_Pos	target/stm32f103xb.h	/^#define SDIO_RESP0_CARDSTATUS0_Pos /;"	d
SDIO_RESP0_CARDSTATUS0	target/stm32f103xb.h	/^#define SDIO_RESP0_CARDSTATUS0 /;"	d
SDIO_RESP1_CARDSTATUS1_Msk	target/stm32f103xb.h	/^#define SDIO_RESP1_CARDSTATUS1_Msk /;"	d
SDIO_RESP1_CARDSTATUS1_Pos	target/stm32f103xb.h	/^#define SDIO_RESP1_CARDSTATUS1_Pos /;"	d
SDIO_RESP1_CARDSTATUS1	target/stm32f103xb.h	/^#define SDIO_RESP1_CARDSTATUS1 /;"	d
SDIO_RESP2_CARDSTATUS2_Msk	target/stm32f103xb.h	/^#define SDIO_RESP2_CARDSTATUS2_Msk /;"	d
SDIO_RESP2_CARDSTATUS2_Pos	target/stm32f103xb.h	/^#define SDIO_RESP2_CARDSTATUS2_Pos /;"	d
SDIO_RESP2_CARDSTATUS2	target/stm32f103xb.h	/^#define SDIO_RESP2_CARDSTATUS2 /;"	d
SDIO_RESP3_CARDSTATUS3_Msk	target/stm32f103xb.h	/^#define SDIO_RESP3_CARDSTATUS3_Msk /;"	d
SDIO_RESP3_CARDSTATUS3_Pos	target/stm32f103xb.h	/^#define SDIO_RESP3_CARDSTATUS3_Pos /;"	d
SDIO_RESP3_CARDSTATUS3	target/stm32f103xb.h	/^#define SDIO_RESP3_CARDSTATUS3 /;"	d
SDIO_RESP4_CARDSTATUS4_Msk	target/stm32f103xb.h	/^#define SDIO_RESP4_CARDSTATUS4_Msk /;"	d
SDIO_RESP4_CARDSTATUS4_Pos	target/stm32f103xb.h	/^#define SDIO_RESP4_CARDSTATUS4_Pos /;"	d
SDIO_RESP4_CARDSTATUS4	target/stm32f103xb.h	/^#define SDIO_RESP4_CARDSTATUS4 /;"	d
SDIO_RESPCMD_RESPCMD_Msk	target/stm32f103xb.h	/^#define SDIO_RESPCMD_RESPCMD_Msk /;"	d
SDIO_RESPCMD_RESPCMD_Pos	target/stm32f103xb.h	/^#define SDIO_RESPCMD_RESPCMD_Pos /;"	d
SDIO_RESPCMD_RESPCMD	target/stm32f103xb.h	/^#define SDIO_RESPCMD_RESPCMD /;"	d
SDIO_STA_CCRCFAIL_Msk	target/stm32f103xb.h	/^#define SDIO_STA_CCRCFAIL_Msk /;"	d
SDIO_STA_CCRCFAIL_Pos	target/stm32f103xb.h	/^#define SDIO_STA_CCRCFAIL_Pos /;"	d
SDIO_STA_CCRCFAIL	target/stm32f103xb.h	/^#define SDIO_STA_CCRCFAIL /;"	d
SDIO_STA_CEATAEND_Msk	target/stm32f103xb.h	/^#define SDIO_STA_CEATAEND_Msk /;"	d
SDIO_STA_CEATAEND_Pos	target/stm32f103xb.h	/^#define SDIO_STA_CEATAEND_Pos /;"	d
SDIO_STA_CEATAEND	target/stm32f103xb.h	/^#define SDIO_STA_CEATAEND /;"	d
SDIO_STA_CMDACT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_CMDACT_Msk /;"	d
SDIO_STA_CMDACT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_CMDACT_Pos /;"	d
SDIO_STA_CMDACT	target/stm32f103xb.h	/^#define SDIO_STA_CMDACT /;"	d
SDIO_STA_CMDREND_Msk	target/stm32f103xb.h	/^#define SDIO_STA_CMDREND_Msk /;"	d
SDIO_STA_CMDREND_Pos	target/stm32f103xb.h	/^#define SDIO_STA_CMDREND_Pos /;"	d
SDIO_STA_CMDREND	target/stm32f103xb.h	/^#define SDIO_STA_CMDREND /;"	d
SDIO_STA_CMDSENT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_CMDSENT_Msk /;"	d
SDIO_STA_CMDSENT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_CMDSENT_Pos /;"	d
SDIO_STA_CMDSENT	target/stm32f103xb.h	/^#define SDIO_STA_CMDSENT /;"	d
SDIO_STA_CTIMEOUT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_CTIMEOUT_Msk /;"	d
SDIO_STA_CTIMEOUT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_CTIMEOUT_Pos /;"	d
SDIO_STA_CTIMEOUT	target/stm32f103xb.h	/^#define SDIO_STA_CTIMEOUT /;"	d
SDIO_STA_DATAEND_Msk	target/stm32f103xb.h	/^#define SDIO_STA_DATAEND_Msk /;"	d
SDIO_STA_DATAEND_Pos	target/stm32f103xb.h	/^#define SDIO_STA_DATAEND_Pos /;"	d
SDIO_STA_DATAEND	target/stm32f103xb.h	/^#define SDIO_STA_DATAEND /;"	d
SDIO_STA_DBCKEND_Msk	target/stm32f103xb.h	/^#define SDIO_STA_DBCKEND_Msk /;"	d
SDIO_STA_DBCKEND_Pos	target/stm32f103xb.h	/^#define SDIO_STA_DBCKEND_Pos /;"	d
SDIO_STA_DBCKEND	target/stm32f103xb.h	/^#define SDIO_STA_DBCKEND /;"	d
SDIO_STA_DCRCFAIL_Msk	target/stm32f103xb.h	/^#define SDIO_STA_DCRCFAIL_Msk /;"	d
SDIO_STA_DCRCFAIL_Pos	target/stm32f103xb.h	/^#define SDIO_STA_DCRCFAIL_Pos /;"	d
SDIO_STA_DCRCFAIL	target/stm32f103xb.h	/^#define SDIO_STA_DCRCFAIL /;"	d
SDIO_STA_DTIMEOUT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_DTIMEOUT_Msk /;"	d
SDIO_STA_DTIMEOUT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_DTIMEOUT_Pos /;"	d
SDIO_STA_DTIMEOUT	target/stm32f103xb.h	/^#define SDIO_STA_DTIMEOUT /;"	d
SDIO_STA_RXACT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_RXACT_Msk /;"	d
SDIO_STA_RXACT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_RXACT_Pos /;"	d
SDIO_STA_RXACT	target/stm32f103xb.h	/^#define SDIO_STA_RXACT /;"	d
SDIO_STA_RXDAVL_Msk	target/stm32f103xb.h	/^#define SDIO_STA_RXDAVL_Msk /;"	d
SDIO_STA_RXDAVL_Pos	target/stm32f103xb.h	/^#define SDIO_STA_RXDAVL_Pos /;"	d
SDIO_STA_RXDAVL	target/stm32f103xb.h	/^#define SDIO_STA_RXDAVL /;"	d
SDIO_STA_RXFIFOE_Msk	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOE_Msk /;"	d
SDIO_STA_RXFIFOE_Pos	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOE_Pos /;"	d
SDIO_STA_RXFIFOE	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOE /;"	d
SDIO_STA_RXFIFOF_Msk	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOF_Msk /;"	d
SDIO_STA_RXFIFOF_Pos	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOF_Pos /;"	d
SDIO_STA_RXFIFOF	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOF /;"	d
SDIO_STA_RXFIFOHF_Msk	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOHF_Msk /;"	d
SDIO_STA_RXFIFOHF_Pos	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOHF_Pos /;"	d
SDIO_STA_RXFIFOHF	target/stm32f103xb.h	/^#define SDIO_STA_RXFIFOHF /;"	d
SDIO_STA_RXOVERR_Msk	target/stm32f103xb.h	/^#define SDIO_STA_RXOVERR_Msk /;"	d
SDIO_STA_RXOVERR_Pos	target/stm32f103xb.h	/^#define SDIO_STA_RXOVERR_Pos /;"	d
SDIO_STA_RXOVERR	target/stm32f103xb.h	/^#define SDIO_STA_RXOVERR /;"	d
SDIO_STA_SDIOIT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_SDIOIT_Msk /;"	d
SDIO_STA_SDIOIT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_SDIOIT_Pos /;"	d
SDIO_STA_SDIOIT	target/stm32f103xb.h	/^#define SDIO_STA_SDIOIT /;"	d
SDIO_STA_STBITERR_Msk	target/stm32f103xb.h	/^#define SDIO_STA_STBITERR_Msk /;"	d
SDIO_STA_STBITERR_Pos	target/stm32f103xb.h	/^#define SDIO_STA_STBITERR_Pos /;"	d
SDIO_STA_STBITERR	target/stm32f103xb.h	/^#define SDIO_STA_STBITERR /;"	d
SDIO_STA_TXACT_Msk	target/stm32f103xb.h	/^#define SDIO_STA_TXACT_Msk /;"	d
SDIO_STA_TXACT_Pos	target/stm32f103xb.h	/^#define SDIO_STA_TXACT_Pos /;"	d
SDIO_STA_TXACT	target/stm32f103xb.h	/^#define SDIO_STA_TXACT /;"	d
SDIO_STA_TXDAVL_Msk	target/stm32f103xb.h	/^#define SDIO_STA_TXDAVL_Msk /;"	d
SDIO_STA_TXDAVL_Pos	target/stm32f103xb.h	/^#define SDIO_STA_TXDAVL_Pos /;"	d
SDIO_STA_TXDAVL	target/stm32f103xb.h	/^#define SDIO_STA_TXDAVL /;"	d
SDIO_STA_TXFIFOE_Msk	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOE_Msk /;"	d
SDIO_STA_TXFIFOE_Pos	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOE_Pos /;"	d
SDIO_STA_TXFIFOE	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOE /;"	d
SDIO_STA_TXFIFOF_Msk	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOF_Msk /;"	d
SDIO_STA_TXFIFOF_Pos	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOF_Pos /;"	d
SDIO_STA_TXFIFOF	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOF /;"	d
SDIO_STA_TXFIFOHE_Msk	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOHE_Msk /;"	d
SDIO_STA_TXFIFOHE_Pos	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOHE_Pos /;"	d
SDIO_STA_TXFIFOHE	target/stm32f103xb.h	/^#define SDIO_STA_TXFIFOHE /;"	d
SDIO_STA_TXUNDERR_Msk	target/stm32f103xb.h	/^#define SDIO_STA_TXUNDERR_Msk /;"	d
SDIO_STA_TXUNDERR_Pos	target/stm32f103xb.h	/^#define SDIO_STA_TXUNDERR_Pos /;"	d
SDIO_STA_TXUNDERR	target/stm32f103xb.h	/^#define SDIO_STA_TXUNDERR /;"	d
SDIO_TypeDef	target/stm32f103xb.h	/^} SDIO_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1708
SDIO	target/stm32f103xb.h	/^#define SDIO /;"	d
SET_BIT	target/stm32f1xx.h	/^#define SET_BIT(/;"	d
SET	target/stm32f1xx.h	/^  SET = !RESET$/;"	e	enum:__anonbccbea710103
SMCR	target/stm32f103xb.h	/^  __IO uint32_t SMCR;            \/*!< TIM slave Mode Control register,             Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
SMPR1	target/stm32f103xb.h	/^  __IO uint32_t SMPR1;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
SMPR2	target/stm32f103xb.h	/^  __IO uint32_t SMPR2;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
SPI1_BASE	target/stm32f103xb.h	/^#define SPI1_BASE /;"	d
SPI1_IRQ_PRIORITY	Untitled Folder/config.h	/^#define SPI1_IRQ_PRIORITY	/;"	d
SPI1_IRQ_PRIORITY	config.h	/^#define SPI1_IRQ_PRIORITY	/;"	d
SPI1_IRQn	target/stm32f103xb.h	/^  SPI1_IRQn                   = 35,     \/*!< SPI1 global Interrupt                             /;"	e	enum:__anon72c4c37e0103
SPI1	target/stm32f103xb.h	/^#define SPI1 /;"	d
SPI2_BASE	target/stm32f103xb.h	/^#define SPI2_BASE /;"	d
SPI2_IRQ_PRIORITY	Untitled Folder/config.h	/^#define SPI2_IRQ_PRIORITY	/;"	d
SPI2_IRQ_PRIORITY	config.h	/^#define SPI2_IRQ_PRIORITY	/;"	d
SPI2_IRQn	target/stm32f103xb.h	/^  SPI2_IRQn                   = 36,     \/*!< SPI2 global Interrupt                             /;"	e	enum:__anon72c4c37e0103
SPI2	target/stm32f103xb.h	/^#define SPI2 /;"	d
SPI3_IRQ_PRIORITY	Untitled Folder/config.h	/^#define SPI3_IRQ_PRIORITY	/;"	d
SPI3_IRQ_PRIORITY	config.h	/^#define SPI3_IRQ_PRIORITY	/;"	d
SPI4_IRQ_PRIORITY	Untitled Folder/config.h	/^#define SPI4_IRQ_PRIORITY	/;"	d
SPI4_IRQ_PRIORITY	config.h	/^#define SPI4_IRQ_PRIORITY	/;"	d
SPI5_IRQ_PRIORITY	Untitled Folder/config.h	/^#define SPI5_IRQ_PRIORITY	/;"	d
SPI5_IRQ_PRIORITY	config.h	/^#define SPI5_IRQ_PRIORITY	/;"	d
SPI_CR1_BIDIMODE_Msk	target/stm32f103xb.h	/^#define SPI_CR1_BIDIMODE_Msk /;"	d
SPI_CR1_BIDIMODE_Pos	target/stm32f103xb.h	/^#define SPI_CR1_BIDIMODE_Pos /;"	d
SPI_CR1_BIDIMODE	target/stm32f103xb.h	/^#define SPI_CR1_BIDIMODE /;"	d
SPI_CR1_BIDIOE_Msk	target/stm32f103xb.h	/^#define SPI_CR1_BIDIOE_Msk /;"	d
SPI_CR1_BIDIOE_Pos	target/stm32f103xb.h	/^#define SPI_CR1_BIDIOE_Pos /;"	d
SPI_CR1_BIDIOE	target/stm32f103xb.h	/^#define SPI_CR1_BIDIOE /;"	d
SPI_CR1_BR_0	target/stm32f103xb.h	/^#define SPI_CR1_BR_0 /;"	d
SPI_CR1_BR_1	target/stm32f103xb.h	/^#define SPI_CR1_BR_1 /;"	d
SPI_CR1_BR_2	target/stm32f103xb.h	/^#define SPI_CR1_BR_2 /;"	d
SPI_CR1_BR_Msk	target/stm32f103xb.h	/^#define SPI_CR1_BR_Msk /;"	d
SPI_CR1_BR_Pos	target/stm32f103xb.h	/^#define SPI_CR1_BR_Pos /;"	d
SPI_CR1_BR	target/stm32f103xb.h	/^#define SPI_CR1_BR /;"	d
SPI_CR1_CPHA_Msk	target/stm32f103xb.h	/^#define SPI_CR1_CPHA_Msk /;"	d
SPI_CR1_CPHA_Pos	target/stm32f103xb.h	/^#define SPI_CR1_CPHA_Pos /;"	d
SPI_CR1_CPHA	target/stm32f103xb.h	/^#define SPI_CR1_CPHA /;"	d
SPI_CR1_CPOL_Msk	target/stm32f103xb.h	/^#define SPI_CR1_CPOL_Msk /;"	d
SPI_CR1_CPOL_Pos	target/stm32f103xb.h	/^#define SPI_CR1_CPOL_Pos /;"	d
SPI_CR1_CPOL	target/stm32f103xb.h	/^#define SPI_CR1_CPOL /;"	d
SPI_CR1_CRCEN_Msk	target/stm32f103xb.h	/^#define SPI_CR1_CRCEN_Msk /;"	d
SPI_CR1_CRCEN_Pos	target/stm32f103xb.h	/^#define SPI_CR1_CRCEN_Pos /;"	d
SPI_CR1_CRCEN	target/stm32f103xb.h	/^#define SPI_CR1_CRCEN /;"	d
SPI_CR1_CRCNEXT_Msk	target/stm32f103xb.h	/^#define SPI_CR1_CRCNEXT_Msk /;"	d
SPI_CR1_CRCNEXT_Pos	target/stm32f103xb.h	/^#define SPI_CR1_CRCNEXT_Pos /;"	d
SPI_CR1_CRCNEXT	target/stm32f103xb.h	/^#define SPI_CR1_CRCNEXT /;"	d
SPI_CR1_DFF_Msk	target/stm32f103xb.h	/^#define SPI_CR1_DFF_Msk /;"	d
SPI_CR1_DFF_Pos	target/stm32f103xb.h	/^#define SPI_CR1_DFF_Pos /;"	d
SPI_CR1_DFF	target/stm32f103xb.h	/^#define SPI_CR1_DFF /;"	d
SPI_CR1_LSBFIRST_Msk	target/stm32f103xb.h	/^#define SPI_CR1_LSBFIRST_Msk /;"	d
SPI_CR1_LSBFIRST_Pos	target/stm32f103xb.h	/^#define SPI_CR1_LSBFIRST_Pos /;"	d
SPI_CR1_LSBFIRST	target/stm32f103xb.h	/^#define SPI_CR1_LSBFIRST /;"	d
SPI_CR1_MSTR_Msk	target/stm32f103xb.h	/^#define SPI_CR1_MSTR_Msk /;"	d
SPI_CR1_MSTR_Pos	target/stm32f103xb.h	/^#define SPI_CR1_MSTR_Pos /;"	d
SPI_CR1_MSTR	target/stm32f103xb.h	/^#define SPI_CR1_MSTR /;"	d
SPI_CR1_RXONLY_Msk	target/stm32f103xb.h	/^#define SPI_CR1_RXONLY_Msk /;"	d
SPI_CR1_RXONLY_Pos	target/stm32f103xb.h	/^#define SPI_CR1_RXONLY_Pos /;"	d
SPI_CR1_RXONLY	target/stm32f103xb.h	/^#define SPI_CR1_RXONLY /;"	d
SPI_CR1_SPE_Msk	target/stm32f103xb.h	/^#define SPI_CR1_SPE_Msk /;"	d
SPI_CR1_SPE_Pos	target/stm32f103xb.h	/^#define SPI_CR1_SPE_Pos /;"	d
SPI_CR1_SPE	target/stm32f103xb.h	/^#define SPI_CR1_SPE /;"	d
SPI_CR1_SSI_Msk	target/stm32f103xb.h	/^#define SPI_CR1_SSI_Msk /;"	d
SPI_CR1_SSI_Pos	target/stm32f103xb.h	/^#define SPI_CR1_SSI_Pos /;"	d
SPI_CR1_SSI	target/stm32f103xb.h	/^#define SPI_CR1_SSI /;"	d
SPI_CR1_SSM_Msk	target/stm32f103xb.h	/^#define SPI_CR1_SSM_Msk /;"	d
SPI_CR1_SSM_Pos	target/stm32f103xb.h	/^#define SPI_CR1_SSM_Pos /;"	d
SPI_CR1_SSM	target/stm32f103xb.h	/^#define SPI_CR1_SSM /;"	d
SPI_CR2_ERRIE_Msk	target/stm32f103xb.h	/^#define SPI_CR2_ERRIE_Msk /;"	d
SPI_CR2_ERRIE_Pos	target/stm32f103xb.h	/^#define SPI_CR2_ERRIE_Pos /;"	d
SPI_CR2_ERRIE	target/stm32f103xb.h	/^#define SPI_CR2_ERRIE /;"	d
SPI_CR2_RXDMAEN_Msk	target/stm32f103xb.h	/^#define SPI_CR2_RXDMAEN_Msk /;"	d
SPI_CR2_RXDMAEN_Pos	target/stm32f103xb.h	/^#define SPI_CR2_RXDMAEN_Pos /;"	d
SPI_CR2_RXDMAEN	target/stm32f103xb.h	/^#define SPI_CR2_RXDMAEN /;"	d
SPI_CR2_RXNEIE_Msk	target/stm32f103xb.h	/^#define SPI_CR2_RXNEIE_Msk /;"	d
SPI_CR2_RXNEIE_Pos	target/stm32f103xb.h	/^#define SPI_CR2_RXNEIE_Pos /;"	d
SPI_CR2_RXNEIE	target/stm32f103xb.h	/^#define SPI_CR2_RXNEIE /;"	d
SPI_CR2_SSOE_Msk	target/stm32f103xb.h	/^#define SPI_CR2_SSOE_Msk /;"	d
SPI_CR2_SSOE_Pos	target/stm32f103xb.h	/^#define SPI_CR2_SSOE_Pos /;"	d
SPI_CR2_SSOE	target/stm32f103xb.h	/^#define SPI_CR2_SSOE /;"	d
SPI_CR2_TXDMAEN_Msk	target/stm32f103xb.h	/^#define SPI_CR2_TXDMAEN_Msk /;"	d
SPI_CR2_TXDMAEN_Pos	target/stm32f103xb.h	/^#define SPI_CR2_TXDMAEN_Pos /;"	d
SPI_CR2_TXDMAEN	target/stm32f103xb.h	/^#define SPI_CR2_TXDMAEN /;"	d
SPI_CR2_TXEIE_Msk	target/stm32f103xb.h	/^#define SPI_CR2_TXEIE_Msk /;"	d
SPI_CR2_TXEIE_Pos	target/stm32f103xb.h	/^#define SPI_CR2_TXEIE_Pos /;"	d
SPI_CR2_TXEIE	target/stm32f103xb.h	/^#define SPI_CR2_TXEIE /;"	d
SPI_CRCPR_CRCPOLY_Msk	target/stm32f103xb.h	/^#define SPI_CRCPR_CRCPOLY_Msk /;"	d
SPI_CRCPR_CRCPOLY_Pos	target/stm32f103xb.h	/^#define SPI_CRCPR_CRCPOLY_Pos /;"	d
SPI_CRCPR_CRCPOLY	target/stm32f103xb.h	/^#define SPI_CRCPR_CRCPOLY /;"	d
SPI_DR_DR_Msk	target/stm32f103xb.h	/^#define SPI_DR_DR_Msk /;"	d
SPI_DR_DR_Pos	target/stm32f103xb.h	/^#define SPI_DR_DR_Pos /;"	d
SPI_DR_DR	target/stm32f103xb.h	/^#define SPI_DR_DR /;"	d
SPI_I2SCFGR_I2SMOD_Msk	target/stm32f103xb.h	/^#define SPI_I2SCFGR_I2SMOD_Msk /;"	d
SPI_I2SCFGR_I2SMOD_Pos	target/stm32f103xb.h	/^#define SPI_I2SCFGR_I2SMOD_Pos /;"	d
SPI_I2SCFGR_I2SMOD	target/stm32f103xb.h	/^#define SPI_I2SCFGR_I2SMOD /;"	d
SPI_RXCRCR_RXCRC_Msk	target/stm32f103xb.h	/^#define SPI_RXCRCR_RXCRC_Msk /;"	d
SPI_RXCRCR_RXCRC_Pos	target/stm32f103xb.h	/^#define SPI_RXCRCR_RXCRC_Pos /;"	d
SPI_RXCRCR_RXCRC	target/stm32f103xb.h	/^#define SPI_RXCRCR_RXCRC /;"	d
SPI_SR_BSY_Msk	target/stm32f103xb.h	/^#define SPI_SR_BSY_Msk /;"	d
SPI_SR_BSY_Pos	target/stm32f103xb.h	/^#define SPI_SR_BSY_Pos /;"	d
SPI_SR_BSY	target/stm32f103xb.h	/^#define SPI_SR_BSY /;"	d
SPI_SR_CHSIDE_Msk	target/stm32f103xb.h	/^#define SPI_SR_CHSIDE_Msk /;"	d
SPI_SR_CHSIDE_Pos	target/stm32f103xb.h	/^#define SPI_SR_CHSIDE_Pos /;"	d
SPI_SR_CHSIDE	target/stm32f103xb.h	/^#define SPI_SR_CHSIDE /;"	d
SPI_SR_CRCERR_Msk	target/stm32f103xb.h	/^#define SPI_SR_CRCERR_Msk /;"	d
SPI_SR_CRCERR_Pos	target/stm32f103xb.h	/^#define SPI_SR_CRCERR_Pos /;"	d
SPI_SR_CRCERR	target/stm32f103xb.h	/^#define SPI_SR_CRCERR /;"	d
SPI_SR_MODF_Msk	target/stm32f103xb.h	/^#define SPI_SR_MODF_Msk /;"	d
SPI_SR_MODF_Pos	target/stm32f103xb.h	/^#define SPI_SR_MODF_Pos /;"	d
SPI_SR_MODF	target/stm32f103xb.h	/^#define SPI_SR_MODF /;"	d
SPI_SR_OVR_Msk	target/stm32f103xb.h	/^#define SPI_SR_OVR_Msk /;"	d
SPI_SR_OVR_Pos	target/stm32f103xb.h	/^#define SPI_SR_OVR_Pos /;"	d
SPI_SR_OVR	target/stm32f103xb.h	/^#define SPI_SR_OVR /;"	d
SPI_SR_RXNE_Msk	target/stm32f103xb.h	/^#define SPI_SR_RXNE_Msk /;"	d
SPI_SR_RXNE_Pos	target/stm32f103xb.h	/^#define SPI_SR_RXNE_Pos /;"	d
SPI_SR_RXNE	target/stm32f103xb.h	/^#define SPI_SR_RXNE /;"	d
SPI_SR_TXE_Msk	target/stm32f103xb.h	/^#define SPI_SR_TXE_Msk /;"	d
SPI_SR_TXE_Pos	target/stm32f103xb.h	/^#define SPI_SR_TXE_Pos /;"	d
SPI_SR_TXE	target/stm32f103xb.h	/^#define SPI_SR_TXE /;"	d
SPI_SR_UDR_Msk	target/stm32f103xb.h	/^#define SPI_SR_UDR_Msk /;"	d
SPI_SR_UDR_Pos	target/stm32f103xb.h	/^#define SPI_SR_UDR_Pos /;"	d
SPI_SR_UDR	target/stm32f103xb.h	/^#define SPI_SR_UDR /;"	d
SPI_TXCRCR_TXCRC_Msk	target/stm32f103xb.h	/^#define SPI_TXCRCR_TXCRC_Msk /;"	d
SPI_TXCRCR_TXCRC_Pos	target/stm32f103xb.h	/^#define SPI_TXCRCR_TXCRC_Pos /;"	d
SPI_TXCRCR_TXCRC	target/stm32f103xb.h	/^#define SPI_TXCRCR_TXCRC /;"	d
SPI_TypeDef	target/stm32f103xb.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1808
SQR1	target/stm32f103xb.h	/^  __IO uint32_t SQR1;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
SQR2	target/stm32f103xb.h	/^  __IO uint32_t SQR2;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
SQR3	target/stm32f103xb.h	/^  __IO uint32_t SQR3;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
SR1	target/stm32f103xb.h	/^  __IO uint32_t SR1;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
SR2	target/stm32f103xb.h	/^  __IO uint32_t SR2;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
SRAM_BASE	target/stm32f103xb.h	/^#define SRAM_BASE /;"	d
SRAM_BB_BASE	target/stm32f103xb.h	/^#define SRAM_BB_BASE /;"	d
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;               \/*!< ADC status register,    used for ADC multimode (bits com/;"	m	struct:__anon72c4c37e0308	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;              \/*!< TIM status register,                         Address offs/;"	m	struct:__anon72c4c37e1908	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;           \/*!< Status register,                             Address offset:/;"	m	struct:__anon72c4c37e1308	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;         \/*!< USART Status register,                   Address offset: 0x00 /;"	m	struct:__anon72c4c37e1a08	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon72c4c37e1c08	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;$/;"	m	struct:__anon72c4c37e0208	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
SR	target/stm32f103xb.h	/^  __IO uint32_t SR;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
STA	target/stm32f103xb.h	/^  __I uint32_t STA;$/;"	m	struct:__anon72c4c37e1708	typeref:typename:__I uint32_t
STM32F103xB	target/stm32f1xx.h	/^#define STM32F103xB /;"	d
STM32F1	target/stm32f1xx.h	/^#define STM32F1$/;"	d
SUCCESS	target/stm32f1xx.h	/^  SUCCESS = !ERROR$/;"	e	enum:__anonbccbea710303
SVC_Handler	Untitled Folder/sys_handlers.c	/^void SVC_Handler(void)$/;"	f	typeref:typename:void
SVCall_IRQn	target/stm32f103xb.h	/^  SVCall_IRQn                 = -5,     \/*!< 11 Cortex-M3 SV Call Interrupt                    /;"	e	enum:__anon72c4c37e0103
SWIER	target/stm32f103xb.h	/^  __IO uint32_t SWIER;$/;"	m	struct:__anon72c4c37e0d08	typeref:typename:__IO uint32_t
SYSCFG_EXTI_PA_MASK	drivers/io.c	/^#define SYSCFG_EXTI_PA_MASK	/;"	d	file:
SYSCFG_EXTI_PB_MASK	drivers/io.c	/^#define SYSCFG_EXTI_PB_MASK	/;"	d	file:
SYSCFG_EXTI_PC_MASK	drivers/io.c	/^#define SYSCFG_EXTI_PC_MASK	/;"	d	file:
SYSCFG_EXTI_PD_MASK	drivers/io.c	/^#define SYSCFG_EXTI_PD_MASK	/;"	d	file:
SYSCFG_EXTI_PE_MASK	drivers/io.c	/^#define SYSCFG_EXTI_PE_MASK	/;"	d	file:
SYSCFG_EXTI_PH_MASK	drivers/io.c	/^#define SYSCFG_EXTI_PH_MASK	/;"	d	file:
SysTick_Handler	Untitled Folder/sys_handlers.c	/^void SysTick_Handler(void)$/;"	f	typeref:typename:void
SysTick_IRQn	target/stm32f103xb.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M3 System Tick Interrupt                /;"	e	enum:__anon72c4c37e0103
SystemInit	target/system_clock.c	/^void SystemInit (void)$/;"	f	typeref:typename:void
TAMPER_IRQn	target/stm32f103xb.h	/^  TAMPER_IRQn                 = 2,      \/*!< Tamper Interrupt                                  /;"	e	enum:__anon72c4c37e0103
TDHR	target/stm32f103xb.h	/^  __IO uint32_t TDHR;$/;"	m	struct:__anon72c4c37e0508	typeref:typename:__IO uint32_t
TDLR	target/stm32f103xb.h	/^  __IO uint32_t TDLR;$/;"	m	struct:__anon72c4c37e0508	typeref:typename:__IO uint32_t
TDTR	target/stm32f103xb.h	/^  __IO uint32_t TDTR;$/;"	m	struct:__anon72c4c37e0508	typeref:typename:__IO uint32_t
TIM10_IRQHandler	target/stm32f103xb.h	/^#define TIM10_IRQHandler /;"	d
TIM10_IRQn	target/stm32f103xb.h	/^#define TIM10_IRQn /;"	d
TIM11_IRQHandler	target/stm32f103xb.h	/^#define TIM11_IRQHandler /;"	d
TIM11_IRQn	target/stm32f103xb.h	/^#define TIM11_IRQn /;"	d
TIM1_BASE	target/stm32f103xb.h	/^#define TIM1_BASE /;"	d
TIM1_BRK_IRQn	target/stm32f103xb.h	/^  TIM1_BRK_IRQn               = 24,     \/*!< TIM1 Break Interrupt                              /;"	e	enum:__anon72c4c37e0103
TIM1_BRK_TIM15_IRQHandler	target/stm32f103xb.h	/^#define TIM1_BRK_TIM15_IRQHandler /;"	d
TIM1_BRK_TIM15_IRQn	target/stm32f103xb.h	/^#define TIM1_BRK_TIM15_IRQn /;"	d
TIM1_BRK_TIM9_IRQHandler	target/stm32f103xb.h	/^#define TIM1_BRK_TIM9_IRQHandler /;"	d
TIM1_BRK_TIM9_IRQn	target/stm32f103xb.h	/^#define TIM1_BRK_TIM9_IRQn /;"	d
TIM1_CC_IRQn	target/stm32f103xb.h	/^  TIM1_CC_IRQn                = 27,     \/*!< TIM1 Capture Compare Interrupt                    /;"	e	enum:__anon72c4c37e0103
TIM1_TRG_COM_IRQn	target/stm32f103xb.h	/^  TIM1_TRG_COM_IRQn           = 26,     \/*!< TIM1 Trigger and Commutation Interrupt            /;"	e	enum:__anon72c4c37e0103
TIM1_TRG_COM_TIM11_IRQHandler	target/stm32f103xb.h	/^#define TIM1_TRG_COM_TIM11_IRQHandler /;"	d
TIM1_TRG_COM_TIM11_IRQn	target/stm32f103xb.h	/^#define TIM1_TRG_COM_TIM11_IRQn /;"	d
TIM1_TRG_COM_TIM17_IRQHandler	target/stm32f103xb.h	/^#define TIM1_TRG_COM_TIM17_IRQHandler /;"	d
TIM1_TRG_COM_TIM17_IRQn	target/stm32f103xb.h	/^#define TIM1_TRG_COM_TIM17_IRQn /;"	d
TIM1_UP_IRQn	target/stm32f103xb.h	/^  TIM1_UP_IRQn                = 25,     \/*!< TIM1 Update Interrupt                             /;"	e	enum:__anon72c4c37e0103
TIM1_UP_TIM10_IRQHandler	target/stm32f103xb.h	/^#define TIM1_UP_TIM10_IRQHandler /;"	d
TIM1_UP_TIM10_IRQn	target/stm32f103xb.h	/^#define TIM1_UP_TIM10_IRQn /;"	d
TIM1_UP_TIM16_IRQHandler	target/stm32f103xb.h	/^#define TIM1_UP_TIM16_IRQHandler /;"	d
TIM1_UP_TIM16_IRQn	target/stm32f103xb.h	/^#define TIM1_UP_TIM16_IRQn /;"	d
TIM1	target/stm32f103xb.h	/^#define TIM1 /;"	d
TIM2_BASE	target/stm32f103xb.h	/^#define TIM2_BASE /;"	d
TIM2_IRQHandler	drivers/timer.c	/^void TIM2_IRQHandler() {$/;"	f	typeref:typename:void
TIM2_IRQ_PRIORITY	Untitled Folder/config.h	/^#define TIM2_IRQ_PRIORITY	/;"	d
TIM2_IRQ_PRIORITY	config.h	/^#define TIM2_IRQ_PRIORITY	/;"	d
TIM2_IRQn	target/stm32f103xb.h	/^  TIM2_IRQn                   = 28,     \/*!< TIM2 global Interrupt                             /;"	e	enum:__anon72c4c37e0103
TIM2	target/stm32f103xb.h	/^#define TIM2 /;"	d
TIM3_BASE	target/stm32f103xb.h	/^#define TIM3_BASE /;"	d
TIM3_IRQHandler	drivers/timer.c	/^void TIM3_IRQHandler() {$/;"	f	typeref:typename:void
TIM3_IRQ_PRIORITY	Untitled Folder/config.h	/^#define TIM3_IRQ_PRIORITY	/;"	d
TIM3_IRQ_PRIORITY	config.h	/^#define TIM3_IRQ_PRIORITY	/;"	d
TIM3_IRQn	target/stm32f103xb.h	/^  TIM3_IRQn                   = 29,     \/*!< TIM3 global Interrupt                             /;"	e	enum:__anon72c4c37e0103
TIM3	target/stm32f103xb.h	/^#define TIM3 /;"	d
TIM4_BASE	target/stm32f103xb.h	/^#define TIM4_BASE /;"	d
TIM4_IRQHandler	drivers/timer.c	/^void TIM4_IRQHandler() {$/;"	f	typeref:typename:void
TIM4_IRQ_PRIORITY	Untitled Folder/config.h	/^#define TIM4_IRQ_PRIORITY	/;"	d
TIM4_IRQ_PRIORITY	config.h	/^#define TIM4_IRQ_PRIORITY	/;"	d
TIM4_IRQn	target/stm32f103xb.h	/^  TIM4_IRQn                   = 30,     \/*!< TIM4 global Interrupt                             /;"	e	enum:__anon72c4c37e0103
TIM4	target/stm32f103xb.h	/^#define TIM4 /;"	d
TIM5_IRQ_PRIORITY	Untitled Folder/config.h	/^#define TIM5_IRQ_PRIORITY	/;"	d
TIM9_IRQHandler	target/stm32f103xb.h	/^#define TIM9_IRQHandler /;"	d
TIM9_IRQn	target/stm32f103xb.h	/^#define TIM9_IRQn /;"	d
TIM_ARR_ARR_Msk	target/stm32f103xb.h	/^#define TIM_ARR_ARR_Msk /;"	d
TIM_ARR_ARR_Pos	target/stm32f103xb.h	/^#define TIM_ARR_ARR_Pos /;"	d
TIM_ARR_ARR	target/stm32f103xb.h	/^#define TIM_ARR_ARR /;"	d
TIM_BDTR_AOE_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_AOE_Msk /;"	d
TIM_BDTR_AOE_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_AOE_Pos /;"	d
TIM_BDTR_AOE	target/stm32f103xb.h	/^#define TIM_BDTR_AOE /;"	d
TIM_BDTR_BKE_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_BKE_Msk /;"	d
TIM_BDTR_BKE_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_BKE_Pos /;"	d
TIM_BDTR_BKE	target/stm32f103xb.h	/^#define TIM_BDTR_BKE /;"	d
TIM_BDTR_BKP_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_BKP_Msk /;"	d
TIM_BDTR_BKP_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_BKP_Pos /;"	d
TIM_BDTR_BKP	target/stm32f103xb.h	/^#define TIM_BDTR_BKP /;"	d
TIM_BDTR_DTG_0	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_0 /;"	d
TIM_BDTR_DTG_1	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_1 /;"	d
TIM_BDTR_DTG_2	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_2 /;"	d
TIM_BDTR_DTG_3	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_3 /;"	d
TIM_BDTR_DTG_4	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_4 /;"	d
TIM_BDTR_DTG_5	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_5 /;"	d
TIM_BDTR_DTG_6	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_6 /;"	d
TIM_BDTR_DTG_7	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_7 /;"	d
TIM_BDTR_DTG_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_Msk /;"	d
TIM_BDTR_DTG_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_DTG_Pos /;"	d
TIM_BDTR_DTG	target/stm32f103xb.h	/^#define TIM_BDTR_DTG /;"	d
TIM_BDTR_LOCK_0	target/stm32f103xb.h	/^#define TIM_BDTR_LOCK_0 /;"	d
TIM_BDTR_LOCK_1	target/stm32f103xb.h	/^#define TIM_BDTR_LOCK_1 /;"	d
TIM_BDTR_LOCK_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_LOCK_Msk /;"	d
TIM_BDTR_LOCK_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_LOCK_Pos /;"	d
TIM_BDTR_LOCK	target/stm32f103xb.h	/^#define TIM_BDTR_LOCK /;"	d
TIM_BDTR_MOE_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_MOE_Msk /;"	d
TIM_BDTR_MOE_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_MOE_Pos /;"	d
TIM_BDTR_MOE	target/stm32f103xb.h	/^#define TIM_BDTR_MOE /;"	d
TIM_BDTR_OSSI_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_OSSI_Msk /;"	d
TIM_BDTR_OSSI_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_OSSI_Pos /;"	d
TIM_BDTR_OSSI	target/stm32f103xb.h	/^#define TIM_BDTR_OSSI /;"	d
TIM_BDTR_OSSR_Msk	target/stm32f103xb.h	/^#define TIM_BDTR_OSSR_Msk /;"	d
TIM_BDTR_OSSR_Pos	target/stm32f103xb.h	/^#define TIM_BDTR_OSSR_Pos /;"	d
TIM_BDTR_OSSR	target/stm32f103xb.h	/^#define TIM_BDTR_OSSR /;"	d
TIM_CCER_CC1E_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC1E_Msk /;"	d
TIM_CCER_CC1E_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC1E_Pos /;"	d
TIM_CCER_CC1E	target/stm32f103xb.h	/^#define TIM_CCER_CC1E /;"	d
TIM_CCER_CC1NE_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC1NE_Msk /;"	d
TIM_CCER_CC1NE_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC1NE_Pos /;"	d
TIM_CCER_CC1NE	target/stm32f103xb.h	/^#define TIM_CCER_CC1NE /;"	d
TIM_CCER_CC1NP_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC1NP_Msk /;"	d
TIM_CCER_CC1NP_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC1NP_Pos /;"	d
TIM_CCER_CC1NP	target/stm32f103xb.h	/^#define TIM_CCER_CC1NP /;"	d
TIM_CCER_CC1P_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC1P_Msk /;"	d
TIM_CCER_CC1P_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC1P_Pos /;"	d
TIM_CCER_CC1P	target/stm32f103xb.h	/^#define TIM_CCER_CC1P /;"	d
TIM_CCER_CC2E_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC2E_Msk /;"	d
TIM_CCER_CC2E_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC2E_Pos /;"	d
TIM_CCER_CC2E	target/stm32f103xb.h	/^#define TIM_CCER_CC2E /;"	d
TIM_CCER_CC2NE_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC2NE_Msk /;"	d
TIM_CCER_CC2NE_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC2NE_Pos /;"	d
TIM_CCER_CC2NE	target/stm32f103xb.h	/^#define TIM_CCER_CC2NE /;"	d
TIM_CCER_CC2NP_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC2NP_Msk /;"	d
TIM_CCER_CC2NP_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC2NP_Pos /;"	d
TIM_CCER_CC2NP	target/stm32f103xb.h	/^#define TIM_CCER_CC2NP /;"	d
TIM_CCER_CC2P_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC2P_Msk /;"	d
TIM_CCER_CC2P_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC2P_Pos /;"	d
TIM_CCER_CC2P	target/stm32f103xb.h	/^#define TIM_CCER_CC2P /;"	d
TIM_CCER_CC3E_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC3E_Msk /;"	d
TIM_CCER_CC3E_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC3E_Pos /;"	d
TIM_CCER_CC3E	target/stm32f103xb.h	/^#define TIM_CCER_CC3E /;"	d
TIM_CCER_CC3NE_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC3NE_Msk /;"	d
TIM_CCER_CC3NE_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC3NE_Pos /;"	d
TIM_CCER_CC3NE	target/stm32f103xb.h	/^#define TIM_CCER_CC3NE /;"	d
TIM_CCER_CC3NP_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC3NP_Msk /;"	d
TIM_CCER_CC3NP_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC3NP_Pos /;"	d
TIM_CCER_CC3NP	target/stm32f103xb.h	/^#define TIM_CCER_CC3NP /;"	d
TIM_CCER_CC3P_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC3P_Msk /;"	d
TIM_CCER_CC3P_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC3P_Pos /;"	d
TIM_CCER_CC3P	target/stm32f103xb.h	/^#define TIM_CCER_CC3P /;"	d
TIM_CCER_CC4E_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC4E_Msk /;"	d
TIM_CCER_CC4E_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC4E_Pos /;"	d
TIM_CCER_CC4E	target/stm32f103xb.h	/^#define TIM_CCER_CC4E /;"	d
TIM_CCER_CC4P_Msk	target/stm32f103xb.h	/^#define TIM_CCER_CC4P_Msk /;"	d
TIM_CCER_CC4P_Pos	target/stm32f103xb.h	/^#define TIM_CCER_CC4P_Pos /;"	d
TIM_CCER_CC4P	target/stm32f103xb.h	/^#define TIM_CCER_CC4P /;"	d
TIM_CCMR1_CC1S_0	target/stm32f103xb.h	/^#define TIM_CCMR1_CC1S_0 /;"	d
TIM_CCMR1_CC1S_1	target/stm32f103xb.h	/^#define TIM_CCMR1_CC1S_1 /;"	d
TIM_CCMR1_CC1S_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_CC1S_Msk /;"	d
TIM_CCMR1_CC1S_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_CC1S_Pos /;"	d
TIM_CCMR1_CC1S	target/stm32f103xb.h	/^#define TIM_CCMR1_CC1S /;"	d
TIM_CCMR1_CC2S_0	target/stm32f103xb.h	/^#define TIM_CCMR1_CC2S_0 /;"	d
TIM_CCMR1_CC2S_1	target/stm32f103xb.h	/^#define TIM_CCMR1_CC2S_1 /;"	d
TIM_CCMR1_CC2S_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_CC2S_Msk /;"	d
TIM_CCMR1_CC2S_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_CC2S_Pos /;"	d
TIM_CCMR1_CC2S	target/stm32f103xb.h	/^#define TIM_CCMR1_CC2S /;"	d
TIM_CCMR1_IC1F_0	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F_0 /;"	d
TIM_CCMR1_IC1F_1	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F_1 /;"	d
TIM_CCMR1_IC1F_2	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F_2 /;"	d
TIM_CCMR1_IC1F_3	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F_3 /;"	d
TIM_CCMR1_IC1F_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F_Msk /;"	d
TIM_CCMR1_IC1F_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F_Pos /;"	d
TIM_CCMR1_IC1F	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1F /;"	d
TIM_CCMR1_IC1PSC_0	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1PSC_0 /;"	d
TIM_CCMR1_IC1PSC_1	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1PSC_1 /;"	d
TIM_CCMR1_IC1PSC_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1PSC_Msk /;"	d
TIM_CCMR1_IC1PSC_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1PSC_Pos /;"	d
TIM_CCMR1_IC1PSC	target/stm32f103xb.h	/^#define TIM_CCMR1_IC1PSC /;"	d
TIM_CCMR1_IC2F_0	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F_0 /;"	d
TIM_CCMR1_IC2F_1	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F_1 /;"	d
TIM_CCMR1_IC2F_2	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F_2 /;"	d
TIM_CCMR1_IC2F_3	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F_3 /;"	d
TIM_CCMR1_IC2F_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F_Msk /;"	d
TIM_CCMR1_IC2F_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F_Pos /;"	d
TIM_CCMR1_IC2F	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2F /;"	d
TIM_CCMR1_IC2PSC_0	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2PSC_0 /;"	d
TIM_CCMR1_IC2PSC_1	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2PSC_1 /;"	d
TIM_CCMR1_IC2PSC_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2PSC_Msk /;"	d
TIM_CCMR1_IC2PSC_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2PSC_Pos /;"	d
TIM_CCMR1_IC2PSC	target/stm32f103xb.h	/^#define TIM_CCMR1_IC2PSC /;"	d
TIM_CCMR1_OC1CE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1CE_Msk /;"	d
TIM_CCMR1_OC1CE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1CE_Pos /;"	d
TIM_CCMR1_OC1CE	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1CE /;"	d
TIM_CCMR1_OC1FE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1FE_Msk /;"	d
TIM_CCMR1_OC1FE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1FE_Pos /;"	d
TIM_CCMR1_OC1FE	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1FE /;"	d
TIM_CCMR1_OC1M_0	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1M_0 /;"	d
TIM_CCMR1_OC1M_1	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1M_1 /;"	d
TIM_CCMR1_OC1M_2	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1M_2 /;"	d
TIM_CCMR1_OC1M_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1M_Msk /;"	d
TIM_CCMR1_OC1M_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1M_Pos /;"	d
TIM_CCMR1_OC1M	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1M /;"	d
TIM_CCMR1_OC1PE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1PE_Msk /;"	d
TIM_CCMR1_OC1PE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1PE_Pos /;"	d
TIM_CCMR1_OC1PE	target/stm32f103xb.h	/^#define TIM_CCMR1_OC1PE /;"	d
TIM_CCMR1_OC2CE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2CE_Msk /;"	d
TIM_CCMR1_OC2CE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2CE_Pos /;"	d
TIM_CCMR1_OC2CE	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2CE /;"	d
TIM_CCMR1_OC2FE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2FE_Msk /;"	d
TIM_CCMR1_OC2FE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2FE_Pos /;"	d
TIM_CCMR1_OC2FE	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2FE /;"	d
TIM_CCMR1_OC2M_0	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2M_0 /;"	d
TIM_CCMR1_OC2M_1	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2M_1 /;"	d
TIM_CCMR1_OC2M_2	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2M_2 /;"	d
TIM_CCMR1_OC2M_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2M_Msk /;"	d
TIM_CCMR1_OC2M_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2M_Pos /;"	d
TIM_CCMR1_OC2M	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2M /;"	d
TIM_CCMR1_OC2PE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2PE_Msk /;"	d
TIM_CCMR1_OC2PE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2PE_Pos /;"	d
TIM_CCMR1_OC2PE	target/stm32f103xb.h	/^#define TIM_CCMR1_OC2PE /;"	d
TIM_CCMR2_CC3S_0	target/stm32f103xb.h	/^#define TIM_CCMR2_CC3S_0 /;"	d
TIM_CCMR2_CC3S_1	target/stm32f103xb.h	/^#define TIM_CCMR2_CC3S_1 /;"	d
TIM_CCMR2_CC3S_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_CC3S_Msk /;"	d
TIM_CCMR2_CC3S_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_CC3S_Pos /;"	d
TIM_CCMR2_CC3S	target/stm32f103xb.h	/^#define TIM_CCMR2_CC3S /;"	d
TIM_CCMR2_CC4S_0	target/stm32f103xb.h	/^#define TIM_CCMR2_CC4S_0 /;"	d
TIM_CCMR2_CC4S_1	target/stm32f103xb.h	/^#define TIM_CCMR2_CC4S_1 /;"	d
TIM_CCMR2_CC4S_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_CC4S_Msk /;"	d
TIM_CCMR2_CC4S_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_CC4S_Pos /;"	d
TIM_CCMR2_CC4S	target/stm32f103xb.h	/^#define TIM_CCMR2_CC4S /;"	d
TIM_CCMR2_IC3F_0	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F_0 /;"	d
TIM_CCMR2_IC3F_1	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F_1 /;"	d
TIM_CCMR2_IC3F_2	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F_2 /;"	d
TIM_CCMR2_IC3F_3	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F_3 /;"	d
TIM_CCMR2_IC3F_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F_Msk /;"	d
TIM_CCMR2_IC3F_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F_Pos /;"	d
TIM_CCMR2_IC3F	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3F /;"	d
TIM_CCMR2_IC3PSC_0	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3PSC_0 /;"	d
TIM_CCMR2_IC3PSC_1	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3PSC_1 /;"	d
TIM_CCMR2_IC3PSC_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3PSC_Msk /;"	d
TIM_CCMR2_IC3PSC_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3PSC_Pos /;"	d
TIM_CCMR2_IC3PSC	target/stm32f103xb.h	/^#define TIM_CCMR2_IC3PSC /;"	d
TIM_CCMR2_IC4F_0	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F_0 /;"	d
TIM_CCMR2_IC4F_1	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F_1 /;"	d
TIM_CCMR2_IC4F_2	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F_2 /;"	d
TIM_CCMR2_IC4F_3	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F_3 /;"	d
TIM_CCMR2_IC4F_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F_Msk /;"	d
TIM_CCMR2_IC4F_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F_Pos /;"	d
TIM_CCMR2_IC4F	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4F /;"	d
TIM_CCMR2_IC4PSC_0	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4PSC_0 /;"	d
TIM_CCMR2_IC4PSC_1	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4PSC_1 /;"	d
TIM_CCMR2_IC4PSC_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4PSC_Msk /;"	d
TIM_CCMR2_IC4PSC_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4PSC_Pos /;"	d
TIM_CCMR2_IC4PSC	target/stm32f103xb.h	/^#define TIM_CCMR2_IC4PSC /;"	d
TIM_CCMR2_OC3CE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3CE_Msk /;"	d
TIM_CCMR2_OC3CE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3CE_Pos /;"	d
TIM_CCMR2_OC3CE	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3CE /;"	d
TIM_CCMR2_OC3FE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3FE_Msk /;"	d
TIM_CCMR2_OC3FE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3FE_Pos /;"	d
TIM_CCMR2_OC3FE	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3FE /;"	d
TIM_CCMR2_OC3M_0	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3M_0 /;"	d
TIM_CCMR2_OC3M_1	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3M_1 /;"	d
TIM_CCMR2_OC3M_2	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3M_2 /;"	d
TIM_CCMR2_OC3M_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3M_Msk /;"	d
TIM_CCMR2_OC3M_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3M_Pos /;"	d
TIM_CCMR2_OC3M	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3M /;"	d
TIM_CCMR2_OC3PE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3PE_Msk /;"	d
TIM_CCMR2_OC3PE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3PE_Pos /;"	d
TIM_CCMR2_OC3PE	target/stm32f103xb.h	/^#define TIM_CCMR2_OC3PE /;"	d
TIM_CCMR2_OC4CE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4CE_Msk /;"	d
TIM_CCMR2_OC4CE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4CE_Pos /;"	d
TIM_CCMR2_OC4CE	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4CE /;"	d
TIM_CCMR2_OC4FE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4FE_Msk /;"	d
TIM_CCMR2_OC4FE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4FE_Pos /;"	d
TIM_CCMR2_OC4FE	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4FE /;"	d
TIM_CCMR2_OC4M_0	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4M_0 /;"	d
TIM_CCMR2_OC4M_1	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4M_1 /;"	d
TIM_CCMR2_OC4M_2	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4M_2 /;"	d
TIM_CCMR2_OC4M_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4M_Msk /;"	d
TIM_CCMR2_OC4M_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4M_Pos /;"	d
TIM_CCMR2_OC4M	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4M /;"	d
TIM_CCMR2_OC4PE_Msk	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4PE_Msk /;"	d
TIM_CCMR2_OC4PE_Pos	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4PE_Pos /;"	d
TIM_CCMR2_OC4PE	target/stm32f103xb.h	/^#define TIM_CCMR2_OC4PE /;"	d
TIM_CCR1_CCR1_Msk	target/stm32f103xb.h	/^#define TIM_CCR1_CCR1_Msk /;"	d
TIM_CCR1_CCR1_Pos	target/stm32f103xb.h	/^#define TIM_CCR1_CCR1_Pos /;"	d
TIM_CCR1_CCR1	target/stm32f103xb.h	/^#define TIM_CCR1_CCR1 /;"	d
TIM_CCR2_CCR2_Msk	target/stm32f103xb.h	/^#define TIM_CCR2_CCR2_Msk /;"	d
TIM_CCR2_CCR2_Pos	target/stm32f103xb.h	/^#define TIM_CCR2_CCR2_Pos /;"	d
TIM_CCR2_CCR2	target/stm32f103xb.h	/^#define TIM_CCR2_CCR2 /;"	d
TIM_CCR3_CCR3_Msk	target/stm32f103xb.h	/^#define TIM_CCR3_CCR3_Msk /;"	d
TIM_CCR3_CCR3_Pos	target/stm32f103xb.h	/^#define TIM_CCR3_CCR3_Pos /;"	d
TIM_CCR3_CCR3	target/stm32f103xb.h	/^#define TIM_CCR3_CCR3 /;"	d
TIM_CCR4_CCR4_Msk	target/stm32f103xb.h	/^#define TIM_CCR4_CCR4_Msk /;"	d
TIM_CCR4_CCR4_Pos	target/stm32f103xb.h	/^#define TIM_CCR4_CCR4_Pos /;"	d
TIM_CCR4_CCR4	target/stm32f103xb.h	/^#define TIM_CCR4_CCR4 /;"	d
TIM_CNT_CNT_Msk	target/stm32f103xb.h	/^#define TIM_CNT_CNT_Msk /;"	d
TIM_CNT_CNT_Pos	target/stm32f103xb.h	/^#define TIM_CNT_CNT_Pos /;"	d
TIM_CNT_CNT	target/stm32f103xb.h	/^#define TIM_CNT_CNT /;"	d
TIM_CR1_ARPE_Msk	target/stm32f103xb.h	/^#define TIM_CR1_ARPE_Msk /;"	d
TIM_CR1_ARPE_Pos	target/stm32f103xb.h	/^#define TIM_CR1_ARPE_Pos /;"	d
TIM_CR1_ARPE	target/stm32f103xb.h	/^#define TIM_CR1_ARPE /;"	d
TIM_CR1_CEN_Msk	target/stm32f103xb.h	/^#define TIM_CR1_CEN_Msk /;"	d
TIM_CR1_CEN_Pos	target/stm32f103xb.h	/^#define TIM_CR1_CEN_Pos /;"	d
TIM_CR1_CEN	target/stm32f103xb.h	/^#define TIM_CR1_CEN /;"	d
TIM_CR1_CKD_0	target/stm32f103xb.h	/^#define TIM_CR1_CKD_0 /;"	d
TIM_CR1_CKD_1	target/stm32f103xb.h	/^#define TIM_CR1_CKD_1 /;"	d
TIM_CR1_CKD_Msk	target/stm32f103xb.h	/^#define TIM_CR1_CKD_Msk /;"	d
TIM_CR1_CKD_Pos	target/stm32f103xb.h	/^#define TIM_CR1_CKD_Pos /;"	d
TIM_CR1_CKD	target/stm32f103xb.h	/^#define TIM_CR1_CKD /;"	d
TIM_CR1_CMS_0	target/stm32f103xb.h	/^#define TIM_CR1_CMS_0 /;"	d
TIM_CR1_CMS_1	target/stm32f103xb.h	/^#define TIM_CR1_CMS_1 /;"	d
TIM_CR1_CMS_Msk	target/stm32f103xb.h	/^#define TIM_CR1_CMS_Msk /;"	d
TIM_CR1_CMS_Pos	target/stm32f103xb.h	/^#define TIM_CR1_CMS_Pos /;"	d
TIM_CR1_CMS	target/stm32f103xb.h	/^#define TIM_CR1_CMS /;"	d
TIM_CR1_DIR_Msk	target/stm32f103xb.h	/^#define TIM_CR1_DIR_Msk /;"	d
TIM_CR1_DIR_Pos	target/stm32f103xb.h	/^#define TIM_CR1_DIR_Pos /;"	d
TIM_CR1_DIR	target/stm32f103xb.h	/^#define TIM_CR1_DIR /;"	d
TIM_CR1_OPM_Msk	target/stm32f103xb.h	/^#define TIM_CR1_OPM_Msk /;"	d
TIM_CR1_OPM_Pos	target/stm32f103xb.h	/^#define TIM_CR1_OPM_Pos /;"	d
TIM_CR1_OPM	target/stm32f103xb.h	/^#define TIM_CR1_OPM /;"	d
TIM_CR1_UDIS_Msk	target/stm32f103xb.h	/^#define TIM_CR1_UDIS_Msk /;"	d
TIM_CR1_UDIS_Pos	target/stm32f103xb.h	/^#define TIM_CR1_UDIS_Pos /;"	d
TIM_CR1_UDIS	target/stm32f103xb.h	/^#define TIM_CR1_UDIS /;"	d
TIM_CR1_URS_Msk	target/stm32f103xb.h	/^#define TIM_CR1_URS_Msk /;"	d
TIM_CR1_URS_Pos	target/stm32f103xb.h	/^#define TIM_CR1_URS_Pos /;"	d
TIM_CR1_URS	target/stm32f103xb.h	/^#define TIM_CR1_URS /;"	d
TIM_CR2_CCDS_Msk	target/stm32f103xb.h	/^#define TIM_CR2_CCDS_Msk /;"	d
TIM_CR2_CCDS_Pos	target/stm32f103xb.h	/^#define TIM_CR2_CCDS_Pos /;"	d
TIM_CR2_CCDS	target/stm32f103xb.h	/^#define TIM_CR2_CCDS /;"	d
TIM_CR2_CCPC_Msk	target/stm32f103xb.h	/^#define TIM_CR2_CCPC_Msk /;"	d
TIM_CR2_CCPC_Pos	target/stm32f103xb.h	/^#define TIM_CR2_CCPC_Pos /;"	d
TIM_CR2_CCPC	target/stm32f103xb.h	/^#define TIM_CR2_CCPC /;"	d
TIM_CR2_CCUS_Msk	target/stm32f103xb.h	/^#define TIM_CR2_CCUS_Msk /;"	d
TIM_CR2_CCUS_Pos	target/stm32f103xb.h	/^#define TIM_CR2_CCUS_Pos /;"	d
TIM_CR2_CCUS	target/stm32f103xb.h	/^#define TIM_CR2_CCUS /;"	d
TIM_CR2_MMS_0	target/stm32f103xb.h	/^#define TIM_CR2_MMS_0 /;"	d
TIM_CR2_MMS_1	target/stm32f103xb.h	/^#define TIM_CR2_MMS_1 /;"	d
TIM_CR2_MMS_2	target/stm32f103xb.h	/^#define TIM_CR2_MMS_2 /;"	d
TIM_CR2_MMS_Msk	target/stm32f103xb.h	/^#define TIM_CR2_MMS_Msk /;"	d
TIM_CR2_MMS_Pos	target/stm32f103xb.h	/^#define TIM_CR2_MMS_Pos /;"	d
TIM_CR2_MMS	target/stm32f103xb.h	/^#define TIM_CR2_MMS /;"	d
TIM_CR2_OIS1N_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS1N_Msk /;"	d
TIM_CR2_OIS1N_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS1N_Pos /;"	d
TIM_CR2_OIS1N	target/stm32f103xb.h	/^#define TIM_CR2_OIS1N /;"	d
TIM_CR2_OIS1_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS1_Msk /;"	d
TIM_CR2_OIS1_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS1_Pos /;"	d
TIM_CR2_OIS1	target/stm32f103xb.h	/^#define TIM_CR2_OIS1 /;"	d
TIM_CR2_OIS2N_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS2N_Msk /;"	d
TIM_CR2_OIS2N_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS2N_Pos /;"	d
TIM_CR2_OIS2N	target/stm32f103xb.h	/^#define TIM_CR2_OIS2N /;"	d
TIM_CR2_OIS2_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS2_Msk /;"	d
TIM_CR2_OIS2_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS2_Pos /;"	d
TIM_CR2_OIS2	target/stm32f103xb.h	/^#define TIM_CR2_OIS2 /;"	d
TIM_CR2_OIS3N_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS3N_Msk /;"	d
TIM_CR2_OIS3N_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS3N_Pos /;"	d
TIM_CR2_OIS3N	target/stm32f103xb.h	/^#define TIM_CR2_OIS3N /;"	d
TIM_CR2_OIS3_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS3_Msk /;"	d
TIM_CR2_OIS3_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS3_Pos /;"	d
TIM_CR2_OIS3	target/stm32f103xb.h	/^#define TIM_CR2_OIS3 /;"	d
TIM_CR2_OIS4_Msk	target/stm32f103xb.h	/^#define TIM_CR2_OIS4_Msk /;"	d
TIM_CR2_OIS4_Pos	target/stm32f103xb.h	/^#define TIM_CR2_OIS4_Pos /;"	d
TIM_CR2_OIS4	target/stm32f103xb.h	/^#define TIM_CR2_OIS4 /;"	d
TIM_CR2_TI1S_Msk	target/stm32f103xb.h	/^#define TIM_CR2_TI1S_Msk /;"	d
TIM_CR2_TI1S_Pos	target/stm32f103xb.h	/^#define TIM_CR2_TI1S_Pos /;"	d
TIM_CR2_TI1S	target/stm32f103xb.h	/^#define TIM_CR2_TI1S /;"	d
TIM_DCR_DBA_0	target/stm32f103xb.h	/^#define TIM_DCR_DBA_0 /;"	d
TIM_DCR_DBA_1	target/stm32f103xb.h	/^#define TIM_DCR_DBA_1 /;"	d
TIM_DCR_DBA_2	target/stm32f103xb.h	/^#define TIM_DCR_DBA_2 /;"	d
TIM_DCR_DBA_3	target/stm32f103xb.h	/^#define TIM_DCR_DBA_3 /;"	d
TIM_DCR_DBA_4	target/stm32f103xb.h	/^#define TIM_DCR_DBA_4 /;"	d
TIM_DCR_DBA_Msk	target/stm32f103xb.h	/^#define TIM_DCR_DBA_Msk /;"	d
TIM_DCR_DBA_Pos	target/stm32f103xb.h	/^#define TIM_DCR_DBA_Pos /;"	d
TIM_DCR_DBA	target/stm32f103xb.h	/^#define TIM_DCR_DBA /;"	d
TIM_DCR_DBL_0	target/stm32f103xb.h	/^#define TIM_DCR_DBL_0 /;"	d
TIM_DCR_DBL_1	target/stm32f103xb.h	/^#define TIM_DCR_DBL_1 /;"	d
TIM_DCR_DBL_2	target/stm32f103xb.h	/^#define TIM_DCR_DBL_2 /;"	d
TIM_DCR_DBL_3	target/stm32f103xb.h	/^#define TIM_DCR_DBL_3 /;"	d
TIM_DCR_DBL_4	target/stm32f103xb.h	/^#define TIM_DCR_DBL_4 /;"	d
TIM_DCR_DBL_Msk	target/stm32f103xb.h	/^#define TIM_DCR_DBL_Msk /;"	d
TIM_DCR_DBL_Pos	target/stm32f103xb.h	/^#define TIM_DCR_DBL_Pos /;"	d
TIM_DCR_DBL	target/stm32f103xb.h	/^#define TIM_DCR_DBL /;"	d
TIM_DIER_BIE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_BIE_Msk /;"	d
TIM_DIER_BIE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_BIE_Pos /;"	d
TIM_DIER_BIE	target/stm32f103xb.h	/^#define TIM_DIER_BIE /;"	d
TIM_DIER_CC1DE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC1DE_Msk /;"	d
TIM_DIER_CC1DE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC1DE_Pos /;"	d
TIM_DIER_CC1DE	target/stm32f103xb.h	/^#define TIM_DIER_CC1DE /;"	d
TIM_DIER_CC1IE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC1IE_Msk /;"	d
TIM_DIER_CC1IE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC1IE_Pos /;"	d
TIM_DIER_CC1IE	target/stm32f103xb.h	/^#define TIM_DIER_CC1IE /;"	d
TIM_DIER_CC2DE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC2DE_Msk /;"	d
TIM_DIER_CC2DE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC2DE_Pos /;"	d
TIM_DIER_CC2DE	target/stm32f103xb.h	/^#define TIM_DIER_CC2DE /;"	d
TIM_DIER_CC2IE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC2IE_Msk /;"	d
TIM_DIER_CC2IE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC2IE_Pos /;"	d
TIM_DIER_CC2IE	target/stm32f103xb.h	/^#define TIM_DIER_CC2IE /;"	d
TIM_DIER_CC3DE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC3DE_Msk /;"	d
TIM_DIER_CC3DE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC3DE_Pos /;"	d
TIM_DIER_CC3DE	target/stm32f103xb.h	/^#define TIM_DIER_CC3DE /;"	d
TIM_DIER_CC3IE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC3IE_Msk /;"	d
TIM_DIER_CC3IE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC3IE_Pos /;"	d
TIM_DIER_CC3IE	target/stm32f103xb.h	/^#define TIM_DIER_CC3IE /;"	d
TIM_DIER_CC4DE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC4DE_Msk /;"	d
TIM_DIER_CC4DE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC4DE_Pos /;"	d
TIM_DIER_CC4DE	target/stm32f103xb.h	/^#define TIM_DIER_CC4DE /;"	d
TIM_DIER_CC4IE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_CC4IE_Msk /;"	d
TIM_DIER_CC4IE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_CC4IE_Pos /;"	d
TIM_DIER_CC4IE	target/stm32f103xb.h	/^#define TIM_DIER_CC4IE /;"	d
TIM_DIER_COMDE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_COMDE_Msk /;"	d
TIM_DIER_COMDE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_COMDE_Pos /;"	d
TIM_DIER_COMDE	target/stm32f103xb.h	/^#define TIM_DIER_COMDE /;"	d
TIM_DIER_COMIE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_COMIE_Msk /;"	d
TIM_DIER_COMIE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_COMIE_Pos /;"	d
TIM_DIER_COMIE	target/stm32f103xb.h	/^#define TIM_DIER_COMIE /;"	d
TIM_DIER_TDE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_TDE_Msk /;"	d
TIM_DIER_TDE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_TDE_Pos /;"	d
TIM_DIER_TDE	target/stm32f103xb.h	/^#define TIM_DIER_TDE /;"	d
TIM_DIER_TIE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_TIE_Msk /;"	d
TIM_DIER_TIE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_TIE_Pos /;"	d
TIM_DIER_TIE	target/stm32f103xb.h	/^#define TIM_DIER_TIE /;"	d
TIM_DIER_UDE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_UDE_Msk /;"	d
TIM_DIER_UDE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_UDE_Pos /;"	d
TIM_DIER_UDE	target/stm32f103xb.h	/^#define TIM_DIER_UDE /;"	d
TIM_DIER_UIE_Msk	target/stm32f103xb.h	/^#define TIM_DIER_UIE_Msk /;"	d
TIM_DIER_UIE_Pos	target/stm32f103xb.h	/^#define TIM_DIER_UIE_Pos /;"	d
TIM_DIER_UIE	target/stm32f103xb.h	/^#define TIM_DIER_UIE /;"	d
TIM_DMAR_DMAB_Msk	target/stm32f103xb.h	/^#define TIM_DMAR_DMAB_Msk /;"	d
TIM_DMAR_DMAB_Pos	target/stm32f103xb.h	/^#define TIM_DMAR_DMAB_Pos /;"	d
TIM_DMAR_DMAB	target/stm32f103xb.h	/^#define TIM_DMAR_DMAB /;"	d
TIM_EGR_BG_Msk	target/stm32f103xb.h	/^#define TIM_EGR_BG_Msk /;"	d
TIM_EGR_BG_Pos	target/stm32f103xb.h	/^#define TIM_EGR_BG_Pos /;"	d
TIM_EGR_BG	target/stm32f103xb.h	/^#define TIM_EGR_BG /;"	d
TIM_EGR_CC1G_Msk	target/stm32f103xb.h	/^#define TIM_EGR_CC1G_Msk /;"	d
TIM_EGR_CC1G_Pos	target/stm32f103xb.h	/^#define TIM_EGR_CC1G_Pos /;"	d
TIM_EGR_CC1G	target/stm32f103xb.h	/^#define TIM_EGR_CC1G /;"	d
TIM_EGR_CC2G_Msk	target/stm32f103xb.h	/^#define TIM_EGR_CC2G_Msk /;"	d
TIM_EGR_CC2G_Pos	target/stm32f103xb.h	/^#define TIM_EGR_CC2G_Pos /;"	d
TIM_EGR_CC2G	target/stm32f103xb.h	/^#define TIM_EGR_CC2G /;"	d
TIM_EGR_CC3G_Msk	target/stm32f103xb.h	/^#define TIM_EGR_CC3G_Msk /;"	d
TIM_EGR_CC3G_Pos	target/stm32f103xb.h	/^#define TIM_EGR_CC3G_Pos /;"	d
TIM_EGR_CC3G	target/stm32f103xb.h	/^#define TIM_EGR_CC3G /;"	d
TIM_EGR_CC4G_Msk	target/stm32f103xb.h	/^#define TIM_EGR_CC4G_Msk /;"	d
TIM_EGR_CC4G_Pos	target/stm32f103xb.h	/^#define TIM_EGR_CC4G_Pos /;"	d
TIM_EGR_CC4G	target/stm32f103xb.h	/^#define TIM_EGR_CC4G /;"	d
TIM_EGR_COMG_Msk	target/stm32f103xb.h	/^#define TIM_EGR_COMG_Msk /;"	d
TIM_EGR_COMG_Pos	target/stm32f103xb.h	/^#define TIM_EGR_COMG_Pos /;"	d
TIM_EGR_COMG	target/stm32f103xb.h	/^#define TIM_EGR_COMG /;"	d
TIM_EGR_TG_Msk	target/stm32f103xb.h	/^#define TIM_EGR_TG_Msk /;"	d
TIM_EGR_TG_Pos	target/stm32f103xb.h	/^#define TIM_EGR_TG_Pos /;"	d
TIM_EGR_TG	target/stm32f103xb.h	/^#define TIM_EGR_TG /;"	d
TIM_EGR_UG_Msk	target/stm32f103xb.h	/^#define TIM_EGR_UG_Msk /;"	d
TIM_EGR_UG_Pos	target/stm32f103xb.h	/^#define TIM_EGR_UG_Pos /;"	d
TIM_EGR_UG	target/stm32f103xb.h	/^#define TIM_EGR_UG /;"	d
TIM_PSC_PSC_Msk	target/stm32f103xb.h	/^#define TIM_PSC_PSC_Msk /;"	d
TIM_PSC_PSC_Pos	target/stm32f103xb.h	/^#define TIM_PSC_PSC_Pos /;"	d
TIM_PSC_PSC	target/stm32f103xb.h	/^#define TIM_PSC_PSC /;"	d
TIM_RCR_REP_Msk	target/stm32f103xb.h	/^#define TIM_RCR_REP_Msk /;"	d
TIM_RCR_REP_Pos	target/stm32f103xb.h	/^#define TIM_RCR_REP_Pos /;"	d
TIM_RCR_REP	target/stm32f103xb.h	/^#define TIM_RCR_REP /;"	d
TIM_SMCR_ECE_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_ECE_Msk /;"	d
TIM_SMCR_ECE_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_ECE_Pos /;"	d
TIM_SMCR_ECE	target/stm32f103xb.h	/^#define TIM_SMCR_ECE /;"	d
TIM_SMCR_ETF_0	target/stm32f103xb.h	/^#define TIM_SMCR_ETF_0 /;"	d
TIM_SMCR_ETF_1	target/stm32f103xb.h	/^#define TIM_SMCR_ETF_1 /;"	d
TIM_SMCR_ETF_2	target/stm32f103xb.h	/^#define TIM_SMCR_ETF_2 /;"	d
TIM_SMCR_ETF_3	target/stm32f103xb.h	/^#define TIM_SMCR_ETF_3 /;"	d
TIM_SMCR_ETF_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_ETF_Msk /;"	d
TIM_SMCR_ETF_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_ETF_Pos /;"	d
TIM_SMCR_ETF	target/stm32f103xb.h	/^#define TIM_SMCR_ETF /;"	d
TIM_SMCR_ETPS_0	target/stm32f103xb.h	/^#define TIM_SMCR_ETPS_0 /;"	d
TIM_SMCR_ETPS_1	target/stm32f103xb.h	/^#define TIM_SMCR_ETPS_1 /;"	d
TIM_SMCR_ETPS_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_ETPS_Msk /;"	d
TIM_SMCR_ETPS_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_ETPS_Pos /;"	d
TIM_SMCR_ETPS	target/stm32f103xb.h	/^#define TIM_SMCR_ETPS /;"	d
TIM_SMCR_ETP_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_ETP_Msk /;"	d
TIM_SMCR_ETP_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_ETP_Pos /;"	d
TIM_SMCR_ETP	target/stm32f103xb.h	/^#define TIM_SMCR_ETP /;"	d
TIM_SMCR_MSM_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_MSM_Msk /;"	d
TIM_SMCR_MSM_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_MSM_Pos /;"	d
TIM_SMCR_MSM	target/stm32f103xb.h	/^#define TIM_SMCR_MSM /;"	d
TIM_SMCR_SMS_0	target/stm32f103xb.h	/^#define TIM_SMCR_SMS_0 /;"	d
TIM_SMCR_SMS_1	target/stm32f103xb.h	/^#define TIM_SMCR_SMS_1 /;"	d
TIM_SMCR_SMS_2	target/stm32f103xb.h	/^#define TIM_SMCR_SMS_2 /;"	d
TIM_SMCR_SMS_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_SMS_Msk /;"	d
TIM_SMCR_SMS_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_SMS_Pos /;"	d
TIM_SMCR_SMS	target/stm32f103xb.h	/^#define TIM_SMCR_SMS /;"	d
TIM_SMCR_TS_0	target/stm32f103xb.h	/^#define TIM_SMCR_TS_0 /;"	d
TIM_SMCR_TS_1	target/stm32f103xb.h	/^#define TIM_SMCR_TS_1 /;"	d
TIM_SMCR_TS_2	target/stm32f103xb.h	/^#define TIM_SMCR_TS_2 /;"	d
TIM_SMCR_TS_Msk	target/stm32f103xb.h	/^#define TIM_SMCR_TS_Msk /;"	d
TIM_SMCR_TS_Pos	target/stm32f103xb.h	/^#define TIM_SMCR_TS_Pos /;"	d
TIM_SMCR_TS	target/stm32f103xb.h	/^#define TIM_SMCR_TS /;"	d
TIM_SR_BIF_Msk	target/stm32f103xb.h	/^#define TIM_SR_BIF_Msk /;"	d
TIM_SR_BIF_Pos	target/stm32f103xb.h	/^#define TIM_SR_BIF_Pos /;"	d
TIM_SR_BIF	target/stm32f103xb.h	/^#define TIM_SR_BIF /;"	d
TIM_SR_CC1IF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC1IF_Msk /;"	d
TIM_SR_CC1IF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC1IF_Pos /;"	d
TIM_SR_CC1IF	target/stm32f103xb.h	/^#define TIM_SR_CC1IF /;"	d
TIM_SR_CC1OF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC1OF_Msk /;"	d
TIM_SR_CC1OF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC1OF_Pos /;"	d
TIM_SR_CC1OF	target/stm32f103xb.h	/^#define TIM_SR_CC1OF /;"	d
TIM_SR_CC2IF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC2IF_Msk /;"	d
TIM_SR_CC2IF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC2IF_Pos /;"	d
TIM_SR_CC2IF	target/stm32f103xb.h	/^#define TIM_SR_CC2IF /;"	d
TIM_SR_CC2OF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC2OF_Msk /;"	d
TIM_SR_CC2OF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC2OF_Pos /;"	d
TIM_SR_CC2OF	target/stm32f103xb.h	/^#define TIM_SR_CC2OF /;"	d
TIM_SR_CC3IF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC3IF_Msk /;"	d
TIM_SR_CC3IF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC3IF_Pos /;"	d
TIM_SR_CC3IF	target/stm32f103xb.h	/^#define TIM_SR_CC3IF /;"	d
TIM_SR_CC3OF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC3OF_Msk /;"	d
TIM_SR_CC3OF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC3OF_Pos /;"	d
TIM_SR_CC3OF	target/stm32f103xb.h	/^#define TIM_SR_CC3OF /;"	d
TIM_SR_CC4IF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC4IF_Msk /;"	d
TIM_SR_CC4IF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC4IF_Pos /;"	d
TIM_SR_CC4IF	target/stm32f103xb.h	/^#define TIM_SR_CC4IF /;"	d
TIM_SR_CC4OF_Msk	target/stm32f103xb.h	/^#define TIM_SR_CC4OF_Msk /;"	d
TIM_SR_CC4OF_Pos	target/stm32f103xb.h	/^#define TIM_SR_CC4OF_Pos /;"	d
TIM_SR_CC4OF	target/stm32f103xb.h	/^#define TIM_SR_CC4OF /;"	d
TIM_SR_COMIF_Msk	target/stm32f103xb.h	/^#define TIM_SR_COMIF_Msk /;"	d
TIM_SR_COMIF_Pos	target/stm32f103xb.h	/^#define TIM_SR_COMIF_Pos /;"	d
TIM_SR_COMIF	target/stm32f103xb.h	/^#define TIM_SR_COMIF /;"	d
TIM_SR_TIF_Msk	target/stm32f103xb.h	/^#define TIM_SR_TIF_Msk /;"	d
TIM_SR_TIF_Pos	target/stm32f103xb.h	/^#define TIM_SR_TIF_Pos /;"	d
TIM_SR_TIF	target/stm32f103xb.h	/^#define TIM_SR_TIF /;"	d
TIM_SR_UIF_Msk	target/stm32f103xb.h	/^#define TIM_SR_UIF_Msk /;"	d
TIM_SR_UIF_Pos	target/stm32f103xb.h	/^#define TIM_SR_UIF_Pos /;"	d
TIM_SR_UIF	target/stm32f103xb.h	/^#define TIM_SR_UIF /;"	d
TIM_TypeDef	target/stm32f103xb.h	/^}TIM_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1908
TIR	target/stm32f103xb.h	/^  __IO uint32_t TIR;$/;"	m	struct:__anon72c4c37e0508	typeref:typename:__IO uint32_t
TRISE	target/stm32f103xb.h	/^  __IO uint32_t TRISE;$/;"	m	struct:__anon72c4c37e1208	typeref:typename:__IO uint32_t
TSR	target/stm32f103xb.h	/^  __IO uint32_t TSR;$/;"	m	struct:__anon72c4c37e0808	typeref:typename:__IO uint32_t
TXCRCR	target/stm32f103xb.h	/^  __IO uint32_t TXCRCR;$/;"	m	struct:__anon72c4c37e1808	typeref:typename:__IO uint32_t
UID_BASE	target/stm32f103xb.h	/^#define UID_BASE /;"	d
USART1_BASE	target/stm32f103xb.h	/^#define USART1_BASE /;"	d
USART1_IRQ_PRIORITY	Untitled Folder/config.h	/^#define	USART1_IRQ_PRIORITY	/;"	d
USART1_IRQ_PRIORITY	config.h	/^#define	USART1_IRQ_PRIORITY	/;"	d
USART1_IRQn	target/stm32f103xb.h	/^  USART1_IRQn                 = 37,     \/*!< USART1 global Interrupt                           /;"	e	enum:__anon72c4c37e0103
USART1	target/stm32f103xb.h	/^#define USART1 /;"	d
USART2_BASE	target/stm32f103xb.h	/^#define USART2_BASE /;"	d
USART2_IRQ_PRIORITY	Untitled Folder/config.h	/^#define	USART2_IRQ_PRIORITY	/;"	d
USART2_IRQ_PRIORITY	config.h	/^#define	USART2_IRQ_PRIORITY	/;"	d
USART2_IRQn	target/stm32f103xb.h	/^  USART2_IRQn                 = 38,     \/*!< USART2 global Interrupt                           /;"	e	enum:__anon72c4c37e0103
USART2	target/stm32f103xb.h	/^#define USART2 /;"	d
USART3_BASE	target/stm32f103xb.h	/^#define USART3_BASE /;"	d
USART3_IRQn	target/stm32f103xb.h	/^  USART3_IRQn                 = 39,     \/*!< USART3 global Interrupt                           /;"	e	enum:__anon72c4c37e0103
USART3	target/stm32f103xb.h	/^#define USART3 /;"	d
USART6_IRQ_PRIORITY	Untitled Folder/config.h	/^#define	USART6_IRQ_PRIORITY	/;"	d
USART6_IRQ_PRIORITY	config.h	/^#define	USART6_IRQ_PRIORITY	/;"	d
USART_BRR_DIV_Fraction_Msk	target/stm32f103xb.h	/^#define USART_BRR_DIV_Fraction_Msk /;"	d
USART_BRR_DIV_Fraction_Pos	target/stm32f103xb.h	/^#define USART_BRR_DIV_Fraction_Pos /;"	d
USART_BRR_DIV_Fraction	target/stm32f103xb.h	/^#define USART_BRR_DIV_Fraction /;"	d
USART_BRR_DIV_Mantissa_Msk	target/stm32f103xb.h	/^#define USART_BRR_DIV_Mantissa_Msk /;"	d
USART_BRR_DIV_Mantissa_Pos	target/stm32f103xb.h	/^#define USART_BRR_DIV_Mantissa_Pos /;"	d
USART_BRR_DIV_Mantissa	target/stm32f103xb.h	/^#define USART_BRR_DIV_Mantissa /;"	d
USART_CR1_IDLEIE_Msk	target/stm32f103xb.h	/^#define USART_CR1_IDLEIE_Msk /;"	d
USART_CR1_IDLEIE_Pos	target/stm32f103xb.h	/^#define USART_CR1_IDLEIE_Pos /;"	d
USART_CR1_IDLEIE	target/stm32f103xb.h	/^#define USART_CR1_IDLEIE /;"	d
USART_CR1_M_Msk	target/stm32f103xb.h	/^#define USART_CR1_M_Msk /;"	d
USART_CR1_M_Pos	target/stm32f103xb.h	/^#define USART_CR1_M_Pos /;"	d
USART_CR1_M	target/stm32f103xb.h	/^#define USART_CR1_M /;"	d
USART_CR1_PCE_Msk	target/stm32f103xb.h	/^#define USART_CR1_PCE_Msk /;"	d
USART_CR1_PCE_Pos	target/stm32f103xb.h	/^#define USART_CR1_PCE_Pos /;"	d
USART_CR1_PCE	target/stm32f103xb.h	/^#define USART_CR1_PCE /;"	d
USART_CR1_PEIE_Msk	target/stm32f103xb.h	/^#define USART_CR1_PEIE_Msk /;"	d
USART_CR1_PEIE_Pos	target/stm32f103xb.h	/^#define USART_CR1_PEIE_Pos /;"	d
USART_CR1_PEIE	target/stm32f103xb.h	/^#define USART_CR1_PEIE /;"	d
USART_CR1_PS_Msk	target/stm32f103xb.h	/^#define USART_CR1_PS_Msk /;"	d
USART_CR1_PS_Pos	target/stm32f103xb.h	/^#define USART_CR1_PS_Pos /;"	d
USART_CR1_PS	target/stm32f103xb.h	/^#define USART_CR1_PS /;"	d
USART_CR1_RE_Msk	target/stm32f103xb.h	/^#define USART_CR1_RE_Msk /;"	d
USART_CR1_RE_Pos	target/stm32f103xb.h	/^#define USART_CR1_RE_Pos /;"	d
USART_CR1_RE	target/stm32f103xb.h	/^#define USART_CR1_RE /;"	d
USART_CR1_RWU_Msk	target/stm32f103xb.h	/^#define USART_CR1_RWU_Msk /;"	d
USART_CR1_RWU_Pos	target/stm32f103xb.h	/^#define USART_CR1_RWU_Pos /;"	d
USART_CR1_RWU	target/stm32f103xb.h	/^#define USART_CR1_RWU /;"	d
USART_CR1_RXNEIE_Msk	target/stm32f103xb.h	/^#define USART_CR1_RXNEIE_Msk /;"	d
USART_CR1_RXNEIE_Pos	target/stm32f103xb.h	/^#define USART_CR1_RXNEIE_Pos /;"	d
USART_CR1_RXNEIE	target/stm32f103xb.h	/^#define USART_CR1_RXNEIE /;"	d
USART_CR1_SBK_Msk	target/stm32f103xb.h	/^#define USART_CR1_SBK_Msk /;"	d
USART_CR1_SBK_Pos	target/stm32f103xb.h	/^#define USART_CR1_SBK_Pos /;"	d
USART_CR1_SBK	target/stm32f103xb.h	/^#define USART_CR1_SBK /;"	d
USART_CR1_TCIE_Msk	target/stm32f103xb.h	/^#define USART_CR1_TCIE_Msk /;"	d
USART_CR1_TCIE_Pos	target/stm32f103xb.h	/^#define USART_CR1_TCIE_Pos /;"	d
USART_CR1_TCIE	target/stm32f103xb.h	/^#define USART_CR1_TCIE /;"	d
USART_CR1_TE_Msk	target/stm32f103xb.h	/^#define USART_CR1_TE_Msk /;"	d
USART_CR1_TE_Pos	target/stm32f103xb.h	/^#define USART_CR1_TE_Pos /;"	d
USART_CR1_TE	target/stm32f103xb.h	/^#define USART_CR1_TE /;"	d
USART_CR1_TXEIE_Msk	target/stm32f103xb.h	/^#define USART_CR1_TXEIE_Msk /;"	d
USART_CR1_TXEIE_Pos	target/stm32f103xb.h	/^#define USART_CR1_TXEIE_Pos /;"	d
USART_CR1_TXEIE	target/stm32f103xb.h	/^#define USART_CR1_TXEIE /;"	d
USART_CR1_UE_Msk	target/stm32f103xb.h	/^#define USART_CR1_UE_Msk /;"	d
USART_CR1_UE_Pos	target/stm32f103xb.h	/^#define USART_CR1_UE_Pos /;"	d
USART_CR1_UE	target/stm32f103xb.h	/^#define USART_CR1_UE /;"	d
USART_CR1_WAKE_Msk	target/stm32f103xb.h	/^#define USART_CR1_WAKE_Msk /;"	d
USART_CR1_WAKE_Pos	target/stm32f103xb.h	/^#define USART_CR1_WAKE_Pos /;"	d
USART_CR1_WAKE	target/stm32f103xb.h	/^#define USART_CR1_WAKE /;"	d
USART_CR2_ADD_Msk	target/stm32f103xb.h	/^#define USART_CR2_ADD_Msk /;"	d
USART_CR2_ADD_Pos	target/stm32f103xb.h	/^#define USART_CR2_ADD_Pos /;"	d
USART_CR2_ADD	target/stm32f103xb.h	/^#define USART_CR2_ADD /;"	d
USART_CR2_CLKEN_Msk	target/stm32f103xb.h	/^#define USART_CR2_CLKEN_Msk /;"	d
USART_CR2_CLKEN_Pos	target/stm32f103xb.h	/^#define USART_CR2_CLKEN_Pos /;"	d
USART_CR2_CLKEN	target/stm32f103xb.h	/^#define USART_CR2_CLKEN /;"	d
USART_CR2_CPHA_Msk	target/stm32f103xb.h	/^#define USART_CR2_CPHA_Msk /;"	d
USART_CR2_CPHA_Pos	target/stm32f103xb.h	/^#define USART_CR2_CPHA_Pos /;"	d
USART_CR2_CPHA	target/stm32f103xb.h	/^#define USART_CR2_CPHA /;"	d
USART_CR2_CPOL_Msk	target/stm32f103xb.h	/^#define USART_CR2_CPOL_Msk /;"	d
USART_CR2_CPOL_Pos	target/stm32f103xb.h	/^#define USART_CR2_CPOL_Pos /;"	d
USART_CR2_CPOL	target/stm32f103xb.h	/^#define USART_CR2_CPOL /;"	d
USART_CR2_LBCL_Msk	target/stm32f103xb.h	/^#define USART_CR2_LBCL_Msk /;"	d
USART_CR2_LBCL_Pos	target/stm32f103xb.h	/^#define USART_CR2_LBCL_Pos /;"	d
USART_CR2_LBCL	target/stm32f103xb.h	/^#define USART_CR2_LBCL /;"	d
USART_CR2_LBDIE_Msk	target/stm32f103xb.h	/^#define USART_CR2_LBDIE_Msk /;"	d
USART_CR2_LBDIE_Pos	target/stm32f103xb.h	/^#define USART_CR2_LBDIE_Pos /;"	d
USART_CR2_LBDIE	target/stm32f103xb.h	/^#define USART_CR2_LBDIE /;"	d
USART_CR2_LBDL_Msk	target/stm32f103xb.h	/^#define USART_CR2_LBDL_Msk /;"	d
USART_CR2_LBDL_Pos	target/stm32f103xb.h	/^#define USART_CR2_LBDL_Pos /;"	d
USART_CR2_LBDL	target/stm32f103xb.h	/^#define USART_CR2_LBDL /;"	d
USART_CR2_LINEN_Msk	target/stm32f103xb.h	/^#define USART_CR2_LINEN_Msk /;"	d
USART_CR2_LINEN_Pos	target/stm32f103xb.h	/^#define USART_CR2_LINEN_Pos /;"	d
USART_CR2_LINEN	target/stm32f103xb.h	/^#define USART_CR2_LINEN /;"	d
USART_CR2_STOP_0	target/stm32f103xb.h	/^#define USART_CR2_STOP_0 /;"	d
USART_CR2_STOP_1	target/stm32f103xb.h	/^#define USART_CR2_STOP_1 /;"	d
USART_CR2_STOP_Msk	target/stm32f103xb.h	/^#define USART_CR2_STOP_Msk /;"	d
USART_CR2_STOP_Pos	target/stm32f103xb.h	/^#define USART_CR2_STOP_Pos /;"	d
USART_CR2_STOP	target/stm32f103xb.h	/^#define USART_CR2_STOP /;"	d
USART_CR3_CTSE_Msk	target/stm32f103xb.h	/^#define USART_CR3_CTSE_Msk /;"	d
USART_CR3_CTSE_Pos	target/stm32f103xb.h	/^#define USART_CR3_CTSE_Pos /;"	d
USART_CR3_CTSE	target/stm32f103xb.h	/^#define USART_CR3_CTSE /;"	d
USART_CR3_CTSIE_Msk	target/stm32f103xb.h	/^#define USART_CR3_CTSIE_Msk /;"	d
USART_CR3_CTSIE_Pos	target/stm32f103xb.h	/^#define USART_CR3_CTSIE_Pos /;"	d
USART_CR3_CTSIE	target/stm32f103xb.h	/^#define USART_CR3_CTSIE /;"	d
USART_CR3_DMAR_Msk	target/stm32f103xb.h	/^#define USART_CR3_DMAR_Msk /;"	d
USART_CR3_DMAR_Pos	target/stm32f103xb.h	/^#define USART_CR3_DMAR_Pos /;"	d
USART_CR3_DMAR	target/stm32f103xb.h	/^#define USART_CR3_DMAR /;"	d
USART_CR3_DMAT_Msk	target/stm32f103xb.h	/^#define USART_CR3_DMAT_Msk /;"	d
USART_CR3_DMAT_Pos	target/stm32f103xb.h	/^#define USART_CR3_DMAT_Pos /;"	d
USART_CR3_DMAT	target/stm32f103xb.h	/^#define USART_CR3_DMAT /;"	d
USART_CR3_EIE_Msk	target/stm32f103xb.h	/^#define USART_CR3_EIE_Msk /;"	d
USART_CR3_EIE_Pos	target/stm32f103xb.h	/^#define USART_CR3_EIE_Pos /;"	d
USART_CR3_EIE	target/stm32f103xb.h	/^#define USART_CR3_EIE /;"	d
USART_CR3_HDSEL_Msk	target/stm32f103xb.h	/^#define USART_CR3_HDSEL_Msk /;"	d
USART_CR3_HDSEL_Pos	target/stm32f103xb.h	/^#define USART_CR3_HDSEL_Pos /;"	d
USART_CR3_HDSEL	target/stm32f103xb.h	/^#define USART_CR3_HDSEL /;"	d
USART_CR3_IREN_Msk	target/stm32f103xb.h	/^#define USART_CR3_IREN_Msk /;"	d
USART_CR3_IREN_Pos	target/stm32f103xb.h	/^#define USART_CR3_IREN_Pos /;"	d
USART_CR3_IREN	target/stm32f103xb.h	/^#define USART_CR3_IREN /;"	d
USART_CR3_IRLP_Msk	target/stm32f103xb.h	/^#define USART_CR3_IRLP_Msk /;"	d
USART_CR3_IRLP_Pos	target/stm32f103xb.h	/^#define USART_CR3_IRLP_Pos /;"	d
USART_CR3_IRLP	target/stm32f103xb.h	/^#define USART_CR3_IRLP /;"	d
USART_CR3_NACK_Msk	target/stm32f103xb.h	/^#define USART_CR3_NACK_Msk /;"	d
USART_CR3_NACK_Pos	target/stm32f103xb.h	/^#define USART_CR3_NACK_Pos /;"	d
USART_CR3_NACK	target/stm32f103xb.h	/^#define USART_CR3_NACK /;"	d
USART_CR3_RTSE_Msk	target/stm32f103xb.h	/^#define USART_CR3_RTSE_Msk /;"	d
USART_CR3_RTSE_Pos	target/stm32f103xb.h	/^#define USART_CR3_RTSE_Pos /;"	d
USART_CR3_RTSE	target/stm32f103xb.h	/^#define USART_CR3_RTSE /;"	d
USART_CR3_SCEN_Msk	target/stm32f103xb.h	/^#define USART_CR3_SCEN_Msk /;"	d
USART_CR3_SCEN_Pos	target/stm32f103xb.h	/^#define USART_CR3_SCEN_Pos /;"	d
USART_CR3_SCEN	target/stm32f103xb.h	/^#define USART_CR3_SCEN /;"	d
USART_DR_DR_Msk	target/stm32f103xb.h	/^#define USART_DR_DR_Msk /;"	d
USART_DR_DR_Pos	target/stm32f103xb.h	/^#define USART_DR_DR_Pos /;"	d
USART_DR_DR	target/stm32f103xb.h	/^#define USART_DR_DR /;"	d
USART_GTPR_GT_Msk	target/stm32f103xb.h	/^#define USART_GTPR_GT_Msk /;"	d
USART_GTPR_GT_Pos	target/stm32f103xb.h	/^#define USART_GTPR_GT_Pos /;"	d
USART_GTPR_GT	target/stm32f103xb.h	/^#define USART_GTPR_GT /;"	d
USART_GTPR_PSC_0	target/stm32f103xb.h	/^#define USART_GTPR_PSC_0 /;"	d
USART_GTPR_PSC_1	target/stm32f103xb.h	/^#define USART_GTPR_PSC_1 /;"	d
USART_GTPR_PSC_2	target/stm32f103xb.h	/^#define USART_GTPR_PSC_2 /;"	d
USART_GTPR_PSC_3	target/stm32f103xb.h	/^#define USART_GTPR_PSC_3 /;"	d
USART_GTPR_PSC_4	target/stm32f103xb.h	/^#define USART_GTPR_PSC_4 /;"	d
USART_GTPR_PSC_5	target/stm32f103xb.h	/^#define USART_GTPR_PSC_5 /;"	d
USART_GTPR_PSC_6	target/stm32f103xb.h	/^#define USART_GTPR_PSC_6 /;"	d
USART_GTPR_PSC_7	target/stm32f103xb.h	/^#define USART_GTPR_PSC_7 /;"	d
USART_GTPR_PSC_Msk	target/stm32f103xb.h	/^#define USART_GTPR_PSC_Msk /;"	d
USART_GTPR_PSC_Pos	target/stm32f103xb.h	/^#define USART_GTPR_PSC_Pos /;"	d
USART_GTPR_PSC	target/stm32f103xb.h	/^#define USART_GTPR_PSC /;"	d
USART_SR_CTS_Msk	target/stm32f103xb.h	/^#define USART_SR_CTS_Msk /;"	d
USART_SR_CTS_Pos	target/stm32f103xb.h	/^#define USART_SR_CTS_Pos /;"	d
USART_SR_CTS	target/stm32f103xb.h	/^#define USART_SR_CTS /;"	d
USART_SR_FE_Msk	target/stm32f103xb.h	/^#define USART_SR_FE_Msk /;"	d
USART_SR_FE_Pos	target/stm32f103xb.h	/^#define USART_SR_FE_Pos /;"	d
USART_SR_FE	target/stm32f103xb.h	/^#define USART_SR_FE /;"	d
USART_SR_IDLE_Msk	target/stm32f103xb.h	/^#define USART_SR_IDLE_Msk /;"	d
USART_SR_IDLE_Pos	target/stm32f103xb.h	/^#define USART_SR_IDLE_Pos /;"	d
USART_SR_IDLE	target/stm32f103xb.h	/^#define USART_SR_IDLE /;"	d
USART_SR_LBD_Msk	target/stm32f103xb.h	/^#define USART_SR_LBD_Msk /;"	d
USART_SR_LBD_Pos	target/stm32f103xb.h	/^#define USART_SR_LBD_Pos /;"	d
USART_SR_LBD	target/stm32f103xb.h	/^#define USART_SR_LBD /;"	d
USART_SR_NE_Msk	target/stm32f103xb.h	/^#define USART_SR_NE_Msk /;"	d
USART_SR_NE_Pos	target/stm32f103xb.h	/^#define USART_SR_NE_Pos /;"	d
USART_SR_NE	target/stm32f103xb.h	/^#define USART_SR_NE /;"	d
USART_SR_ORE_Msk	target/stm32f103xb.h	/^#define USART_SR_ORE_Msk /;"	d
USART_SR_ORE_Pos	target/stm32f103xb.h	/^#define USART_SR_ORE_Pos /;"	d
USART_SR_ORE	target/stm32f103xb.h	/^#define USART_SR_ORE /;"	d
USART_SR_PE_Msk	target/stm32f103xb.h	/^#define USART_SR_PE_Msk /;"	d
USART_SR_PE_Pos	target/stm32f103xb.h	/^#define USART_SR_PE_Pos /;"	d
USART_SR_PE	target/stm32f103xb.h	/^#define USART_SR_PE /;"	d
USART_SR_RXNE_Msk	target/stm32f103xb.h	/^#define USART_SR_RXNE_Msk /;"	d
USART_SR_RXNE_Pos	target/stm32f103xb.h	/^#define USART_SR_RXNE_Pos /;"	d
USART_SR_RXNE	target/stm32f103xb.h	/^#define USART_SR_RXNE /;"	d
USART_SR_TC_Msk	target/stm32f103xb.h	/^#define USART_SR_TC_Msk /;"	d
USART_SR_TC_Pos	target/stm32f103xb.h	/^#define USART_SR_TC_Pos /;"	d
USART_SR_TC	target/stm32f103xb.h	/^#define USART_SR_TC /;"	d
USART_SR_TXE_Msk	target/stm32f103xb.h	/^#define USART_SR_TXE_Msk /;"	d
USART_SR_TXE_Pos	target/stm32f103xb.h	/^#define USART_SR_TXE_Pos /;"	d
USART_SR_TXE	target/stm32f103xb.h	/^#define USART_SR_TXE /;"	d
USART_TypeDef	target/stm32f103xb.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1a08
USBWakeUp_IRQn	target/stm32f103xb.h	/^  USBWakeUp_IRQn              = 42,     \/*!< USB Device WakeUp from suspend through EXTI Line I/;"	e	enum:__anon72c4c37e0103
USB_ADDR0_RX_ADDR0_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR0_RX_ADDR0_RX_Msk /;"	d
USB_ADDR0_RX_ADDR0_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR0_RX_ADDR0_RX_Pos /;"	d
USB_ADDR0_RX_ADDR0_RX	target/stm32f103xb.h	/^#define USB_ADDR0_RX_ADDR0_RX /;"	d
USB_ADDR0_TX_ADDR0_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR0_TX_ADDR0_TX_Msk /;"	d
USB_ADDR0_TX_ADDR0_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR0_TX_ADDR0_TX_Pos /;"	d
USB_ADDR0_TX_ADDR0_TX	target/stm32f103xb.h	/^#define USB_ADDR0_TX_ADDR0_TX /;"	d
USB_ADDR1_RX_ADDR1_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR1_RX_ADDR1_RX_Msk /;"	d
USB_ADDR1_RX_ADDR1_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR1_RX_ADDR1_RX_Pos /;"	d
USB_ADDR1_RX_ADDR1_RX	target/stm32f103xb.h	/^#define USB_ADDR1_RX_ADDR1_RX /;"	d
USB_ADDR1_TX_ADDR1_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR1_TX_ADDR1_TX_Msk /;"	d
USB_ADDR1_TX_ADDR1_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR1_TX_ADDR1_TX_Pos /;"	d
USB_ADDR1_TX_ADDR1_TX	target/stm32f103xb.h	/^#define USB_ADDR1_TX_ADDR1_TX /;"	d
USB_ADDR2_RX_ADDR2_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR2_RX_ADDR2_RX_Msk /;"	d
USB_ADDR2_RX_ADDR2_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR2_RX_ADDR2_RX_Pos /;"	d
USB_ADDR2_RX_ADDR2_RX	target/stm32f103xb.h	/^#define USB_ADDR2_RX_ADDR2_RX /;"	d
USB_ADDR2_TX_ADDR2_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR2_TX_ADDR2_TX_Msk /;"	d
USB_ADDR2_TX_ADDR2_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR2_TX_ADDR2_TX_Pos /;"	d
USB_ADDR2_TX_ADDR2_TX	target/stm32f103xb.h	/^#define USB_ADDR2_TX_ADDR2_TX /;"	d
USB_ADDR3_RX_ADDR3_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR3_RX_ADDR3_RX_Msk /;"	d
USB_ADDR3_RX_ADDR3_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR3_RX_ADDR3_RX_Pos /;"	d
USB_ADDR3_RX_ADDR3_RX	target/stm32f103xb.h	/^#define USB_ADDR3_RX_ADDR3_RX /;"	d
USB_ADDR3_TX_ADDR3_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR3_TX_ADDR3_TX_Msk /;"	d
USB_ADDR3_TX_ADDR3_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR3_TX_ADDR3_TX_Pos /;"	d
USB_ADDR3_TX_ADDR3_TX	target/stm32f103xb.h	/^#define USB_ADDR3_TX_ADDR3_TX /;"	d
USB_ADDR4_RX_ADDR4_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR4_RX_ADDR4_RX_Msk /;"	d
USB_ADDR4_RX_ADDR4_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR4_RX_ADDR4_RX_Pos /;"	d
USB_ADDR4_RX_ADDR4_RX	target/stm32f103xb.h	/^#define USB_ADDR4_RX_ADDR4_RX /;"	d
USB_ADDR4_TX_ADDR4_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR4_TX_ADDR4_TX_Msk /;"	d
USB_ADDR4_TX_ADDR4_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR4_TX_ADDR4_TX_Pos /;"	d
USB_ADDR4_TX_ADDR4_TX	target/stm32f103xb.h	/^#define USB_ADDR4_TX_ADDR4_TX /;"	d
USB_ADDR5_RX_ADDR5_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR5_RX_ADDR5_RX_Msk /;"	d
USB_ADDR5_RX_ADDR5_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR5_RX_ADDR5_RX_Pos /;"	d
USB_ADDR5_RX_ADDR5_RX	target/stm32f103xb.h	/^#define USB_ADDR5_RX_ADDR5_RX /;"	d
USB_ADDR5_TX_ADDR5_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR5_TX_ADDR5_TX_Msk /;"	d
USB_ADDR5_TX_ADDR5_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR5_TX_ADDR5_TX_Pos /;"	d
USB_ADDR5_TX_ADDR5_TX	target/stm32f103xb.h	/^#define USB_ADDR5_TX_ADDR5_TX /;"	d
USB_ADDR6_RX_ADDR6_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR6_RX_ADDR6_RX_Msk /;"	d
USB_ADDR6_RX_ADDR6_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR6_RX_ADDR6_RX_Pos /;"	d
USB_ADDR6_RX_ADDR6_RX	target/stm32f103xb.h	/^#define USB_ADDR6_RX_ADDR6_RX /;"	d
USB_ADDR6_TX_ADDR6_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR6_TX_ADDR6_TX_Msk /;"	d
USB_ADDR6_TX_ADDR6_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR6_TX_ADDR6_TX_Pos /;"	d
USB_ADDR6_TX_ADDR6_TX	target/stm32f103xb.h	/^#define USB_ADDR6_TX_ADDR6_TX /;"	d
USB_ADDR7_RX_ADDR7_RX_Msk	target/stm32f103xb.h	/^#define USB_ADDR7_RX_ADDR7_RX_Msk /;"	d
USB_ADDR7_RX_ADDR7_RX_Pos	target/stm32f103xb.h	/^#define USB_ADDR7_RX_ADDR7_RX_Pos /;"	d
USB_ADDR7_RX_ADDR7_RX	target/stm32f103xb.h	/^#define USB_ADDR7_RX_ADDR7_RX /;"	d
USB_ADDR7_TX_ADDR7_TX_Msk	target/stm32f103xb.h	/^#define USB_ADDR7_TX_ADDR7_TX_Msk /;"	d
USB_ADDR7_TX_ADDR7_TX_Pos	target/stm32f103xb.h	/^#define USB_ADDR7_TX_ADDR7_TX_Pos /;"	d
USB_ADDR7_TX_ADDR7_TX	target/stm32f103xb.h	/^#define USB_ADDR7_TX_ADDR7_TX /;"	d
USB_BASE	target/stm32f103xb.h	/^#define USB_BASE /;"	d
USB_BTABLE_BTABLE_Msk	target/stm32f103xb.h	/^#define USB_BTABLE_BTABLE_Msk /;"	d
USB_BTABLE_BTABLE_Pos	target/stm32f103xb.h	/^#define USB_BTABLE_BTABLE_Pos /;"	d
USB_BTABLE_BTABLE	target/stm32f103xb.h	/^#define USB_BTABLE_BTABLE /;"	d
USB_CNTR_CTRM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_CTRM_Msk /;"	d
USB_CNTR_CTRM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_CTRM_Pos /;"	d
USB_CNTR_CTRM	target/stm32f103xb.h	/^#define USB_CNTR_CTRM /;"	d
USB_CNTR_ERRM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_ERRM_Msk /;"	d
USB_CNTR_ERRM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_ERRM_Pos /;"	d
USB_CNTR_ERRM	target/stm32f103xb.h	/^#define USB_CNTR_ERRM /;"	d
USB_CNTR_ESOFM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_ESOFM_Msk /;"	d
USB_CNTR_ESOFM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_ESOFM_Pos /;"	d
USB_CNTR_ESOFM	target/stm32f103xb.h	/^#define USB_CNTR_ESOFM /;"	d
USB_CNTR_FRES_Msk	target/stm32f103xb.h	/^#define USB_CNTR_FRES_Msk /;"	d
USB_CNTR_FRES_Pos	target/stm32f103xb.h	/^#define USB_CNTR_FRES_Pos /;"	d
USB_CNTR_FRES	target/stm32f103xb.h	/^#define USB_CNTR_FRES /;"	d
USB_CNTR_FSUSP_Msk	target/stm32f103xb.h	/^#define USB_CNTR_FSUSP_Msk /;"	d
USB_CNTR_FSUSP_Pos	target/stm32f103xb.h	/^#define USB_CNTR_FSUSP_Pos /;"	d
USB_CNTR_FSUSP	target/stm32f103xb.h	/^#define USB_CNTR_FSUSP /;"	d
USB_CNTR_LP_MODE_Msk	target/stm32f103xb.h	/^#define USB_CNTR_LP_MODE_Msk /;"	d
USB_CNTR_LP_MODE_Pos	target/stm32f103xb.h	/^#define USB_CNTR_LP_MODE_Pos /;"	d
USB_CNTR_LP_MODE	target/stm32f103xb.h	/^#define USB_CNTR_LP_MODE /;"	d
USB_CNTR_PDWN_Msk	target/stm32f103xb.h	/^#define USB_CNTR_PDWN_Msk /;"	d
USB_CNTR_PDWN_Pos	target/stm32f103xb.h	/^#define USB_CNTR_PDWN_Pos /;"	d
USB_CNTR_PDWN	target/stm32f103xb.h	/^#define USB_CNTR_PDWN /;"	d
USB_CNTR_PMAOVRM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_PMAOVRM_Msk /;"	d
USB_CNTR_PMAOVRM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_PMAOVRM_Pos /;"	d
USB_CNTR_PMAOVRM	target/stm32f103xb.h	/^#define USB_CNTR_PMAOVRM /;"	d
USB_CNTR_RESETM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_RESETM_Msk /;"	d
USB_CNTR_RESETM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_RESETM_Pos /;"	d
USB_CNTR_RESETM	target/stm32f103xb.h	/^#define USB_CNTR_RESETM /;"	d
USB_CNTR_RESUME_Msk	target/stm32f103xb.h	/^#define USB_CNTR_RESUME_Msk /;"	d
USB_CNTR_RESUME_Pos	target/stm32f103xb.h	/^#define USB_CNTR_RESUME_Pos /;"	d
USB_CNTR_RESUME	target/stm32f103xb.h	/^#define USB_CNTR_RESUME /;"	d
USB_CNTR_SOFM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_SOFM_Msk /;"	d
USB_CNTR_SOFM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_SOFM_Pos /;"	d
USB_CNTR_SOFM	target/stm32f103xb.h	/^#define USB_CNTR_SOFM /;"	d
USB_CNTR_SUSPM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_SUSPM_Msk /;"	d
USB_CNTR_SUSPM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_SUSPM_Pos /;"	d
USB_CNTR_SUSPM	target/stm32f103xb.h	/^#define USB_CNTR_SUSPM /;"	d
USB_CNTR_WKUPM_Msk	target/stm32f103xb.h	/^#define USB_CNTR_WKUPM_Msk /;"	d
USB_CNTR_WKUPM_Pos	target/stm32f103xb.h	/^#define USB_CNTR_WKUPM_Pos /;"	d
USB_CNTR_WKUPM	target/stm32f103xb.h	/^#define USB_CNTR_WKUPM /;"	d
USB_COUNT0_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_BLSIZE_0 /;"	d
USB_COUNT0_RX_0_COUNT0_RX_0	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_COUNT0_RX_0 /;"	d
USB_COUNT0_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT0_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT0_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT0_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT0_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT0_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT0_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT0_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_BLSIZE_1 /;"	d
USB_COUNT0_RX_1_COUNT0_RX_1	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_COUNT0_RX_1 /;"	d
USB_COUNT0_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT0_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT0_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT0_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT0_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT0_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT0_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT0_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT0_RX_BLSIZE_Msk /;"	d
USB_COUNT0_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT0_RX_BLSIZE_Pos /;"	d
USB_COUNT0_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT0_RX_BLSIZE /;"	d
USB_COUNT0_RX_COUNT0_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT0_RX_COUNT0_RX_Msk /;"	d
USB_COUNT0_RX_COUNT0_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT0_RX_COUNT0_RX_Pos /;"	d
USB_COUNT0_RX_COUNT0_RX	target/stm32f103xb.h	/^#define USB_COUNT0_RX_COUNT0_RX /;"	d
USB_COUNT0_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_0 /;"	d
USB_COUNT0_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_1 /;"	d
USB_COUNT0_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_2 /;"	d
USB_COUNT0_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_3 /;"	d
USB_COUNT0_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_4 /;"	d
USB_COUNT0_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT0_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT0_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT0_RX_NUM_BLOCK /;"	d
USB_COUNT0_TX_0_COUNT0_TX_0	target/stm32f103xb.h	/^#define USB_COUNT0_TX_0_COUNT0_TX_0 /;"	d
USB_COUNT0_TX_1_COUNT0_TX_1	target/stm32f103xb.h	/^#define USB_COUNT0_TX_1_COUNT0_TX_1 /;"	d
USB_COUNT0_TX_COUNT0_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT0_TX_COUNT0_TX_Msk /;"	d
USB_COUNT0_TX_COUNT0_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT0_TX_COUNT0_TX_Pos /;"	d
USB_COUNT0_TX_COUNT0_TX	target/stm32f103xb.h	/^#define USB_COUNT0_TX_COUNT0_TX /;"	d
USB_COUNT1_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_BLSIZE_0 /;"	d
USB_COUNT1_RX_0_COUNT1_RX_0	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_COUNT1_RX_0 /;"	d
USB_COUNT1_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT1_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT1_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT1_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT1_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT1_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT1_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT1_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_BLSIZE_1 /;"	d
USB_COUNT1_RX_1_COUNT1_RX_1	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_COUNT1_RX_1 /;"	d
USB_COUNT1_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT1_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT1_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT1_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT1_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT1_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT1_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT1_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT1_RX_BLSIZE_Msk /;"	d
USB_COUNT1_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT1_RX_BLSIZE_Pos /;"	d
USB_COUNT1_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT1_RX_BLSIZE /;"	d
USB_COUNT1_RX_COUNT1_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT1_RX_COUNT1_RX_Msk /;"	d
USB_COUNT1_RX_COUNT1_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT1_RX_COUNT1_RX_Pos /;"	d
USB_COUNT1_RX_COUNT1_RX	target/stm32f103xb.h	/^#define USB_COUNT1_RX_COUNT1_RX /;"	d
USB_COUNT1_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_0 /;"	d
USB_COUNT1_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_1 /;"	d
USB_COUNT1_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_2 /;"	d
USB_COUNT1_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_3 /;"	d
USB_COUNT1_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_4 /;"	d
USB_COUNT1_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT1_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT1_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT1_RX_NUM_BLOCK /;"	d
USB_COUNT1_TX_0_COUNT1_TX_0	target/stm32f103xb.h	/^#define USB_COUNT1_TX_0_COUNT1_TX_0 /;"	d
USB_COUNT1_TX_1_COUNT1_TX_1	target/stm32f103xb.h	/^#define USB_COUNT1_TX_1_COUNT1_TX_1 /;"	d
USB_COUNT1_TX_COUNT1_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT1_TX_COUNT1_TX_Msk /;"	d
USB_COUNT1_TX_COUNT1_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT1_TX_COUNT1_TX_Pos /;"	d
USB_COUNT1_TX_COUNT1_TX	target/stm32f103xb.h	/^#define USB_COUNT1_TX_COUNT1_TX /;"	d
USB_COUNT2_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_BLSIZE_0 /;"	d
USB_COUNT2_RX_0_COUNT2_RX_0	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_COUNT2_RX_0 /;"	d
USB_COUNT2_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT2_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT2_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT2_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT2_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT2_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT2_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT2_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_BLSIZE_1 /;"	d
USB_COUNT2_RX_1_COUNT2_RX_1	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_COUNT2_RX_1 /;"	d
USB_COUNT2_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT2_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT2_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT2_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT2_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT2_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT2_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT2_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT2_RX_BLSIZE_Msk /;"	d
USB_COUNT2_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT2_RX_BLSIZE_Pos /;"	d
USB_COUNT2_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT2_RX_BLSIZE /;"	d
USB_COUNT2_RX_COUNT2_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT2_RX_COUNT2_RX_Msk /;"	d
USB_COUNT2_RX_COUNT2_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT2_RX_COUNT2_RX_Pos /;"	d
USB_COUNT2_RX_COUNT2_RX	target/stm32f103xb.h	/^#define USB_COUNT2_RX_COUNT2_RX /;"	d
USB_COUNT2_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_0 /;"	d
USB_COUNT2_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_1 /;"	d
USB_COUNT2_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_2 /;"	d
USB_COUNT2_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_3 /;"	d
USB_COUNT2_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_4 /;"	d
USB_COUNT2_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT2_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT2_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT2_RX_NUM_BLOCK /;"	d
USB_COUNT2_TX_0_COUNT2_TX_0	target/stm32f103xb.h	/^#define USB_COUNT2_TX_0_COUNT2_TX_0 /;"	d
USB_COUNT2_TX_1_COUNT2_TX_1	target/stm32f103xb.h	/^#define USB_COUNT2_TX_1_COUNT2_TX_1 /;"	d
USB_COUNT2_TX_COUNT2_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT2_TX_COUNT2_TX_Msk /;"	d
USB_COUNT2_TX_COUNT2_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT2_TX_COUNT2_TX_Pos /;"	d
USB_COUNT2_TX_COUNT2_TX	target/stm32f103xb.h	/^#define USB_COUNT2_TX_COUNT2_TX /;"	d
USB_COUNT3_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_BLSIZE_0 /;"	d
USB_COUNT3_RX_0_COUNT3_RX_0	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_COUNT3_RX_0 /;"	d
USB_COUNT3_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT3_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT3_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT3_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT3_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT3_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT3_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT3_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_BLSIZE_1 /;"	d
USB_COUNT3_RX_1_COUNT3_RX_1	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_COUNT3_RX_1 /;"	d
USB_COUNT3_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT3_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT3_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT3_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT3_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT3_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT3_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT3_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT3_RX_BLSIZE_Msk /;"	d
USB_COUNT3_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT3_RX_BLSIZE_Pos /;"	d
USB_COUNT3_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT3_RX_BLSIZE /;"	d
USB_COUNT3_RX_COUNT3_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT3_RX_COUNT3_RX_Msk /;"	d
USB_COUNT3_RX_COUNT3_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT3_RX_COUNT3_RX_Pos /;"	d
USB_COUNT3_RX_COUNT3_RX	target/stm32f103xb.h	/^#define USB_COUNT3_RX_COUNT3_RX /;"	d
USB_COUNT3_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_0 /;"	d
USB_COUNT3_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_1 /;"	d
USB_COUNT3_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_2 /;"	d
USB_COUNT3_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_3 /;"	d
USB_COUNT3_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_4 /;"	d
USB_COUNT3_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT3_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT3_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT3_RX_NUM_BLOCK /;"	d
USB_COUNT3_TX_0_COUNT3_TX_0	target/stm32f103xb.h	/^#define USB_COUNT3_TX_0_COUNT3_TX_0 /;"	d
USB_COUNT3_TX_1_COUNT3_TX_1	target/stm32f103xb.h	/^#define USB_COUNT3_TX_1_COUNT3_TX_1 /;"	d
USB_COUNT3_TX_COUNT3_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT3_TX_COUNT3_TX_Msk /;"	d
USB_COUNT3_TX_COUNT3_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT3_TX_COUNT3_TX_Pos /;"	d
USB_COUNT3_TX_COUNT3_TX	target/stm32f103xb.h	/^#define USB_COUNT3_TX_COUNT3_TX /;"	d
USB_COUNT4_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_BLSIZE_0 /;"	d
USB_COUNT4_RX_0_COUNT4_RX_0	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_COUNT4_RX_0 /;"	d
USB_COUNT4_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT4_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT4_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT4_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT4_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT4_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT4_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT4_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_BLSIZE_1 /;"	d
USB_COUNT4_RX_1_COUNT4_RX_1	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_COUNT4_RX_1 /;"	d
USB_COUNT4_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT4_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT4_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT4_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT4_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT4_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT4_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT4_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT4_RX_BLSIZE_Msk /;"	d
USB_COUNT4_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT4_RX_BLSIZE_Pos /;"	d
USB_COUNT4_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT4_RX_BLSIZE /;"	d
USB_COUNT4_RX_COUNT4_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT4_RX_COUNT4_RX_Msk /;"	d
USB_COUNT4_RX_COUNT4_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT4_RX_COUNT4_RX_Pos /;"	d
USB_COUNT4_RX_COUNT4_RX	target/stm32f103xb.h	/^#define USB_COUNT4_RX_COUNT4_RX /;"	d
USB_COUNT4_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_0 /;"	d
USB_COUNT4_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_1 /;"	d
USB_COUNT4_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_2 /;"	d
USB_COUNT4_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_3 /;"	d
USB_COUNT4_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_4 /;"	d
USB_COUNT4_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT4_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT4_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT4_RX_NUM_BLOCK /;"	d
USB_COUNT4_TX_0_COUNT4_TX_0	target/stm32f103xb.h	/^#define USB_COUNT4_TX_0_COUNT4_TX_0 /;"	d
USB_COUNT4_TX_1_COUNT4_TX_1	target/stm32f103xb.h	/^#define USB_COUNT4_TX_1_COUNT4_TX_1 /;"	d
USB_COUNT4_TX_COUNT4_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT4_TX_COUNT4_TX_Msk /;"	d
USB_COUNT4_TX_COUNT4_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT4_TX_COUNT4_TX_Pos /;"	d
USB_COUNT4_TX_COUNT4_TX	target/stm32f103xb.h	/^#define USB_COUNT4_TX_COUNT4_TX /;"	d
USB_COUNT5_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_BLSIZE_0 /;"	d
USB_COUNT5_RX_0_COUNT5_RX_0	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_COUNT5_RX_0 /;"	d
USB_COUNT5_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT5_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT5_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT5_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT5_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT5_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT5_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT5_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_BLSIZE_1 /;"	d
USB_COUNT5_RX_1_COUNT5_RX_1	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_COUNT5_RX_1 /;"	d
USB_COUNT5_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT5_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT5_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT5_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT5_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT5_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT5_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT5_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT5_RX_BLSIZE_Msk /;"	d
USB_COUNT5_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT5_RX_BLSIZE_Pos /;"	d
USB_COUNT5_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT5_RX_BLSIZE /;"	d
USB_COUNT5_RX_COUNT5_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT5_RX_COUNT5_RX_Msk /;"	d
USB_COUNT5_RX_COUNT5_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT5_RX_COUNT5_RX_Pos /;"	d
USB_COUNT5_RX_COUNT5_RX	target/stm32f103xb.h	/^#define USB_COUNT5_RX_COUNT5_RX /;"	d
USB_COUNT5_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_0 /;"	d
USB_COUNT5_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_1 /;"	d
USB_COUNT5_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_2 /;"	d
USB_COUNT5_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_3 /;"	d
USB_COUNT5_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_4 /;"	d
USB_COUNT5_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT5_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT5_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT5_RX_NUM_BLOCK /;"	d
USB_COUNT5_TX_0_COUNT5_TX_0	target/stm32f103xb.h	/^#define USB_COUNT5_TX_0_COUNT5_TX_0 /;"	d
USB_COUNT5_TX_1_COUNT5_TX_1	target/stm32f103xb.h	/^#define USB_COUNT5_TX_1_COUNT5_TX_1 /;"	d
USB_COUNT5_TX_COUNT5_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT5_TX_COUNT5_TX_Msk /;"	d
USB_COUNT5_TX_COUNT5_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT5_TX_COUNT5_TX_Pos /;"	d
USB_COUNT5_TX_COUNT5_TX	target/stm32f103xb.h	/^#define USB_COUNT5_TX_COUNT5_TX /;"	d
USB_COUNT6_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_BLSIZE_0 /;"	d
USB_COUNT6_RX_0_COUNT6_RX_0	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_COUNT6_RX_0 /;"	d
USB_COUNT6_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT6_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT6_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT6_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT6_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT6_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT6_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT6_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_BLSIZE_1 /;"	d
USB_COUNT6_RX_1_COUNT6_RX_1	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_COUNT6_RX_1 /;"	d
USB_COUNT6_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT6_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT6_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT6_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT6_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT6_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT6_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT6_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT6_RX_BLSIZE_Msk /;"	d
USB_COUNT6_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT6_RX_BLSIZE_Pos /;"	d
USB_COUNT6_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT6_RX_BLSIZE /;"	d
USB_COUNT6_RX_COUNT6_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT6_RX_COUNT6_RX_Msk /;"	d
USB_COUNT6_RX_COUNT6_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT6_RX_COUNT6_RX_Pos /;"	d
USB_COUNT6_RX_COUNT6_RX	target/stm32f103xb.h	/^#define USB_COUNT6_RX_COUNT6_RX /;"	d
USB_COUNT6_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_0 /;"	d
USB_COUNT6_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_1 /;"	d
USB_COUNT6_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_2 /;"	d
USB_COUNT6_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_3 /;"	d
USB_COUNT6_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_4 /;"	d
USB_COUNT6_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT6_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT6_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT6_RX_NUM_BLOCK /;"	d
USB_COUNT6_TX_0_COUNT6_TX_0	target/stm32f103xb.h	/^#define USB_COUNT6_TX_0_COUNT6_TX_0 /;"	d
USB_COUNT6_TX_1_COUNT6_TX_1	target/stm32f103xb.h	/^#define USB_COUNT6_TX_1_COUNT6_TX_1 /;"	d
USB_COUNT6_TX_COUNT6_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT6_TX_COUNT6_TX_Msk /;"	d
USB_COUNT6_TX_COUNT6_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT6_TX_COUNT6_TX_Pos /;"	d
USB_COUNT6_TX_COUNT6_TX	target/stm32f103xb.h	/^#define USB_COUNT6_TX_COUNT6_TX /;"	d
USB_COUNT7_RX_0_BLSIZE_0	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_BLSIZE_0 /;"	d
USB_COUNT7_RX_0_COUNT7_RX_0	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_COUNT7_RX_0 /;"	d
USB_COUNT7_RX_0_NUM_BLOCK_0_0	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_NUM_BLOCK_0_0 /;"	d
USB_COUNT7_RX_0_NUM_BLOCK_0_1	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_NUM_BLOCK_0_1 /;"	d
USB_COUNT7_RX_0_NUM_BLOCK_0_2	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_NUM_BLOCK_0_2 /;"	d
USB_COUNT7_RX_0_NUM_BLOCK_0_3	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_NUM_BLOCK_0_3 /;"	d
USB_COUNT7_RX_0_NUM_BLOCK_0_4	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_NUM_BLOCK_0_4 /;"	d
USB_COUNT7_RX_0_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT7_RX_0_NUM_BLOCK_0 /;"	d
USB_COUNT7_RX_1_BLSIZE_1	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_BLSIZE_1 /;"	d
USB_COUNT7_RX_1_COUNT7_RX_1	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_COUNT7_RX_1 /;"	d
USB_COUNT7_RX_1_NUM_BLOCK_1_0	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_NUM_BLOCK_1_0 /;"	d
USB_COUNT7_RX_1_NUM_BLOCK_1_1	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_NUM_BLOCK_1_1 /;"	d
USB_COUNT7_RX_1_NUM_BLOCK_1_2	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_NUM_BLOCK_1_2 /;"	d
USB_COUNT7_RX_1_NUM_BLOCK_1_3	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_NUM_BLOCK_1_3 /;"	d
USB_COUNT7_RX_1_NUM_BLOCK_1_4	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_NUM_BLOCK_1_4 /;"	d
USB_COUNT7_RX_1_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT7_RX_1_NUM_BLOCK_1 /;"	d
USB_COUNT7_RX_BLSIZE_Msk	target/stm32f103xb.h	/^#define USB_COUNT7_RX_BLSIZE_Msk /;"	d
USB_COUNT7_RX_BLSIZE_Pos	target/stm32f103xb.h	/^#define USB_COUNT7_RX_BLSIZE_Pos /;"	d
USB_COUNT7_RX_BLSIZE	target/stm32f103xb.h	/^#define USB_COUNT7_RX_BLSIZE /;"	d
USB_COUNT7_RX_COUNT7_RX_Msk	target/stm32f103xb.h	/^#define USB_COUNT7_RX_COUNT7_RX_Msk /;"	d
USB_COUNT7_RX_COUNT7_RX_Pos	target/stm32f103xb.h	/^#define USB_COUNT7_RX_COUNT7_RX_Pos /;"	d
USB_COUNT7_RX_COUNT7_RX	target/stm32f103xb.h	/^#define USB_COUNT7_RX_COUNT7_RX /;"	d
USB_COUNT7_RX_NUM_BLOCK_0	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_0 /;"	d
USB_COUNT7_RX_NUM_BLOCK_1	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_1 /;"	d
USB_COUNT7_RX_NUM_BLOCK_2	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_2 /;"	d
USB_COUNT7_RX_NUM_BLOCK_3	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_3 /;"	d
USB_COUNT7_RX_NUM_BLOCK_4	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_4 /;"	d
USB_COUNT7_RX_NUM_BLOCK_Msk	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_Msk /;"	d
USB_COUNT7_RX_NUM_BLOCK_Pos	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK_Pos /;"	d
USB_COUNT7_RX_NUM_BLOCK	target/stm32f103xb.h	/^#define USB_COUNT7_RX_NUM_BLOCK /;"	d
USB_COUNT7_TX_0_COUNT7_TX_0	target/stm32f103xb.h	/^#define USB_COUNT7_TX_0_COUNT7_TX_0 /;"	d
USB_COUNT7_TX_1_COUNT7_TX_1	target/stm32f103xb.h	/^#define USB_COUNT7_TX_1_COUNT7_TX_1 /;"	d
USB_COUNT7_TX_COUNT7_TX_Msk	target/stm32f103xb.h	/^#define USB_COUNT7_TX_COUNT7_TX_Msk /;"	d
USB_COUNT7_TX_COUNT7_TX_Pos	target/stm32f103xb.h	/^#define USB_COUNT7_TX_COUNT7_TX_Pos /;"	d
USB_COUNT7_TX_COUNT7_TX	target/stm32f103xb.h	/^#define USB_COUNT7_TX_COUNT7_TX /;"	d
USB_DADDR_ADD0_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD0_Msk /;"	d
USB_DADDR_ADD0_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD0_Pos /;"	d
USB_DADDR_ADD0	target/stm32f103xb.h	/^#define USB_DADDR_ADD0 /;"	d
USB_DADDR_ADD1_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD1_Msk /;"	d
USB_DADDR_ADD1_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD1_Pos /;"	d
USB_DADDR_ADD1	target/stm32f103xb.h	/^#define USB_DADDR_ADD1 /;"	d
USB_DADDR_ADD2_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD2_Msk /;"	d
USB_DADDR_ADD2_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD2_Pos /;"	d
USB_DADDR_ADD2	target/stm32f103xb.h	/^#define USB_DADDR_ADD2 /;"	d
USB_DADDR_ADD3_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD3_Msk /;"	d
USB_DADDR_ADD3_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD3_Pos /;"	d
USB_DADDR_ADD3	target/stm32f103xb.h	/^#define USB_DADDR_ADD3 /;"	d
USB_DADDR_ADD4_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD4_Msk /;"	d
USB_DADDR_ADD4_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD4_Pos /;"	d
USB_DADDR_ADD4	target/stm32f103xb.h	/^#define USB_DADDR_ADD4 /;"	d
USB_DADDR_ADD5_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD5_Msk /;"	d
USB_DADDR_ADD5_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD5_Pos /;"	d
USB_DADDR_ADD5	target/stm32f103xb.h	/^#define USB_DADDR_ADD5 /;"	d
USB_DADDR_ADD6_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD6_Msk /;"	d
USB_DADDR_ADD6_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD6_Pos /;"	d
USB_DADDR_ADD6	target/stm32f103xb.h	/^#define USB_DADDR_ADD6 /;"	d
USB_DADDR_ADD_Msk	target/stm32f103xb.h	/^#define USB_DADDR_ADD_Msk /;"	d
USB_DADDR_ADD_Pos	target/stm32f103xb.h	/^#define USB_DADDR_ADD_Pos /;"	d
USB_DADDR_ADD	target/stm32f103xb.h	/^#define USB_DADDR_ADD /;"	d
USB_DADDR_EF_Msk	target/stm32f103xb.h	/^#define USB_DADDR_EF_Msk /;"	d
USB_DADDR_EF_Pos	target/stm32f103xb.h	/^#define USB_DADDR_EF_Pos /;"	d
USB_DADDR_EF	target/stm32f103xb.h	/^#define USB_DADDR_EF /;"	d
USB_EP0R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP0R_CTR_RX_Msk /;"	d
USB_EP0R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP0R_CTR_RX_Pos /;"	d
USB_EP0R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP0R_CTR_RX /;"	d
USB_EP0R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP0R_CTR_TX_Msk /;"	d
USB_EP0R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP0R_CTR_TX_Pos /;"	d
USB_EP0R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP0R_CTR_TX /;"	d
USB_EP0R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP0R_DTOG_RX_Msk /;"	d
USB_EP0R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP0R_DTOG_RX_Pos /;"	d
USB_EP0R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP0R_DTOG_RX /;"	d
USB_EP0R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP0R_DTOG_TX_Msk /;"	d
USB_EP0R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP0R_DTOG_TX_Pos /;"	d
USB_EP0R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP0R_DTOG_TX /;"	d
USB_EP0R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP0R_EA_Msk /;"	d
USB_EP0R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP0R_EA_Pos /;"	d
USB_EP0R_EA	target/stm32f103xb.h	/^#define USB_EP0R_EA /;"	d
USB_EP0R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP0R_EP_KIND_Msk /;"	d
USB_EP0R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP0R_EP_KIND_Pos /;"	d
USB_EP0R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP0R_EP_KIND /;"	d
USB_EP0R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP0R_EP_TYPE_0 /;"	d
USB_EP0R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP0R_EP_TYPE_1 /;"	d
USB_EP0R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP0R_EP_TYPE_Msk /;"	d
USB_EP0R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP0R_EP_TYPE_Pos /;"	d
USB_EP0R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP0R_EP_TYPE /;"	d
USB_EP0R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP0R_SETUP_Msk /;"	d
USB_EP0R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP0R_SETUP_Pos /;"	d
USB_EP0R_SETUP	target/stm32f103xb.h	/^#define USB_EP0R_SETUP /;"	d
USB_EP0R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP0R_STAT_RX_0 /;"	d
USB_EP0R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP0R_STAT_RX_1 /;"	d
USB_EP0R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP0R_STAT_RX_Msk /;"	d
USB_EP0R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP0R_STAT_RX_Pos /;"	d
USB_EP0R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP0R_STAT_RX /;"	d
USB_EP0R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP0R_STAT_TX_0 /;"	d
USB_EP0R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP0R_STAT_TX_1 /;"	d
USB_EP0R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP0R_STAT_TX_Msk /;"	d
USB_EP0R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP0R_STAT_TX_Pos /;"	d
USB_EP0R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP0R_STAT_TX /;"	d
USB_EP0R	target/stm32f103xb.h	/^#define  USB_EP0R /;"	d
USB_EP1R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP1R_CTR_RX_Msk /;"	d
USB_EP1R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP1R_CTR_RX_Pos /;"	d
USB_EP1R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP1R_CTR_RX /;"	d
USB_EP1R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP1R_CTR_TX_Msk /;"	d
USB_EP1R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP1R_CTR_TX_Pos /;"	d
USB_EP1R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP1R_CTR_TX /;"	d
USB_EP1R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP1R_DTOG_RX_Msk /;"	d
USB_EP1R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP1R_DTOG_RX_Pos /;"	d
USB_EP1R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP1R_DTOG_RX /;"	d
USB_EP1R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP1R_DTOG_TX_Msk /;"	d
USB_EP1R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP1R_DTOG_TX_Pos /;"	d
USB_EP1R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP1R_DTOG_TX /;"	d
USB_EP1R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP1R_EA_Msk /;"	d
USB_EP1R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP1R_EA_Pos /;"	d
USB_EP1R_EA	target/stm32f103xb.h	/^#define USB_EP1R_EA /;"	d
USB_EP1R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP1R_EP_KIND_Msk /;"	d
USB_EP1R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP1R_EP_KIND_Pos /;"	d
USB_EP1R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP1R_EP_KIND /;"	d
USB_EP1R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP1R_EP_TYPE_0 /;"	d
USB_EP1R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP1R_EP_TYPE_1 /;"	d
USB_EP1R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP1R_EP_TYPE_Msk /;"	d
USB_EP1R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP1R_EP_TYPE_Pos /;"	d
USB_EP1R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP1R_EP_TYPE /;"	d
USB_EP1R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP1R_SETUP_Msk /;"	d
USB_EP1R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP1R_SETUP_Pos /;"	d
USB_EP1R_SETUP	target/stm32f103xb.h	/^#define USB_EP1R_SETUP /;"	d
USB_EP1R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP1R_STAT_RX_0 /;"	d
USB_EP1R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP1R_STAT_RX_1 /;"	d
USB_EP1R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP1R_STAT_RX_Msk /;"	d
USB_EP1R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP1R_STAT_RX_Pos /;"	d
USB_EP1R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP1R_STAT_RX /;"	d
USB_EP1R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP1R_STAT_TX_0 /;"	d
USB_EP1R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP1R_STAT_TX_1 /;"	d
USB_EP1R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP1R_STAT_TX_Msk /;"	d
USB_EP1R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP1R_STAT_TX_Pos /;"	d
USB_EP1R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP1R_STAT_TX /;"	d
USB_EP1R	target/stm32f103xb.h	/^#define  USB_EP1R /;"	d
USB_EP2R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP2R_CTR_RX_Msk /;"	d
USB_EP2R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP2R_CTR_RX_Pos /;"	d
USB_EP2R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP2R_CTR_RX /;"	d
USB_EP2R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP2R_CTR_TX_Msk /;"	d
USB_EP2R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP2R_CTR_TX_Pos /;"	d
USB_EP2R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP2R_CTR_TX /;"	d
USB_EP2R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP2R_DTOG_RX_Msk /;"	d
USB_EP2R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP2R_DTOG_RX_Pos /;"	d
USB_EP2R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP2R_DTOG_RX /;"	d
USB_EP2R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP2R_DTOG_TX_Msk /;"	d
USB_EP2R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP2R_DTOG_TX_Pos /;"	d
USB_EP2R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP2R_DTOG_TX /;"	d
USB_EP2R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP2R_EA_Msk /;"	d
USB_EP2R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP2R_EA_Pos /;"	d
USB_EP2R_EA	target/stm32f103xb.h	/^#define USB_EP2R_EA /;"	d
USB_EP2R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP2R_EP_KIND_Msk /;"	d
USB_EP2R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP2R_EP_KIND_Pos /;"	d
USB_EP2R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP2R_EP_KIND /;"	d
USB_EP2R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP2R_EP_TYPE_0 /;"	d
USB_EP2R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP2R_EP_TYPE_1 /;"	d
USB_EP2R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP2R_EP_TYPE_Msk /;"	d
USB_EP2R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP2R_EP_TYPE_Pos /;"	d
USB_EP2R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP2R_EP_TYPE /;"	d
USB_EP2R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP2R_SETUP_Msk /;"	d
USB_EP2R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP2R_SETUP_Pos /;"	d
USB_EP2R_SETUP	target/stm32f103xb.h	/^#define USB_EP2R_SETUP /;"	d
USB_EP2R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP2R_STAT_RX_0 /;"	d
USB_EP2R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP2R_STAT_RX_1 /;"	d
USB_EP2R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP2R_STAT_RX_Msk /;"	d
USB_EP2R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP2R_STAT_RX_Pos /;"	d
USB_EP2R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP2R_STAT_RX /;"	d
USB_EP2R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP2R_STAT_TX_0 /;"	d
USB_EP2R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP2R_STAT_TX_1 /;"	d
USB_EP2R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP2R_STAT_TX_Msk /;"	d
USB_EP2R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP2R_STAT_TX_Pos /;"	d
USB_EP2R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP2R_STAT_TX /;"	d
USB_EP2R	target/stm32f103xb.h	/^#define  USB_EP2R /;"	d
USB_EP3R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP3R_CTR_RX_Msk /;"	d
USB_EP3R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP3R_CTR_RX_Pos /;"	d
USB_EP3R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP3R_CTR_RX /;"	d
USB_EP3R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP3R_CTR_TX_Msk /;"	d
USB_EP3R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP3R_CTR_TX_Pos /;"	d
USB_EP3R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP3R_CTR_TX /;"	d
USB_EP3R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP3R_DTOG_RX_Msk /;"	d
USB_EP3R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP3R_DTOG_RX_Pos /;"	d
USB_EP3R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP3R_DTOG_RX /;"	d
USB_EP3R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP3R_DTOG_TX_Msk /;"	d
USB_EP3R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP3R_DTOG_TX_Pos /;"	d
USB_EP3R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP3R_DTOG_TX /;"	d
USB_EP3R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP3R_EA_Msk /;"	d
USB_EP3R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP3R_EA_Pos /;"	d
USB_EP3R_EA	target/stm32f103xb.h	/^#define USB_EP3R_EA /;"	d
USB_EP3R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP3R_EP_KIND_Msk /;"	d
USB_EP3R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP3R_EP_KIND_Pos /;"	d
USB_EP3R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP3R_EP_KIND /;"	d
USB_EP3R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP3R_EP_TYPE_0 /;"	d
USB_EP3R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP3R_EP_TYPE_1 /;"	d
USB_EP3R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP3R_EP_TYPE_Msk /;"	d
USB_EP3R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP3R_EP_TYPE_Pos /;"	d
USB_EP3R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP3R_EP_TYPE /;"	d
USB_EP3R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP3R_SETUP_Msk /;"	d
USB_EP3R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP3R_SETUP_Pos /;"	d
USB_EP3R_SETUP	target/stm32f103xb.h	/^#define USB_EP3R_SETUP /;"	d
USB_EP3R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP3R_STAT_RX_0 /;"	d
USB_EP3R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP3R_STAT_RX_1 /;"	d
USB_EP3R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP3R_STAT_RX_Msk /;"	d
USB_EP3R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP3R_STAT_RX_Pos /;"	d
USB_EP3R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP3R_STAT_RX /;"	d
USB_EP3R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP3R_STAT_TX_0 /;"	d
USB_EP3R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP3R_STAT_TX_1 /;"	d
USB_EP3R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP3R_STAT_TX_Msk /;"	d
USB_EP3R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP3R_STAT_TX_Pos /;"	d
USB_EP3R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP3R_STAT_TX /;"	d
USB_EP3R	target/stm32f103xb.h	/^#define  USB_EP3R /;"	d
USB_EP4R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP4R_CTR_RX_Msk /;"	d
USB_EP4R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP4R_CTR_RX_Pos /;"	d
USB_EP4R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP4R_CTR_RX /;"	d
USB_EP4R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP4R_CTR_TX_Msk /;"	d
USB_EP4R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP4R_CTR_TX_Pos /;"	d
USB_EP4R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP4R_CTR_TX /;"	d
USB_EP4R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP4R_DTOG_RX_Msk /;"	d
USB_EP4R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP4R_DTOG_RX_Pos /;"	d
USB_EP4R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP4R_DTOG_RX /;"	d
USB_EP4R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP4R_DTOG_TX_Msk /;"	d
USB_EP4R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP4R_DTOG_TX_Pos /;"	d
USB_EP4R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP4R_DTOG_TX /;"	d
USB_EP4R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP4R_EA_Msk /;"	d
USB_EP4R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP4R_EA_Pos /;"	d
USB_EP4R_EA	target/stm32f103xb.h	/^#define USB_EP4R_EA /;"	d
USB_EP4R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP4R_EP_KIND_Msk /;"	d
USB_EP4R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP4R_EP_KIND_Pos /;"	d
USB_EP4R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP4R_EP_KIND /;"	d
USB_EP4R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP4R_EP_TYPE_0 /;"	d
USB_EP4R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP4R_EP_TYPE_1 /;"	d
USB_EP4R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP4R_EP_TYPE_Msk /;"	d
USB_EP4R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP4R_EP_TYPE_Pos /;"	d
USB_EP4R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP4R_EP_TYPE /;"	d
USB_EP4R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP4R_SETUP_Msk /;"	d
USB_EP4R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP4R_SETUP_Pos /;"	d
USB_EP4R_SETUP	target/stm32f103xb.h	/^#define USB_EP4R_SETUP /;"	d
USB_EP4R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP4R_STAT_RX_0 /;"	d
USB_EP4R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP4R_STAT_RX_1 /;"	d
USB_EP4R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP4R_STAT_RX_Msk /;"	d
USB_EP4R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP4R_STAT_RX_Pos /;"	d
USB_EP4R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP4R_STAT_RX /;"	d
USB_EP4R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP4R_STAT_TX_0 /;"	d
USB_EP4R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP4R_STAT_TX_1 /;"	d
USB_EP4R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP4R_STAT_TX_Msk /;"	d
USB_EP4R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP4R_STAT_TX_Pos /;"	d
USB_EP4R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP4R_STAT_TX /;"	d
USB_EP4R	target/stm32f103xb.h	/^#define  USB_EP4R /;"	d
USB_EP5R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP5R_CTR_RX_Msk /;"	d
USB_EP5R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP5R_CTR_RX_Pos /;"	d
USB_EP5R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP5R_CTR_RX /;"	d
USB_EP5R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP5R_CTR_TX_Msk /;"	d
USB_EP5R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP5R_CTR_TX_Pos /;"	d
USB_EP5R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP5R_CTR_TX /;"	d
USB_EP5R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP5R_DTOG_RX_Msk /;"	d
USB_EP5R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP5R_DTOG_RX_Pos /;"	d
USB_EP5R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP5R_DTOG_RX /;"	d
USB_EP5R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP5R_DTOG_TX_Msk /;"	d
USB_EP5R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP5R_DTOG_TX_Pos /;"	d
USB_EP5R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP5R_DTOG_TX /;"	d
USB_EP5R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP5R_EA_Msk /;"	d
USB_EP5R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP5R_EA_Pos /;"	d
USB_EP5R_EA	target/stm32f103xb.h	/^#define USB_EP5R_EA /;"	d
USB_EP5R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP5R_EP_KIND_Msk /;"	d
USB_EP5R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP5R_EP_KIND_Pos /;"	d
USB_EP5R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP5R_EP_KIND /;"	d
USB_EP5R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP5R_EP_TYPE_0 /;"	d
USB_EP5R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP5R_EP_TYPE_1 /;"	d
USB_EP5R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP5R_EP_TYPE_Msk /;"	d
USB_EP5R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP5R_EP_TYPE_Pos /;"	d
USB_EP5R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP5R_EP_TYPE /;"	d
USB_EP5R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP5R_SETUP_Msk /;"	d
USB_EP5R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP5R_SETUP_Pos /;"	d
USB_EP5R_SETUP	target/stm32f103xb.h	/^#define USB_EP5R_SETUP /;"	d
USB_EP5R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP5R_STAT_RX_0 /;"	d
USB_EP5R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP5R_STAT_RX_1 /;"	d
USB_EP5R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP5R_STAT_RX_Msk /;"	d
USB_EP5R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP5R_STAT_RX_Pos /;"	d
USB_EP5R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP5R_STAT_RX /;"	d
USB_EP5R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP5R_STAT_TX_0 /;"	d
USB_EP5R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP5R_STAT_TX_1 /;"	d
USB_EP5R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP5R_STAT_TX_Msk /;"	d
USB_EP5R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP5R_STAT_TX_Pos /;"	d
USB_EP5R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP5R_STAT_TX /;"	d
USB_EP5R	target/stm32f103xb.h	/^#define  USB_EP5R /;"	d
USB_EP6R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP6R_CTR_RX_Msk /;"	d
USB_EP6R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP6R_CTR_RX_Pos /;"	d
USB_EP6R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP6R_CTR_RX /;"	d
USB_EP6R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP6R_CTR_TX_Msk /;"	d
USB_EP6R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP6R_CTR_TX_Pos /;"	d
USB_EP6R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP6R_CTR_TX /;"	d
USB_EP6R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP6R_DTOG_RX_Msk /;"	d
USB_EP6R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP6R_DTOG_RX_Pos /;"	d
USB_EP6R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP6R_DTOG_RX /;"	d
USB_EP6R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP6R_DTOG_TX_Msk /;"	d
USB_EP6R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP6R_DTOG_TX_Pos /;"	d
USB_EP6R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP6R_DTOG_TX /;"	d
USB_EP6R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP6R_EA_Msk /;"	d
USB_EP6R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP6R_EA_Pos /;"	d
USB_EP6R_EA	target/stm32f103xb.h	/^#define USB_EP6R_EA /;"	d
USB_EP6R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP6R_EP_KIND_Msk /;"	d
USB_EP6R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP6R_EP_KIND_Pos /;"	d
USB_EP6R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP6R_EP_KIND /;"	d
USB_EP6R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP6R_EP_TYPE_0 /;"	d
USB_EP6R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP6R_EP_TYPE_1 /;"	d
USB_EP6R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP6R_EP_TYPE_Msk /;"	d
USB_EP6R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP6R_EP_TYPE_Pos /;"	d
USB_EP6R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP6R_EP_TYPE /;"	d
USB_EP6R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP6R_SETUP_Msk /;"	d
USB_EP6R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP6R_SETUP_Pos /;"	d
USB_EP6R_SETUP	target/stm32f103xb.h	/^#define USB_EP6R_SETUP /;"	d
USB_EP6R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP6R_STAT_RX_0 /;"	d
USB_EP6R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP6R_STAT_RX_1 /;"	d
USB_EP6R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP6R_STAT_RX_Msk /;"	d
USB_EP6R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP6R_STAT_RX_Pos /;"	d
USB_EP6R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP6R_STAT_RX /;"	d
USB_EP6R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP6R_STAT_TX_0 /;"	d
USB_EP6R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP6R_STAT_TX_1 /;"	d
USB_EP6R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP6R_STAT_TX_Msk /;"	d
USB_EP6R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP6R_STAT_TX_Pos /;"	d
USB_EP6R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP6R_STAT_TX /;"	d
USB_EP6R	target/stm32f103xb.h	/^#define  USB_EP6R /;"	d
USB_EP7R_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP7R_CTR_RX_Msk /;"	d
USB_EP7R_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP7R_CTR_RX_Pos /;"	d
USB_EP7R_CTR_RX	target/stm32f103xb.h	/^#define USB_EP7R_CTR_RX /;"	d
USB_EP7R_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP7R_CTR_TX_Msk /;"	d
USB_EP7R_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP7R_CTR_TX_Pos /;"	d
USB_EP7R_CTR_TX	target/stm32f103xb.h	/^#define USB_EP7R_CTR_TX /;"	d
USB_EP7R_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP7R_DTOG_RX_Msk /;"	d
USB_EP7R_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP7R_DTOG_RX_Pos /;"	d
USB_EP7R_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP7R_DTOG_RX /;"	d
USB_EP7R_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP7R_DTOG_TX_Msk /;"	d
USB_EP7R_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP7R_DTOG_TX_Pos /;"	d
USB_EP7R_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP7R_DTOG_TX /;"	d
USB_EP7R_EA_Msk	target/stm32f103xb.h	/^#define USB_EP7R_EA_Msk /;"	d
USB_EP7R_EA_Pos	target/stm32f103xb.h	/^#define USB_EP7R_EA_Pos /;"	d
USB_EP7R_EA	target/stm32f103xb.h	/^#define USB_EP7R_EA /;"	d
USB_EP7R_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP7R_EP_KIND_Msk /;"	d
USB_EP7R_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP7R_EP_KIND_Pos /;"	d
USB_EP7R_EP_KIND	target/stm32f103xb.h	/^#define USB_EP7R_EP_KIND /;"	d
USB_EP7R_EP_TYPE_0	target/stm32f103xb.h	/^#define USB_EP7R_EP_TYPE_0 /;"	d
USB_EP7R_EP_TYPE_1	target/stm32f103xb.h	/^#define USB_EP7R_EP_TYPE_1 /;"	d
USB_EP7R_EP_TYPE_Msk	target/stm32f103xb.h	/^#define USB_EP7R_EP_TYPE_Msk /;"	d
USB_EP7R_EP_TYPE_Pos	target/stm32f103xb.h	/^#define USB_EP7R_EP_TYPE_Pos /;"	d
USB_EP7R_EP_TYPE	target/stm32f103xb.h	/^#define USB_EP7R_EP_TYPE /;"	d
USB_EP7R_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP7R_SETUP_Msk /;"	d
USB_EP7R_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP7R_SETUP_Pos /;"	d
USB_EP7R_SETUP	target/stm32f103xb.h	/^#define USB_EP7R_SETUP /;"	d
USB_EP7R_STAT_RX_0	target/stm32f103xb.h	/^#define USB_EP7R_STAT_RX_0 /;"	d
USB_EP7R_STAT_RX_1	target/stm32f103xb.h	/^#define USB_EP7R_STAT_RX_1 /;"	d
USB_EP7R_STAT_RX_Msk	target/stm32f103xb.h	/^#define USB_EP7R_STAT_RX_Msk /;"	d
USB_EP7R_STAT_RX_Pos	target/stm32f103xb.h	/^#define USB_EP7R_STAT_RX_Pos /;"	d
USB_EP7R_STAT_RX	target/stm32f103xb.h	/^#define USB_EP7R_STAT_RX /;"	d
USB_EP7R_STAT_TX_0	target/stm32f103xb.h	/^#define USB_EP7R_STAT_TX_0 /;"	d
USB_EP7R_STAT_TX_1	target/stm32f103xb.h	/^#define USB_EP7R_STAT_TX_1 /;"	d
USB_EP7R_STAT_TX_Msk	target/stm32f103xb.h	/^#define USB_EP7R_STAT_TX_Msk /;"	d
USB_EP7R_STAT_TX_Pos	target/stm32f103xb.h	/^#define USB_EP7R_STAT_TX_Pos /;"	d
USB_EP7R_STAT_TX	target/stm32f103xb.h	/^#define USB_EP7R_STAT_TX /;"	d
USB_EP7R	target/stm32f103xb.h	/^#define  USB_EP7R /;"	d
USB_EPADDR_FIELD_Msk	target/stm32f103xb.h	/^#define USB_EPADDR_FIELD_Msk /;"	d
USB_EPADDR_FIELD_Pos	target/stm32f103xb.h	/^#define USB_EPADDR_FIELD_Pos /;"	d
USB_EPADDR_FIELD	target/stm32f103xb.h	/^#define USB_EPADDR_FIELD /;"	d
USB_EPKIND_MASK	target/stm32f103xb.h	/^#define  USB_EPKIND_MASK /;"	d
USB_EPREG_MASK	target/stm32f103xb.h	/^#define  USB_EPREG_MASK /;"	d
USB_EPRX_DTOG1	target/stm32f103xb.h	/^#define USB_EPRX_DTOG1 /;"	d
USB_EPRX_DTOG2	target/stm32f103xb.h	/^#define USB_EPRX_DTOG2 /;"	d
USB_EPRX_DTOGMASK	target/stm32f103xb.h	/^#define  USB_EPRX_DTOGMASK /;"	d
USB_EPRX_STAT_Msk	target/stm32f103xb.h	/^#define USB_EPRX_STAT_Msk /;"	d
USB_EPRX_STAT_Pos	target/stm32f103xb.h	/^#define USB_EPRX_STAT_Pos /;"	d
USB_EPRX_STAT	target/stm32f103xb.h	/^#define USB_EPRX_STAT /;"	d
USB_EPTX_DTOG1	target/stm32f103xb.h	/^#define USB_EPTX_DTOG1 /;"	d
USB_EPTX_DTOG2	target/stm32f103xb.h	/^#define USB_EPTX_DTOG2 /;"	d
USB_EPTX_DTOGMASK	target/stm32f103xb.h	/^#define  USB_EPTX_DTOGMASK /;"	d
USB_EPTX_STAT_Msk	target/stm32f103xb.h	/^#define USB_EPTX_STAT_Msk /;"	d
USB_EPTX_STAT_Pos	target/stm32f103xb.h	/^#define USB_EPTX_STAT_Pos /;"	d
USB_EPTX_STAT	target/stm32f103xb.h	/^#define USB_EPTX_STAT /;"	d
USB_EP_BULK	target/stm32f103xb.h	/^#define USB_EP_BULK /;"	d
USB_EP_CONTROL	target/stm32f103xb.h	/^#define USB_EP_CONTROL /;"	d
USB_EP_CTR_RX_Msk	target/stm32f103xb.h	/^#define USB_EP_CTR_RX_Msk /;"	d
USB_EP_CTR_RX_Pos	target/stm32f103xb.h	/^#define USB_EP_CTR_RX_Pos /;"	d
USB_EP_CTR_RX	target/stm32f103xb.h	/^#define USB_EP_CTR_RX /;"	d
USB_EP_CTR_TX_Msk	target/stm32f103xb.h	/^#define USB_EP_CTR_TX_Msk /;"	d
USB_EP_CTR_TX_Pos	target/stm32f103xb.h	/^#define USB_EP_CTR_TX_Pos /;"	d
USB_EP_CTR_TX	target/stm32f103xb.h	/^#define USB_EP_CTR_TX /;"	d
USB_EP_DTOG_RX_Msk	target/stm32f103xb.h	/^#define USB_EP_DTOG_RX_Msk /;"	d
USB_EP_DTOG_RX_Pos	target/stm32f103xb.h	/^#define USB_EP_DTOG_RX_Pos /;"	d
USB_EP_DTOG_RX	target/stm32f103xb.h	/^#define USB_EP_DTOG_RX /;"	d
USB_EP_DTOG_TX_Msk	target/stm32f103xb.h	/^#define USB_EP_DTOG_TX_Msk /;"	d
USB_EP_DTOG_TX_Pos	target/stm32f103xb.h	/^#define USB_EP_DTOG_TX_Pos /;"	d
USB_EP_DTOG_TX	target/stm32f103xb.h	/^#define USB_EP_DTOG_TX /;"	d
USB_EP_INTERRUPT	target/stm32f103xb.h	/^#define USB_EP_INTERRUPT /;"	d
USB_EP_ISOCHRONOUS	target/stm32f103xb.h	/^#define USB_EP_ISOCHRONOUS /;"	d
USB_EP_KIND_Msk	target/stm32f103xb.h	/^#define USB_EP_KIND_Msk /;"	d
USB_EP_KIND_Pos	target/stm32f103xb.h	/^#define USB_EP_KIND_Pos /;"	d
USB_EP_KIND	target/stm32f103xb.h	/^#define USB_EP_KIND /;"	d
USB_EP_RX_DIS	target/stm32f103xb.h	/^#define USB_EP_RX_DIS /;"	d
USB_EP_RX_NAK	target/stm32f103xb.h	/^#define USB_EP_RX_NAK /;"	d
USB_EP_RX_STALL	target/stm32f103xb.h	/^#define USB_EP_RX_STALL /;"	d
USB_EP_RX_VALID	target/stm32f103xb.h	/^#define USB_EP_RX_VALID /;"	d
USB_EP_SETUP_Msk	target/stm32f103xb.h	/^#define USB_EP_SETUP_Msk /;"	d
USB_EP_SETUP_Pos	target/stm32f103xb.h	/^#define USB_EP_SETUP_Pos /;"	d
USB_EP_SETUP	target/stm32f103xb.h	/^#define USB_EP_SETUP /;"	d
USB_EP_TX_DIS	target/stm32f103xb.h	/^#define USB_EP_TX_DIS /;"	d
USB_EP_TX_NAK	target/stm32f103xb.h	/^#define USB_EP_TX_NAK /;"	d
USB_EP_TX_STALL	target/stm32f103xb.h	/^#define USB_EP_TX_STALL /;"	d
USB_EP_TX_VALID	target/stm32f103xb.h	/^#define USB_EP_TX_VALID /;"	d
USB_EP_TYPE_MASK_Msk	target/stm32f103xb.h	/^#define USB_EP_TYPE_MASK_Msk /;"	d
USB_EP_TYPE_MASK_Pos	target/stm32f103xb.h	/^#define USB_EP_TYPE_MASK_Pos /;"	d
USB_EP_TYPE_MASK	target/stm32f103xb.h	/^#define USB_EP_TYPE_MASK /;"	d
USB_EP_T_FIELD_Msk	target/stm32f103xb.h	/^#define USB_EP_T_FIELD_Msk /;"	d
USB_EP_T_FIELD_Pos	target/stm32f103xb.h	/^#define USB_EP_T_FIELD_Pos /;"	d
USB_EP_T_FIELD	target/stm32f103xb.h	/^#define USB_EP_T_FIELD /;"	d
USB_EP_T_MASK	target/stm32f103xb.h	/^#define  USB_EP_T_MASK /;"	d
USB_FNR_FN_Msk	target/stm32f103xb.h	/^#define USB_FNR_FN_Msk /;"	d
USB_FNR_FN_Pos	target/stm32f103xb.h	/^#define USB_FNR_FN_Pos /;"	d
USB_FNR_FN	target/stm32f103xb.h	/^#define USB_FNR_FN /;"	d
USB_FNR_LCK_Msk	target/stm32f103xb.h	/^#define USB_FNR_LCK_Msk /;"	d
USB_FNR_LCK_Pos	target/stm32f103xb.h	/^#define USB_FNR_LCK_Pos /;"	d
USB_FNR_LCK	target/stm32f103xb.h	/^#define USB_FNR_LCK /;"	d
USB_FNR_LSOF_Msk	target/stm32f103xb.h	/^#define USB_FNR_LSOF_Msk /;"	d
USB_FNR_LSOF_Pos	target/stm32f103xb.h	/^#define USB_FNR_LSOF_Pos /;"	d
USB_FNR_LSOF	target/stm32f103xb.h	/^#define USB_FNR_LSOF /;"	d
USB_FNR_RXDM_Msk	target/stm32f103xb.h	/^#define USB_FNR_RXDM_Msk /;"	d
USB_FNR_RXDM_Pos	target/stm32f103xb.h	/^#define USB_FNR_RXDM_Pos /;"	d
USB_FNR_RXDM	target/stm32f103xb.h	/^#define USB_FNR_RXDM /;"	d
USB_FNR_RXDP_Msk	target/stm32f103xb.h	/^#define USB_FNR_RXDP_Msk /;"	d
USB_FNR_RXDP_Pos	target/stm32f103xb.h	/^#define USB_FNR_RXDP_Pos /;"	d
USB_FNR_RXDP	target/stm32f103xb.h	/^#define USB_FNR_RXDP /;"	d
USB_HP_CAN1_TX_IRQn	target/stm32f103xb.h	/^  USB_HP_CAN1_TX_IRQn         = 19,     \/*!< USB Device High Priority or CAN1 TX Interrupts    /;"	e	enum:__anon72c4c37e0103
USB_HP_IRQHandler	target/stm32f103xb.h	/^#define USB_HP_IRQHandler /;"	d
USB_HP_IRQn	target/stm32f103xb.h	/^#define USB_HP_IRQn /;"	d
USB_ISTR_CTR_Msk	target/stm32f103xb.h	/^#define USB_ISTR_CTR_Msk /;"	d
USB_ISTR_CTR_Pos	target/stm32f103xb.h	/^#define USB_ISTR_CTR_Pos /;"	d
USB_ISTR_CTR	target/stm32f103xb.h	/^#define USB_ISTR_CTR /;"	d
USB_ISTR_DIR_Msk	target/stm32f103xb.h	/^#define USB_ISTR_DIR_Msk /;"	d
USB_ISTR_DIR_Pos	target/stm32f103xb.h	/^#define USB_ISTR_DIR_Pos /;"	d
USB_ISTR_DIR	target/stm32f103xb.h	/^#define USB_ISTR_DIR /;"	d
USB_ISTR_EP_ID_Msk	target/stm32f103xb.h	/^#define USB_ISTR_EP_ID_Msk /;"	d
USB_ISTR_EP_ID_Pos	target/stm32f103xb.h	/^#define USB_ISTR_EP_ID_Pos /;"	d
USB_ISTR_EP_ID	target/stm32f103xb.h	/^#define USB_ISTR_EP_ID /;"	d
USB_ISTR_ERR_Msk	target/stm32f103xb.h	/^#define USB_ISTR_ERR_Msk /;"	d
USB_ISTR_ERR_Pos	target/stm32f103xb.h	/^#define USB_ISTR_ERR_Pos /;"	d
USB_ISTR_ERR	target/stm32f103xb.h	/^#define USB_ISTR_ERR /;"	d
USB_ISTR_ESOF_Msk	target/stm32f103xb.h	/^#define USB_ISTR_ESOF_Msk /;"	d
USB_ISTR_ESOF_Pos	target/stm32f103xb.h	/^#define USB_ISTR_ESOF_Pos /;"	d
USB_ISTR_ESOF	target/stm32f103xb.h	/^#define USB_ISTR_ESOF /;"	d
USB_ISTR_PMAOVR_Msk	target/stm32f103xb.h	/^#define USB_ISTR_PMAOVR_Msk /;"	d
USB_ISTR_PMAOVR_Pos	target/stm32f103xb.h	/^#define USB_ISTR_PMAOVR_Pos /;"	d
USB_ISTR_PMAOVR	target/stm32f103xb.h	/^#define USB_ISTR_PMAOVR /;"	d
USB_ISTR_RESET_Msk	target/stm32f103xb.h	/^#define USB_ISTR_RESET_Msk /;"	d
USB_ISTR_RESET_Pos	target/stm32f103xb.h	/^#define USB_ISTR_RESET_Pos /;"	d
USB_ISTR_RESET	target/stm32f103xb.h	/^#define USB_ISTR_RESET /;"	d
USB_ISTR_SOF_Msk	target/stm32f103xb.h	/^#define USB_ISTR_SOF_Msk /;"	d
USB_ISTR_SOF_Pos	target/stm32f103xb.h	/^#define USB_ISTR_SOF_Pos /;"	d
USB_ISTR_SOF	target/stm32f103xb.h	/^#define USB_ISTR_SOF /;"	d
USB_ISTR_SUSP_Msk	target/stm32f103xb.h	/^#define USB_ISTR_SUSP_Msk /;"	d
USB_ISTR_SUSP_Pos	target/stm32f103xb.h	/^#define USB_ISTR_SUSP_Pos /;"	d
USB_ISTR_SUSP	target/stm32f103xb.h	/^#define USB_ISTR_SUSP /;"	d
USB_ISTR_WKUP_Msk	target/stm32f103xb.h	/^#define USB_ISTR_WKUP_Msk /;"	d
USB_ISTR_WKUP_Pos	target/stm32f103xb.h	/^#define USB_ISTR_WKUP_Pos /;"	d
USB_ISTR_WKUP	target/stm32f103xb.h	/^#define USB_ISTR_WKUP /;"	d
USB_LP_CAN1_RX0_IRQn	target/stm32f103xb.h	/^  USB_LP_CAN1_RX0_IRQn        = 20,     \/*!< USB Device Low Priority or CAN1 RX0 Interrupts    /;"	e	enum:__anon72c4c37e0103
USB_LP_IRQHandler	target/stm32f103xb.h	/^#define USB_LP_IRQHandler /;"	d
USB_LP_IRQn	target/stm32f103xb.h	/^#define USB_LP_IRQn /;"	d
USB_PMAADDR	target/stm32f103xb.h	/^#define USB_PMAADDR /;"	d
USB_TypeDef	target/stm32f103xb.h	/^} USB_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1b08
USB	target/stm32f103xb.h	/^#define USB /;"	d
USER	target/stm32f103xb.h	/^  __IO uint16_t USER;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
UsageFault_Handler	Untitled Folder/sys_handlers.c	/^void UsageFault_Handler(void)$/;"	f	typeref:typename:void
UsageFault_IRQn	target/stm32f103xb.h	/^  UsageFault_IRQn             = -10,    \/*!< 6 Cortex-M3 Usage Fault Interrupt                 /;"	e	enum:__anon72c4c37e0103
VECT_TAB_OFFSET	target/system_clock.c	/^#define VECT_TAB_OFFSET /;"	d	file:
WRITE_REG	target/stm32f1xx.h	/^#define WRITE_REG(/;"	d
WRP0	target/stm32f103xb.h	/^  __IO uint16_t WRP0;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
WRP1	target/stm32f103xb.h	/^  __IO uint16_t WRP1;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
WRP2	target/stm32f103xb.h	/^  __IO uint16_t WRP2;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
WRP3	target/stm32f103xb.h	/^  __IO uint16_t WRP3;$/;"	m	struct:__anon72c4c37e0f08	typeref:typename:__IO uint16_t
WRPR	target/stm32f103xb.h	/^  __IO uint32_t WRPR;$/;"	m	struct:__anon72c4c37e0e08	typeref:typename:__IO uint32_t
WWDG_BASE	target/stm32f103xb.h	/^#define WWDG_BASE /;"	d
WWDG_CFR_EWI_Msk	target/stm32f103xb.h	/^#define WWDG_CFR_EWI_Msk /;"	d
WWDG_CFR_EWI_Pos	target/stm32f103xb.h	/^#define WWDG_CFR_EWI_Pos /;"	d
WWDG_CFR_EWI	target/stm32f103xb.h	/^#define WWDG_CFR_EWI /;"	d
WWDG_CFR_W0	target/stm32f103xb.h	/^#define  WWDG_CFR_W0 /;"	d
WWDG_CFR_W1	target/stm32f103xb.h	/^#define  WWDG_CFR_W1 /;"	d
WWDG_CFR_W2	target/stm32f103xb.h	/^#define  WWDG_CFR_W2 /;"	d
WWDG_CFR_W3	target/stm32f103xb.h	/^#define  WWDG_CFR_W3 /;"	d
WWDG_CFR_W4	target/stm32f103xb.h	/^#define  WWDG_CFR_W4 /;"	d
WWDG_CFR_W5	target/stm32f103xb.h	/^#define  WWDG_CFR_W5 /;"	d
WWDG_CFR_W6	target/stm32f103xb.h	/^#define  WWDG_CFR_W6 /;"	d
WWDG_CFR_WDGTB0	target/stm32f103xb.h	/^#define  WWDG_CFR_WDGTB0 /;"	d
WWDG_CFR_WDGTB1	target/stm32f103xb.h	/^#define  WWDG_CFR_WDGTB1 /;"	d
WWDG_CFR_WDGTB_0	target/stm32f103xb.h	/^#define WWDG_CFR_WDGTB_0 /;"	d
WWDG_CFR_WDGTB_1	target/stm32f103xb.h	/^#define WWDG_CFR_WDGTB_1 /;"	d
WWDG_CFR_WDGTB_Msk	target/stm32f103xb.h	/^#define WWDG_CFR_WDGTB_Msk /;"	d
WWDG_CFR_WDGTB_Pos	target/stm32f103xb.h	/^#define WWDG_CFR_WDGTB_Pos /;"	d
WWDG_CFR_WDGTB	target/stm32f103xb.h	/^#define WWDG_CFR_WDGTB /;"	d
WWDG_CFR_W_0	target/stm32f103xb.h	/^#define WWDG_CFR_W_0 /;"	d
WWDG_CFR_W_1	target/stm32f103xb.h	/^#define WWDG_CFR_W_1 /;"	d
WWDG_CFR_W_2	target/stm32f103xb.h	/^#define WWDG_CFR_W_2 /;"	d
WWDG_CFR_W_3	target/stm32f103xb.h	/^#define WWDG_CFR_W_3 /;"	d
WWDG_CFR_W_4	target/stm32f103xb.h	/^#define WWDG_CFR_W_4 /;"	d
WWDG_CFR_W_5	target/stm32f103xb.h	/^#define WWDG_CFR_W_5 /;"	d
WWDG_CFR_W_6	target/stm32f103xb.h	/^#define WWDG_CFR_W_6 /;"	d
WWDG_CFR_W_Msk	target/stm32f103xb.h	/^#define WWDG_CFR_W_Msk /;"	d
WWDG_CFR_W_Pos	target/stm32f103xb.h	/^#define WWDG_CFR_W_Pos /;"	d
WWDG_CFR_W	target/stm32f103xb.h	/^#define WWDG_CFR_W /;"	d
WWDG_CR_T0	target/stm32f103xb.h	/^#define  WWDG_CR_T0 /;"	d
WWDG_CR_T1	target/stm32f103xb.h	/^#define  WWDG_CR_T1 /;"	d
WWDG_CR_T2	target/stm32f103xb.h	/^#define  WWDG_CR_T2 /;"	d
WWDG_CR_T3	target/stm32f103xb.h	/^#define  WWDG_CR_T3 /;"	d
WWDG_CR_T4	target/stm32f103xb.h	/^#define  WWDG_CR_T4 /;"	d
WWDG_CR_T5	target/stm32f103xb.h	/^#define  WWDG_CR_T5 /;"	d
WWDG_CR_T6	target/stm32f103xb.h	/^#define  WWDG_CR_T6 /;"	d
WWDG_CR_T_0	target/stm32f103xb.h	/^#define WWDG_CR_T_0 /;"	d
WWDG_CR_T_1	target/stm32f103xb.h	/^#define WWDG_CR_T_1 /;"	d
WWDG_CR_T_2	target/stm32f103xb.h	/^#define WWDG_CR_T_2 /;"	d
WWDG_CR_T_3	target/stm32f103xb.h	/^#define WWDG_CR_T_3 /;"	d
WWDG_CR_T_4	target/stm32f103xb.h	/^#define WWDG_CR_T_4 /;"	d
WWDG_CR_T_5	target/stm32f103xb.h	/^#define WWDG_CR_T_5 /;"	d
WWDG_CR_T_6	target/stm32f103xb.h	/^#define WWDG_CR_T_6 /;"	d
WWDG_CR_T_Msk	target/stm32f103xb.h	/^#define WWDG_CR_T_Msk /;"	d
WWDG_CR_T_Pos	target/stm32f103xb.h	/^#define WWDG_CR_T_Pos /;"	d
WWDG_CR_T	target/stm32f103xb.h	/^#define WWDG_CR_T /;"	d
WWDG_CR_WDGA_Msk	target/stm32f103xb.h	/^#define WWDG_CR_WDGA_Msk /;"	d
WWDG_CR_WDGA_Pos	target/stm32f103xb.h	/^#define WWDG_CR_WDGA_Pos /;"	d
WWDG_CR_WDGA	target/stm32f103xb.h	/^#define WWDG_CR_WDGA /;"	d
WWDG_IRQn	target/stm32f103xb.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                         /;"	e	enum:__anon72c4c37e0103
WWDG_SR_EWIF_Msk	target/stm32f103xb.h	/^#define WWDG_SR_EWIF_Msk /;"	d
WWDG_SR_EWIF_Pos	target/stm32f103xb.h	/^#define WWDG_SR_EWIF_Pos /;"	d
WWDG_SR_EWIF	target/stm32f103xb.h	/^#define WWDG_SR_EWIF /;"	d
WWDG_TypeDef	target/stm32f103xb.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon72c4c37e1c08
WWDG	target/stm32f103xb.h	/^#define WWDG /;"	d
_Clock_t	Untitled Folder/rcc.h	/^typedef struct _Clock_t {$/;"	s
_Clock_t	drivers/rcc.h	/^typedef struct _Clock_t {$/;"	s
_IO_H_	drivers/io.h	/^#define _IO_H_$/;"	d
_RCC_H_	Untitled Folder/rcc.h	/^#define _RCC_H_$/;"	d
_RCC_H_	drivers/rcc.h	/^#define _RCC_H_$/;"	d
_TIMER_H_	drivers/timer.h	/^#define _TIMER_H_$/;"	d
__CM3_REV	target/stm32f103xb.h	/^#define __CM3_REV /;"	d
__MPU_PRESENT	target/stm32f103xb.h	/^#define __MPU_PRESENT /;"	d
__NVIC_PRIO_BITS	target/stm32f103xb.h	/^#define __NVIC_PRIO_BITS /;"	d
__STM32F103xB_H	target/stm32f103xb.h	/^#define __STM32F103xB_H$/;"	d
__STM32F1XX_H	target/stm32f1xx.h	/^#define __STM32F1XX_H$/;"	d
__STM32F1_CMSIS_VERSION_MAIN	target/stm32f1xx.h	/^#define __STM32F1_CMSIS_VERSION_MAIN /;"	d
__STM32F1_CMSIS_VERSION_RC	target/stm32f1xx.h	/^#define __STM32F1_CMSIS_VERSION_RC /;"	d
__STM32F1_CMSIS_VERSION_SUB1	target/stm32f1xx.h	/^#define __STM32F1_CMSIS_VERSION_SUB1 /;"	d
__STM32F1_CMSIS_VERSION_SUB2	target/stm32f1xx.h	/^#define __STM32F1_CMSIS_VERSION_SUB2 /;"	d
__STM32F1_CMSIS_VERSION	target/stm32f1xx.h	/^#define __STM32F1_CMSIS_VERSION /;"	d
__SYSTEM_STM32F10X_H	target/system_stm32f1xx.h	/^#define __SYSTEM_STM32F10X_H$/;"	d
__SYS_HANDLERS_H_	Untitled Folder/sys_handlers.h	/^#define __SYS_HANDLERS_H_$/;"	d
__Vendor_SysTickConfig	target/stm32f103xb.h	/^#define __Vendor_SysTickConfig /;"	d
__anon571959e70103	Untitled Folder/rcc.h	/^enum {$/;"	g
__anon72c4c37e0103	target/stm32f103xb.h	/^{$/;"	g
__anon72c4c37e0208	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0308	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0408	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0508	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0608	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0708	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0808	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0908	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0a08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0b08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0c08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0d08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0e08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e0f08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1008	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1108	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1208	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1308	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1408	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1508	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1608	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1708	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1808	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1908	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1a08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1b08	target/stm32f103xb.h	/^{$/;"	s
__anon72c4c37e1c08	target/stm32f103xb.h	/^{$/;"	s
__anonbccbea710103	target/stm32f1xx.h	/^{$/;"	g
__anonbccbea710203	target/stm32f1xx.h	/^{$/;"	g
__anonbccbea710303	target/stm32f1xx.h	/^{$/;"	g
_clock_config	Untitled Folder/rcc.c	/^static struct ClockConfig_t _clock_config[] = {$/;"	v	typeref:struct:ClockConfig_t[]	file:
_clock_config	drivers/rcc.c	/^static struct ClockConfig_t _clock_config[] = {$/;"	v	typeref:struct:ClockConfig_t[]	file:
ahb_freq	Untitled Folder/rcc.c	/^	uint32_t	ahb_freq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
ahb_freq	Untitled Folder/rcc.h	/^	uint32_t	ahb_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
ahb_freq	drivers/rcc.c	/^	uint32_t	ahb_freq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
ahb_freq	drivers/rcc.h	/^	uint32_t	ahb_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb1_freq	Untitled Folder/rcc.c	/^	uint32_t	apb1_freq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
apb1_freq	Untitled Folder/rcc.h	/^	uint32_t	apb1_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb1_freq	drivers/rcc.c	/^	uint32_t	apb1_freq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
apb1_freq	drivers/rcc.h	/^	uint32_t	apb1_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb1_timer_freq	Untitled Folder/rcc.h	/^	uint32_t	apb1_timer_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb1_timer_freq	drivers/rcc.h	/^	uint32_t	apb1_timer_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb2_freq	Untitled Folder/rcc.c	/^	uint32_t	apb2_freq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
apb2_freq	Untitled Folder/rcc.h	/^	uint32_t	apb2_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb2_freq	drivers/rcc.c	/^	uint32_t	apb2_freq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
apb2_freq	drivers/rcc.h	/^	uint32_t	apb2_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb2_timer_freq	Untitled Folder/rcc.h	/^	uint32_t	apb2_timer_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
apb2_timer_freq	drivers/rcc.h	/^	uint32_t	apb2_timer_freq;$/;"	m	struct:_Clock_t	typeref:typename:uint32_t
callback2	drivers/timer.c	/^static OnTick callback2 = 0;$/;"	v	typeref:typename:OnTick	file:
callback3	drivers/timer.c	/^static OnTick callback3 = 0;$/;"	v	typeref:typename:OnTick	file:
callback4	drivers/timer.c	/^static OnTick callback4 = 0;$/;"	v	typeref:typename:OnTick	file:
flash_cfg	Untitled Folder/rcc.c	/^	uint32_t	flash_cfg;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
flash_cfg	drivers/rcc.c	/^	uint32_t	flash_cfg;$/;"	m	struct:ClockConfig_t	typeref:typename:uint32_t	file:
hpre	Untitled Folder/rcc.c	/^	uint8_t		hpre;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
hpre	drivers/rcc.c	/^	uint8_t		hpre;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
io_cb	drivers/io.c	/^static OnIO io_cb[16]={$/;"	v	typeref:typename:OnIO[16]	file:
io_clear	drivers/io.c	/^void io_clear(GPIO_TypeDef *gpio, uint16_t mask)$/;"	f	typeref:typename:void
io_configure	drivers/io.c	/^int io_configure(GPIO_TypeDef *gpio, uint16_t pin, uint32_t pin_cfg, $/;"	f	typeref:typename:int
io_read	drivers/io.c	/^uint32_t io_read(GPIO_TypeDef *gpio, uint16_t mask)$/;"	f	typeref:typename:uint32_t
io_set	drivers/io.c	/^void io_set(GPIO_TypeDef *gpio, uint16_t mask)$/;"	f	typeref:typename:void
io_write_n	drivers/io.c	/^void io_write_n(GPIO_TypeDef *gpio, uint16_t val, uint16_t mask)$/;"	f	typeref:typename:void
io_write	drivers/io.c	/^void io_write(GPIO_TypeDef *gpio, uint16_t val, uint16_t mask)$/;"	f	typeref:typename:void
main	main.c	/^int main(void) {$/;"	f	typeref:typename:int
pll_src	Untitled Folder/rcc.c	/^	uint8_t		pll_src;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
pll_src	drivers/rcc.c	/^	uint8_t		pll_src;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
pllm	Untitled Folder/rcc.c	/^	uint8_t		pllm;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
pllmul	drivers/rcc.c	/^	uint8_t		pllmul;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
plln	Untitled Folder/rcc.c	/^	uint16_t	plln;$/;"	m	struct:ClockConfig_t	typeref:typename:uint16_t	file:
pllp	Untitled Folder/rcc.c	/^	uint8_t		pllp;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
pllq	Untitled Folder/rcc.c	/^	uint8_t		pllq;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
pllr	Untitled Folder/rcc.c	/^	uint8_t		pllr;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
power_save	Untitled Folder/rcc.c	/^	uint8_t		power_save;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
ppre1	Untitled Folder/rcc.c	/^	uint8_t		ppre1;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
ppre1	drivers/rcc.c	/^	uint8_t		ppre1;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
ppre2	Untitled Folder/rcc.c	/^	uint8_t		ppre2;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
ppre2	drivers/rcc.c	/^	uint8_t		ppre2;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
pwm_start	drivers/timer.h	/^#define pwm_start(/;"	d
pwm_stop	drivers/timer.h	/^#define pwm_stop(/;"	d
rcc_config_clock	Untitled Folder/rcc.c	/^void rcc_config_clock(uint32_t config, Clock_t *sysclks)$/;"	f	typeref:typename:void
rcc_config_clock	drivers/rcc.c	/^void rcc_config_clock(uint32_t config, Clock_t *sysclks)$/;"	f	typeref:typename:void
rcc_osc_off	Untitled Folder/rcc.c	/^static void rcc_osc_off(enum rcc_osc osc)$/;"	f	typeref:typename:void	file:
rcc_osc_off	drivers/rcc.c	/^static void rcc_osc_off(enum rcc_osc osc)$/;"	f	typeref:typename:void	file:
rcc_osc_on	Untitled Folder/rcc.c	/^static void rcc_osc_on(enum rcc_osc osc)$/;"	f	typeref:typename:void	file:
rcc_osc_on	drivers/rcc.c	/^static void rcc_osc_on(enum rcc_osc osc)$/;"	f	typeref:typename:void	file:
rcc_osc	Untitled Folder/rcc.c	/^enum rcc_osc {$/;"	g	file:
rcc_osc	drivers/rcc.c	/^enum rcc_osc {$/;"	g	file:
rcc_set_sysclk	Untitled Folder/rcc.c	/^static void rcc_set_sysclk(enum rcc_osc osc)$/;"	f	typeref:typename:void	file:
rcc_set_sysclk	drivers/rcc.c	/^static void rcc_set_sysclk(enum rcc_osc osc)$/;"	f	typeref:typename:void	file:
sFIFOMailBox	target/stm32f103xb.h	/^  CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];$/;"	m	struct:__anon72c4c37e0808	typeref:typename:CAN_FIFOMailBox_TypeDef[2]
sFilterRegister	target/stm32f103xb.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[14];$/;"	m	struct:__anon72c4c37e0808	typeref:typename:CAN_FilterRegister_TypeDef[14]
sTxMailBox	target/stm32f103xb.h	/^  CAN_TxMailBox_TypeDef sTxMailBox[3];$/;"	m	struct:__anon72c4c37e0808	typeref:typename:CAN_TxMailBox_TypeDef[3]
sysclks	main.c	/^Clock_t sysclks;$/;"	v	typeref:typename:Clock_t
timeout_cb	main.c	/^static void timeout_cb(void) {$/;"	f	typeref:typename:void	file:
timer_start	drivers/timer.c	/^void timer_start(TIM_TypeDef *tmr) {$/;"	f	typeref:typename:void
timer_stop	drivers/timer.c	/^void timer_stop(TIM_TypeDef *tmr) {$/;"	f	typeref:typename:void
timer_tick_init	drivers/timer.c	/^int timer_tick_init(TIM_TypeDef *tmr, uint32_t tick_ms, OnTick cb) {$/;"	f	typeref:typename:int
timer_tick_period	drivers/timer.c	/^int timer_tick_period(TIM_TypeDef *tmr, uint32_t tick_ms) {$/;"	f	typeref:typename:int
type	Untitled Folder/rcc.c	/^	uint8_t		type;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
type	drivers/rcc.c	/^	uint8_t		type;$/;"	m	struct:ClockConfig_t	typeref:typename:uint8_t	file:
val	main.c	/^int val = 0;$/;"	v	typeref:typename:int
