

================================================================
== Vivado HLS Report for 'worker'
================================================================
* Date:           Mon Dec  5 14:00:50 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3598|  3598|  3599|  3599|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+-------------------+------+------+------+------+---------+
        |                               |                   |   Latency   |   Interval  | Pipeline|
        |            Instance           |       Module      |  min |  max |  min |  max |   Type  |
        +-------------------------------+-------------------+------+------+------+------+---------+
        |grp_worker_COO_SpMV_0_fu_1076  |worker_COO_SpMV_0  |  3346|  3346|  3346|  3346|   none  |
        +-------------------------------+-------------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  200|  200|         2|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     10|
|FIFO             |        -|      -|       -|      -|
|Instance         |       13|      5|     524|    750|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    362|
|Register         |        -|      -|      76|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       15|      5|     600|   1122|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-------------------+---------+-------+-----+-----+
    |            Instance           |       Module      | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-------------------+---------+-------+-----+-----+
    |grp_worker_COO_SpMV_0_fu_1076  |worker_COO_SpMV_0  |       13|      5|  524|  750|
    +-------------------------------+-------------------+---------+-------+-----+-----+
    |Total                          |                   |       13|      5|  524|  750|
    +-------------------------------+-------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+-----------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------+---------+---+----+------+-----+------+-------------+
    |dest_1_0_U  |worker_dest_1_0  |        2|  0|   0|   100|   32|     1|         3200|
    +------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total       |                 |        2|  0|   0|   100|   32|     1|         3200|
    +------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_fu_1095_p2         |     +    |      0|  0|   7|           7|           1|
    |exitcond_fu_1089_p2  |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  10|          14|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |   96|         55|    1|         55|
    |dest_1_0_address0  |  112|         53|    7|        371|
    |dest_1_0_address1  |  112|         52|    7|        364|
    |dest_1_0_ce0       |    1|          3|    1|          3|
    |dest_1_0_ce1       |    1|          3|    1|          3|
    |dest_1_0_d1        |   32|          3|   32|         96|
    |dest_1_0_we1       |    1|          3|    1|          3|
    |j2_reg_1065        |    7|          2|    7|         14|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  362|        174|   57|        909|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  54|   0|   54|          0|
    |ap_reg_grp_worker_COO_SpMV_0_fu_1076_ap_start  |   1|   0|    1|          0|
    |j2_reg_1065                                    |   7|   0|    7|          0|
    |j_reg_1109                                     |   7|   0|    7|          0|
    |tmp_4_reg_1114                                 |   7|   0|   64|         57|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  76|   0|  133|         57|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    worker    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    worker    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    worker    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    worker    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    worker    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    worker    | return value |
|dest_address0  | out |    7|  ap_memory |     dest     |     array    |
|dest_ce0       | out |    1|  ap_memory |     dest     |     array    |
|dest_we0       | out |    1|  ap_memory |     dest     |     array    |
|dest_d0        | out |   32|  ap_memory |     dest     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

