
-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=16;

ADDRESS_RADIX=BIN;
DATA_RADIX=BIN;

CONTENT BEGIN
0000		:	1001001001100011010001100100000110
0001		:	0111011001010001111000000000000110
0010		:	0100111101100010101111110100000110
0011		:	0001000001010010001000110000000010
0100		:	1000010000011011001110111100000010
0101		:	1000101000011011101010010000000010
0110		:	0101110010100001100011011100000010
0111		:	0111101010100011011101001000001010
1000		:	0100000100011010100111011000001010
1001		:	0110010000111010111000101100001010
1010		:	0100010101011010000010101000001010
1011		:	0001000000010001110111011100001010
1100		:	0001101110001010001011101000001010
1101		:	0111111000111010101010100100001010
1110		:	0001111011110011001000001100001010

1111  :   0;
END;
