#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov  9 18:24:14 2018
# Process ID: 11860
# Current directory: c:/Users/user/Desktop/FPGA_Design/Lab05/ip_repo/edit_adder_v1_0.runs/synth_1
# Command line: vivado.exe -log adder_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_v1_0.tcl
# Log file: c:/Users/user/Desktop/FPGA_Design/Lab05/ip_repo/edit_adder_v1_0.runs/synth_1/adder_v1_0.vds
# Journal file: c:/Users/user/Desktop/FPGA_Design/Lab05/ip_repo/edit_adder_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder_v1_0.tcl -notrace
