vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/Project/test/test.v
source_file = 1, D:/intelFPGA_lite/Project/test/test.vwf
source_file = 1, D:/intelFPGA_lite/Project/test/Waveform.vwf
source_file = 1, D:/intelFPGA_lite/Project/test/Verilog1.v
source_file = 1, D:/intelFPGA_lite/Project/test/db/test.cbx.xml
design_name = test
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test, 1
instance = comp, \B0~output , B0~output, test, 1
instance = comp, \B1~output , B1~output, test, 1
instance = comp, \B2~output , B2~output, test, 1
instance = comp, \B3~output , B3~output, test, 1
instance = comp, \G2~input , G2~input, test, 1
instance = comp, \G1~input , G1~input, test, 1
instance = comp, \G3~input , G3~input, test, 1
instance = comp, \G0~input , G0~input, test, 1
instance = comp, \B0~0 , B0~0, test, 1
instance = comp, \B0~1 , B0~1, test, 1
instance = comp, \B0~2 , B0~2, test, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, test, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, test, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
