{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'axi_dma_in0': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in0',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0000000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA000FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in0_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684354560,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n",
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n",
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n",
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n",
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axi_dma_in1': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in1',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0010000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA001FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in1_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684420096,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n",
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n",
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n",
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axi_dma_in2': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in2',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0020000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA002FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in2_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684485632,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n",
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n",
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n",
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n",
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axi_dma_in3': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in3',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0030000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA003FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in3_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684551168,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n",
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n",
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n",
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axi_dma_in4': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in4',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0040000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA004FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in4_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684616704,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n",
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n",
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n",
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n",
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axi_dma_in5': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in5',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0050000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA005FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in5_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684682240,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n",
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n",
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axi_dma_in6': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                 'fullpath': 'axi_dma_in6',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_LITE',\n",
      "                 'parameters': {'C_BASEADDR': '0xA0060000',\n",
      "                                'C_DLYTMR_RESOLUTION': '125',\n",
      "                                'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA006FFFF',\n",
      "                                'C_INCLUDE_MM2S': '1',\n",
      "                                'C_INCLUDE_MM2S_DRE': '0',\n",
      "                                'C_INCLUDE_MM2S_SF': '1',\n",
      "                                'C_INCLUDE_S2MM': '1',\n",
      "                                'C_INCLUDE_S2MM_DRE': '0',\n",
      "                                'C_INCLUDE_S2MM_SF': '1',\n",
      "                                'C_INCLUDE_SG': '0',\n",
      "                                'C_INCREASE_THROUGHPUT': '0',\n",
      "                                'C_MICRO_DMA': '0',\n",
      "                                'C_MM2S_BURST_SIZE': '16',\n",
      "                                'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                                'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                                'C_NUM_MM2S_CHANNELS': '1',\n",
      "                                'C_NUM_S2MM_CHANNELS': '1',\n",
      "                                'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                                'C_S2MM_BURST_SIZE': '16',\n",
      "                                'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                                'C_SG_LENGTH_WIDTH': '26',\n",
      "                                'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                                'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                                'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                                'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axi_dma_in6_0',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'c_addr_width': '32',\n",
      "                                'c_dlytmr_resolution': '125',\n",
      "                                'c_enable_multi_channel': '0',\n",
      "                                'c_include_mm2s': '1',\n",
      "                                'c_include_mm2s_dre': '0',\n",
      "                                'c_include_mm2s_sf': '1',\n",
      "                                'c_include_s2mm': '1',\n",
      "                                'c_include_s2mm_dre': '0',\n",
      "                                'c_include_s2mm_sf': '1',\n",
      "                                'c_include_sg': '0',\n",
      "                                'c_increase_throughput': '0',\n",
      "                                'c_m_axi_mm2s_data_width': '32',\n",
      "                                'c_m_axi_s2mm_data_width': '32',\n",
      "                                'c_m_axis_mm2s_tdata_width': '32',\n",
      "                                'c_micro_dma': '0',\n",
      "                                'c_mm2s_burst_size': '16',\n",
      "                                'c_num_mm2s_channels': '1',\n",
      "                                'c_num_s2mm_channels': '1',\n",
      "                                'c_prmry_is_aclk_async': '0',\n",
      "                                'c_s2mm_burst_size': '16',\n",
      "                                'c_s_axis_s2mm_tdata_width': '32',\n",
      "                                'c_sg_include_stscntrl_strm': '0',\n",
      "                                'c_sg_length_width': '26',\n",
      "                                'c_sg_use_stsapp_length': '0',\n",
      "                                'c_single_interface': '0'},\n",
      "                 'phys_addr': 2684747776,\n",
      "                 'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 8,\n",
      "                                                'description': 'MM2S DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 12,\n",
      "                                                    'description': 'MM2S DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'MM2S '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'MM2S_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 0,\n",
      "                                              'description': 'MM2S DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'MM2S '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'MM2S '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 4,\n",
      "                                              'description': 'MM2S DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'MM2S '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 40,\n",
      "                                               'description': 'MM2S DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_SA': {'access': 'read-write',\n",
      "                                           'address_offset': 24,\n",
      "                                           'description': 'MM2S Source Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                         'bit_offset': 0,\n",
      "                                                                         'bit_width': 32,\n",
      "                                                                         'description': 'MM2S '\n",
      "                                                                                        'Source '\n",
      "                                                                                        'Address '\n",
      "                                                                                        'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 28,\n",
      "                                               'description': 'MM2S Source '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                             'bit_offset': 0,\n",
      "                                                                             'bit_width': 32,\n",
      "                                                                             'description': 'MM2S '\n",
      "                                                                                            'Source '\n",
      "                                                                                            'Address '\n",
      "                                                                                            'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 16,\n",
      "                                                 'description': 'MM2S DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 20,\n",
      "                                                     'description': 'MM2S DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                                'address_offset': 56,\n",
      "                                                'description': 'S2MM DMA '\n",
      "                                                               'Current '\n",
      "                                                               'Descriptor '\n",
      "                                                               'Pointer '\n",
      "                                                               'Register',\n",
      "                                                'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 6,\n",
      "                                                                                          'bit_width': 26,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Current '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                'size': 32},\n",
      "                               'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                    'address_offset': 60,\n",
      "                                                    'description': 'S2MM DMA '\n",
      "                                                                   'Current '\n",
      "                                                                   'Descriptor '\n",
      "                                                                   'Pointer '\n",
      "                                                                   'Register',\n",
      "                                                    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                              'bit_offset': 0,\n",
      "                                                                                              'bit_width': 32,\n",
      "                                                                                              'description': 'S2MM '\n",
      "                                                                                                             'DMA '\n",
      "                                                                                                             'Current '\n",
      "                                                                                                             'Descriptor '\n",
      "                                                                                                             'Pointer '\n",
      "                                                                                                             'Register'}},\n",
      "                                                    'size': 32},\n",
      "                               'S2MM_DA': {'access': 'read-write',\n",
      "                                           'address_offset': 72,\n",
      "                                           'description': 'S2MM DMA '\n",
      "                                                          'Destination Address '\n",
      "                                                          'Register',\n",
      "                                           'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 0,\n",
      "                                                                              'bit_width': 32,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Destination '\n",
      "                                                                                             'Address '\n",
      "                                                                                             'Register'}},\n",
      "                                           'size': 32},\n",
      "                               'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                               'address_offset': 76,\n",
      "                                               'description': 'S2MM '\n",
      "                                                              'Destination '\n",
      "                                                              'Address '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                  'bit_offset': 0,\n",
      "                                                                                  'bit_width': 32,\n",
      "                                                                                  'description': 'S2MM '\n",
      "                                                                                                 'Destination '\n",
      "                                                                                                 'Address '\n",
      "                                                                                                 'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_DMACR': {'access': 'read-write',\n",
      "                                              'address_offset': 48,\n",
      "                                              'description': 'S2MM DMA Control '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                              'bit_offset': 4,\n",
      "                                                                              'bit_width': 1,\n",
      "                                                                              'description': 'S2MM '\n",
      "                                                                                             'DMA '\n",
      "                                                                                             'Control '\n",
      "                                                                                             'Register'},\n",
      "                                                         'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 13,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 14,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 12,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Control '\n",
      "                                                                                      'Register'},\n",
      "                                                         'IRQDelay': {'access': 'read-write',\n",
      "                                                                      'bit_offset': 24,\n",
      "                                                                      'bit_width': 8,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Control '\n",
      "                                                                                     'Register'},\n",
      "                                                         'IRQThreshold': {'access': 'read-write',\n",
      "                                                                          'bit_offset': 16,\n",
      "                                                                          'bit_width': 8,\n",
      "                                                                          'description': 'S2MM '\n",
      "                                                                                         'DMA '\n",
      "                                                                                         'Control '\n",
      "                                                                                         'Register'},\n",
      "                                                         'Keyhole': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                         'RS': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                         'Reset': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 2,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_DMASR': {'access': 'read-write',\n",
      "                                              'address_offset': 52,\n",
      "                                              'description': 'S2MM DMA Status '\n",
      "                                                             'Register',\n",
      "                                              'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 6,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'DMAIntErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 4,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                                      'Register'},\n",
      "                                                         'DMASlvErr': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 5,\n",
      "                                                                       'bit_width': 1,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                         'Dly_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Err_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'Halted': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 0,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                         'IOC_Irq': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                         'bit_offset': 24,\n",
      "                                                                         'bit_width': 8,\n",
      "                                                                         'description': 'S2MM '\n",
      "                                                                                        'DMA '\n",
      "                                                                                        'Status '\n",
      "                                                                                        'Register'},\n",
      "                                                         'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                             'bit_offset': 16,\n",
      "                                                                             'bit_width': 8,\n",
      "                                                                             'description': 'S2MM '\n",
      "                                                                                            'DMA '\n",
      "                                                                                            'Status '\n",
      "                                                                                            'Register'},\n",
      "                                                         'Idle': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 1,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                         'SGDecErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 10,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGIncld': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 3,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                         'SGIntErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 8,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'},\n",
      "                                                         'SGSlvErr': {'access': 'read-only',\n",
      "                                                                      'bit_offset': 9,\n",
      "                                                                      'bit_width': 1,\n",
      "                                                                      'description': 'S2MM '\n",
      "                                                                                     'DMA '\n",
      "                                                                                     'Status '\n",
      "                                                                                     'Register'}},\n",
      "                                              'size': 32},\n",
      "                               'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                               'address_offset': 88,\n",
      "                                               'description': 'S2MM DMA '\n",
      "                                                              'Transfer Length '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Length': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 0,\n",
      "                                                                     'bit_width': 26,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Transfer '\n",
      "                                                                                    'Length '\n",
      "                                                                                    'Register'}},\n",
      "                                               'size': 32},\n",
      "                               'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                                 'address_offset': 64,\n",
      "                                                 'description': 'S2MM DMA Tail '\n",
      "                                                                'Descriptor '\n",
      "                                                                'Pointer '\n",
      "                                                                'Register',\n",
      "                                                 'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Tail '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                                 'size': 32},\n",
      "                               'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                     'address_offset': 68,\n",
      "                                                     'description': 'S2MM DMA '\n",
      "                                                                    'Tail '\n",
      "                                                                    'Descriptor '\n",
      "                                                                    'Pointer '\n",
      "                                                                    'Register',\n",
      "                                                     'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Tail '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                     'size': 32},\n",
      "                               'SG_CTL': {'access': 'read-write',\n",
      "                                          'address_offset': 44,\n",
      "                                          'description': 'Scatter/Gather User '\n",
      "                                                         'and Cache Control '\n",
      "                                                         'Register',\n",
      "                                          'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 4,\n",
      "                                                                  'description': 'Scatter/Gather '\n",
      "                                                                                 'User '\n",
      "                                                                                 'and '\n",
      "                                                                                 'Cache '\n",
      "                                                                                 'Control '\n",
      "                                                                                 'Register'},\n",
      "                                                     'SG_USER': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 8,\n",
      "                                                                 'bit_width': 4,\n",
      "                                                                 'description': 'Scatter/Gather '\n",
      "                                                                                'User '\n",
      "                                                                                'and '\n",
      "                                                                                'Cache '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                          'size': 32}},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'axis_switch': {'addr_range': 65536,\n",
      "                 'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                 'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                 'fullpath': 'axis_switch',\n",
      "                 'gpio': {},\n",
      "                 'interrupts': {},\n",
      "                 'mem_id': 'S_AXI_CTRL',\n",
      "                 'parameters': {'ARB_ALGORITHM': '0',\n",
      "                                'ARB_ON_MAX_XFERS': '1',\n",
      "                                'ARB_ON_NUM_CYCLES': '0',\n",
      "                                'ARB_ON_TLAST': '0',\n",
      "                                'COMMON_CLOCK': '0',\n",
      "                                'C_ARB_ALGORITHM': '0',\n",
      "                                'C_ARB_ON_MAX_XFERS': '1',\n",
      "                                'C_ARB_ON_NUM_CYCLES': '0',\n",
      "                                'C_ARB_ON_TLAST': '0',\n",
      "                                'C_AXIS_SIGNAL_SET': '0b00000000000000000000000001010011',\n",
      "                                'C_AXIS_TDATA_WIDTH': '32',\n",
      "                                'C_AXIS_TDEST_WIDTH': '4',\n",
      "                                'C_AXIS_TID_WIDTH': '1',\n",
      "                                'C_AXIS_TUSER_WIDTH': '1',\n",
      "                                'C_BASEADDR': '0xA0080000',\n",
      "                                'C_COMMON_CLOCK': '0',\n",
      "                                'C_DECODER_REG': '1',\n",
      "                                'C_FAMILY': 'zynquplus',\n",
      "                                'C_HIGHADDR': '0xA008FFFF',\n",
      "                                'C_INCLUDE_ARBITER': '1',\n",
      "                                'C_LOG_SI_SLOTS': '4',\n",
      "                                'C_M_AXIS_BASETDEST_ARRAY': '0b11011100101110101001100001110110010101000011001000010000',\n",
      "                                'C_M_AXIS_CONNECTIVITY_ARRAY': '0b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111',\n",
      "                                'C_M_AXIS_HIGHTDEST_ARRAY': '0b11011100101110101001100001110110010101000011001000010000',\n",
      "                                'C_NUM_MI_SLOTS': '14',\n",
      "                                'C_NUM_SI_SLOTS': '10',\n",
      "                                'C_OUTPUT_REG': '1',\n",
      "                                'C_ROUTING_MODE': '1',\n",
      "                                'C_S_AXI_CTRL_ADDR_WIDTH': '7',\n",
      "                                'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
      "                                'Component_Name': 'system_axis_switch_0',\n",
      "                                'DECODER_REG': '1',\n",
      "                                'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                'HAS_ACLKEN': '0',\n",
      "                                'HAS_TKEEP': '0',\n",
      "                                'HAS_TLAST': '1',\n",
      "                                'HAS_TREADY': '1',\n",
      "                                'HAS_TSTRB': '0',\n",
      "                                'M00_AXIS_BASETDEST': '0x00000000',\n",
      "                                'M00_AXIS_HIGHTDEST': '0x00000000',\n",
      "                                'M00_S00_CONNECTIVITY': '1',\n",
      "                                'M00_S01_CONNECTIVITY': '1',\n",
      "                                'M00_S02_CONNECTIVITY': '1',\n",
      "                                'M00_S03_CONNECTIVITY': '1',\n",
      "                                'M00_S04_CONNECTIVITY': '1',\n",
      "                                'M00_S05_CONNECTIVITY': '1',\n",
      "                                'M00_S06_CONNECTIVITY': '1',\n",
      "                                'M00_S07_CONNECTIVITY': '1',\n",
      "                                'M00_S08_CONNECTIVITY': '1',\n",
      "                                'M00_S09_CONNECTIVITY': '1',\n",
      "                                'M00_S10_CONNECTIVITY': '1',\n",
      "                                'M00_S11_CONNECTIVITY': '1',\n",
      "                                'M00_S12_CONNECTIVITY': '1',\n",
      "                                'M00_S13_CONNECTIVITY': '1',\n",
      "                                'M00_S14_CONNECTIVITY': '1',\n",
      "                                'M00_S15_CONNECTIVITY': '1',\n",
      "                                'M01_AXIS_BASETDEST': '0x00000001',\n",
      "                                'M01_AXIS_HIGHTDEST': '0x00000001',\n",
      "                                'M01_S00_CONNECTIVITY': '1',\n",
      "                                'M01_S01_CONNECTIVITY': '1',\n",
      "                                'M01_S02_CONNECTIVITY': '1',\n",
      "                                'M01_S03_CONNECTIVITY': '1',\n",
      "                                'M01_S04_CONNECTIVITY': '1',\n",
      "                                'M01_S05_CONNECTIVITY': '1',\n",
      "                                'M01_S06_CONNECTIVITY': '1',\n",
      "                                'M01_S07_CONNECTIVITY': '1',\n",
      "                                'M01_S08_CONNECTIVITY': '1',\n",
      "                                'M01_S09_CONNECTIVITY': '1',\n",
      "                                'M01_S10_CONNECTIVITY': '1',\n",
      "                                'M01_S11_CONNECTIVITY': '1',\n",
      "                                'M01_S12_CONNECTIVITY': '1',\n",
      "                                'M01_S13_CONNECTIVITY': '1',\n",
      "                                'M01_S14_CONNECTIVITY': '1',\n",
      "                                'M01_S15_CONNECTIVITY': '1',\n",
      "                                'M02_AXIS_BASETDEST': '0x00000002',\n",
      "                                'M02_AXIS_HIGHTDEST': '0x00000002',\n",
      "                                'M02_S00_CONNECTIVITY': '1',\n",
      "                                'M02_S01_CONNECTIVITY': '1',\n",
      "                                'M02_S02_CONNECTIVITY': '1',\n",
      "                                'M02_S03_CONNECTIVITY': '1',\n",
      "                                'M02_S04_CONNECTIVITY': '1',\n",
      "                                'M02_S05_CONNECTIVITY': '1',\n",
      "                                'M02_S06_CONNECTIVITY': '1',\n",
      "                                'M02_S07_CONNECTIVITY': '1',\n",
      "                                'M02_S08_CONNECTIVITY': '1',\n",
      "                                'M02_S09_CONNECTIVITY': '1',\n",
      "                                'M02_S10_CONNECTIVITY': '1',\n",
      "                                'M02_S11_CONNECTIVITY': '1',\n",
      "                                'M02_S12_CONNECTIVITY': '1',\n",
      "                                'M02_S13_CONNECTIVITY': '1',\n",
      "                                'M02_S14_CONNECTIVITY': '1',\n",
      "                                'M02_S15_CONNECTIVITY': '1',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                'M03_AXIS_BASETDEST': '0x00000003',\n",
      "                                'M03_AXIS_HIGHTDEST': '0x00000003',\n",
      "                                'M03_S00_CONNECTIVITY': '1',\n",
      "                                'M03_S01_CONNECTIVITY': '1',\n",
      "                                'M03_S02_CONNECTIVITY': '1',\n",
      "                                'M03_S03_CONNECTIVITY': '1',\n",
      "                                'M03_S04_CONNECTIVITY': '1',\n",
      "                                'M03_S05_CONNECTIVITY': '1',\n",
      "                                'M03_S06_CONNECTIVITY': '1',\n",
      "                                'M03_S07_CONNECTIVITY': '1',\n",
      "                                'M03_S08_CONNECTIVITY': '1',\n",
      "                                'M03_S09_CONNECTIVITY': '1',\n",
      "                                'M03_S10_CONNECTIVITY': '1',\n",
      "                                'M03_S11_CONNECTIVITY': '1',\n",
      "                                'M03_S12_CONNECTIVITY': '1',\n",
      "                                'M03_S13_CONNECTIVITY': '1',\n",
      "                                'M03_S14_CONNECTIVITY': '1',\n",
      "                                'M03_S15_CONNECTIVITY': '1',\n",
      "                                'M04_AXIS_BASETDEST': '0x00000004',\n",
      "                                'M04_AXIS_HIGHTDEST': '0x00000004',\n",
      "                                'M04_S00_CONNECTIVITY': '1',\n",
      "                                'M04_S01_CONNECTIVITY': '1',\n",
      "                                'M04_S02_CONNECTIVITY': '1',\n",
      "                                'M04_S03_CONNECTIVITY': '1',\n",
      "                                'M04_S04_CONNECTIVITY': '1',\n",
      "                                'M04_S05_CONNECTIVITY': '1',\n",
      "                                'M04_S06_CONNECTIVITY': '1',\n",
      "                                'M04_S07_CONNECTIVITY': '1',\n",
      "                                'M04_S08_CONNECTIVITY': '1',\n",
      "                                'M04_S09_CONNECTIVITY': '1',\n",
      "                                'M04_S10_CONNECTIVITY': '1',\n",
      "                                'M04_S11_CONNECTIVITY': '1',\n",
      "                                'M04_S12_CONNECTIVITY': '1',\n",
      "                                'M04_S13_CONNECTIVITY': '1',\n",
      "                                'M04_S14_CONNECTIVITY': '1',\n",
      "                                'M04_S15_CONNECTIVITY': '1',\n",
      "                                'M05_AXIS_BASETDEST': '0x00000005',\n",
      "                                'M05_AXIS_HIGHTDEST': '0x00000005',\n",
      "                                'M05_S00_CONNECTIVITY': '1',\n",
      "                                'M05_S01_CONNECTIVITY': '1',\n",
      "                                'M05_S02_CONNECTIVITY': '1',\n",
      "                                'M05_S03_CONNECTIVITY': '1',\n",
      "                                'M05_S04_CONNECTIVITY': '1',\n",
      "                                'M05_S05_CONNECTIVITY': '1',\n",
      "                                'M05_S06_CONNECTIVITY': '1',\n",
      "                                'M05_S07_CONNECTIVITY': '1',\n",
      "                                'M05_S08_CONNECTIVITY': '1',\n",
      "                                'M05_S09_CONNECTIVITY': '1',\n",
      "                                'M05_S10_CONNECTIVITY': '1',\n",
      "                                'M05_S11_CONNECTIVITY': '1',\n",
      "                                'M05_S12_CONNECTIVITY': '1',\n",
      "                                'M05_S13_CONNECTIVITY': '1',\n",
      "                                'M05_S14_CONNECTIVITY': '1',\n",
      "                                'M05_S15_CONNECTIVITY': '1',\n",
      "                                'M06_AXIS_BASETDEST': '0x00000006',\n",
      "                                'M06_AXIS_HIGHTDEST': '0x00000006',\n",
      "                                'M06_S00_CONNECTIVITY': '1',\n",
      "                                'M06_S01_CONNECTIVITY': '1',\n",
      "                                'M06_S02_CONNECTIVITY': '1',\n",
      "                                'M06_S03_CONNECTIVITY': '1',\n",
      "                                'M06_S04_CONNECTIVITY': '1',\n",
      "                                'M06_S05_CONNECTIVITY': '1',\n",
      "                                'M06_S06_CONNECTIVITY': '1',\n",
      "                                'M06_S07_CONNECTIVITY': '1',\n",
      "                                'M06_S08_CONNECTIVITY': '1',\n",
      "                                'M06_S09_CONNECTIVITY': '1',\n",
      "                                'M06_S10_CONNECTIVITY': '1',\n",
      "                                'M06_S11_CONNECTIVITY': '1',\n",
      "                                'M06_S12_CONNECTIVITY': '1',\n",
      "                                'M06_S13_CONNECTIVITY': '1',\n",
      "                                'M06_S14_CONNECTIVITY': '1',\n",
      "                                'M06_S15_CONNECTIVITY': '1',\n",
      "                                'M07_AXIS_BASETDEST': '0x00000007',\n",
      "                                'M07_AXIS_HIGHTDEST': '0x00000007',\n",
      "                                'M07_S00_CONNECTIVITY': '1',\n",
      "                                'M07_S01_CONNECTIVITY': '1',\n",
      "                                'M07_S02_CONNECTIVITY': '1',\n",
      "                                'M07_S03_CONNECTIVITY': '1',\n",
      "                                'M07_S04_CONNECTIVITY': '1',\n",
      "                                'M07_S05_CONNECTIVITY': '1',\n",
      "                                'M07_S06_CONNECTIVITY': '1',\n",
      "                                'M07_S07_CONNECTIVITY': '1',\n",
      "                                'M07_S08_CONNECTIVITY': '1',\n",
      "                                'M07_S09_CONNECTIVITY': '1',\n",
      "                                'M07_S10_CONNECTIVITY': '1',\n",
      "                                'M07_S11_CONNECTIVITY': '1',\n",
      "                                'M07_S12_CONNECTIVITY': '1',\n",
      "                                'M07_S13_CONNECTIVITY': '1',\n",
      "                                'M07_S14_CONNECTIVITY': '1',\n",
      "                                'M07_S15_CONNECTIVITY': '1',\n",
      "                                'M08_AXIS_BASETDEST': '0x00000008',\n",
      "                                'M08_AXIS_HIGHTDEST': '0x00000008',\n",
      "                                'M08_S00_CONNECTIVITY': '1',\n",
      "                                'M08_S01_CONNECTIVITY': '1',\n",
      "                                'M08_S02_CONNECTIVITY': '1',\n",
      "                                'M08_S03_CONNECTIVITY': '1',\n",
      "                                'M08_S04_CONNECTIVITY': '1',\n",
      "                                'M08_S05_CONNECTIVITY': '1',\n",
      "                                'M08_S06_CONNECTIVITY': '1',\n",
      "                                'M08_S07_CONNECTIVITY': '1',\n",
      "                                'M08_S08_CONNECTIVITY': '1',\n",
      "                                'M08_S09_CONNECTIVITY': '1',\n",
      "                                'M08_S10_CONNECTIVITY': '1',\n",
      "                                'M08_S11_CONNECTIVITY': '1',\n",
      "                                'M08_S12_CONNECTIVITY': '1',\n",
      "                                'M08_S13_CONNECTIVITY': '1',\n",
      "                                'M08_S14_CONNECTIVITY': '1',\n",
      "                                'M08_S15_CONNECTIVITY': '1',\n",
      "                                'M09_AXIS_BASETDEST': '0x00000009',\n",
      "                                'M09_AXIS_HIGHTDEST': '0x00000009',\n",
      "                                'M09_S00_CONNECTIVITY': '1',\n",
      "                                'M09_S01_CONNECTIVITY': '1',\n",
      "                                'M09_S02_CONNECTIVITY': '1',\n",
      "                                'M09_S03_CONNECTIVITY': '1',\n",
      "                                'M09_S04_CONNECTIVITY': '1',\n",
      "                                'M09_S05_CONNECTIVITY': '1',\n",
      "                                'M09_S06_CONNECTIVITY': '1',\n",
      "                                'M09_S07_CONNECTIVITY': '1',\n",
      "                                'M09_S08_CONNECTIVITY': '1',\n",
      "                                'M09_S09_CONNECTIVITY': '1',\n",
      "                                'M09_S10_CONNECTIVITY': '1',\n",
      "                                'M09_S11_CONNECTIVITY': '1',\n",
      "                                'M09_S12_CONNECTIVITY': '1',\n",
      "                                'M09_S13_CONNECTIVITY': '1',\n",
      "                                'M09_S14_CONNECTIVITY': '1',\n",
      "                                'M09_S15_CONNECTIVITY': '1',\n",
      "                                'M10_AXIS_BASETDEST': '0x0000000a',\n",
      "                                'M10_AXIS_HIGHTDEST': '0x0000000a',\n",
      "                                'M10_S00_CONNECTIVITY': '1',\n",
      "                                'M10_S01_CONNECTIVITY': '1',\n",
      "                                'M10_S02_CONNECTIVITY': '1',\n",
      "                                'M10_S03_CONNECTIVITY': '1',\n",
      "                                'M10_S04_CONNECTIVITY': '1',\n",
      "                                'M10_S05_CONNECTIVITY': '1',\n",
      "                                'M10_S06_CONNECTIVITY': '1',\n",
      "                                'M10_S07_CONNECTIVITY': '1',\n",
      "                                'M10_S08_CONNECTIVITY': '1',\n",
      "                                'M10_S09_CONNECTIVITY': '1',\n",
      "                                'M10_S10_CONNECTIVITY': '1',\n",
      "                                'M10_S11_CONNECTIVITY': '1',\n",
      "                                'M10_S12_CONNECTIVITY': '1',\n",
      "                                'M10_S13_CONNECTIVITY': '1',\n",
      "                                'M10_S14_CONNECTIVITY': '1',\n",
      "                                'M10_S15_CONNECTIVITY': '1',\n",
      "                                'M11_AXIS_BASETDEST': '0x0000000b',\n",
      "                                'M11_AXIS_HIGHTDEST': '0x0000000b',\n",
      "                                'M11_S00_CONNECTIVITY': '1',\n",
      "                                'M11_S01_CONNECTIVITY': '1',\n",
      "                                'M11_S02_CONNECTIVITY': '1',\n",
      "                                'M11_S03_CONNECTIVITY': '1',\n",
      "                                'M11_S04_CONNECTIVITY': '1',\n",
      "                                'M11_S05_CONNECTIVITY': '1',\n",
      "                                'M11_S06_CONNECTIVITY': '1',\n",
      "                                'M11_S07_CONNECTIVITY': '1',\n",
      "                                'M11_S08_CONNECTIVITY': '1',\n",
      "                                'M11_S09_CONNECTIVITY': '1',\n",
      "                                'M11_S10_CONNECTIVITY': '1',\n",
      "                                'M11_S11_CONNECTIVITY': '1',\n",
      "                                'M11_S12_CONNECTIVITY': '1',\n",
      "                                'M11_S13_CONNECTIVITY': '1',\n",
      "                                'M11_S14_CONNECTIVITY': '1',\n",
      "                                'M11_S15_CONNECTIVITY': '1',\n",
      "                                'M12_AXIS_BASETDEST': '0x0000000c',\n",
      "                                'M12_AXIS_HIGHTDEST': '0x0000000c',\n",
      "                                'M12_S00_CONNECTIVITY': '1',\n",
      "                                'M12_S01_CONNECTIVITY': '1',\n",
      "                                'M12_S02_CONNECTIVITY': '1',\n",
      "                                'M12_S03_CONNECTIVITY': '1',\n",
      "                                'M12_S04_CONNECTIVITY': '1',\n",
      "                                'M12_S05_CONNECTIVITY': '1',\n",
      "                                'M12_S06_CONNECTIVITY': '1',\n",
      "                                'M12_S07_CONNECTIVITY': '1',\n",
      "                                'M12_S08_CONNECTIVITY': '1',\n",
      "                                'M12_S09_CONNECTIVITY': '1',\n",
      "                                'M12_S10_CONNECTIVITY': '1',\n",
      "                                'M12_S11_CONNECTIVITY': '1',\n",
      "                                'M12_S12_CONNECTIVITY': '1',\n",
      "                                'M12_S13_CONNECTIVITY': '1',\n",
      "                                'M12_S14_CONNECTIVITY': '1',\n",
      "                                'M12_S15_CONNECTIVITY': '1',\n",
      "                                'M13_AXIS_BASETDEST': '0x0000000d',\n",
      "                                'M13_AXIS_HIGHTDEST': '0x0000000d',\n",
      "                                'M13_S00_CONNECTIVITY': '1',\n",
      "                                'M13_S01_CONNECTIVITY': '1',\n",
      "                                'M13_S02_CONNECTIVITY': '1',\n",
      "                                'M13_S03_CONNECTIVITY': '1',\n",
      "                                'M13_S04_CONNECTIVITY': '1',\n",
      "                                'M13_S05_CONNECTIVITY': '1',\n",
      "                                'M13_S06_CONNECTIVITY': '1',\n",
      "                                'M13_S07_CONNECTIVITY': '1',\n",
      "                                'M13_S08_CONNECTIVITY': '1',\n",
      "                                'M13_S09_CONNECTIVITY': '1',\n",
      "                                'M13_S10_CONNECTIVITY': '1',\n",
      "                                'M13_S11_CONNECTIVITY': '1',\n",
      "                                'M13_S12_CONNECTIVITY': '1',\n",
      "                                'M13_S13_CONNECTIVITY': '1',\n",
      "                                'M13_S14_CONNECTIVITY': '1',\n",
      "                                'M13_S15_CONNECTIVITY': '1',\n",
      "                                'M14_AXIS_BASETDEST': '0x0000000e',\n",
      "                                'M14_AXIS_HIGHTDEST': '0x0000000e',\n",
      "                                'M14_S00_CONNECTIVITY': '1',\n",
      "                                'M14_S01_CONNECTIVITY': '1',\n",
      "                                'M14_S02_CONNECTIVITY': '1',\n",
      "                                'M14_S03_CONNECTIVITY': '1',\n",
      "                                'M14_S04_CONNECTIVITY': '1',\n",
      "                                'M14_S05_CONNECTIVITY': '1',\n",
      "                                'M14_S06_CONNECTIVITY': '1',\n",
      "                                'M14_S07_CONNECTIVITY': '1',\n",
      "                                'M14_S08_CONNECTIVITY': '1',\n",
      "                                'M14_S09_CONNECTIVITY': '1',\n",
      "                                'M14_S10_CONNECTIVITY': '1',\n",
      "                                'M14_S11_CONNECTIVITY': '1',\n",
      "                                'M14_S12_CONNECTIVITY': '1',\n",
      "                                'M14_S13_CONNECTIVITY': '1',\n",
      "                                'M14_S14_CONNECTIVITY': '1',\n",
      "                                'M14_S15_CONNECTIVITY': '1',\n",
      "                                'M15_AXIS_BASETDEST': '0x0000000f',\n",
      "                                'M15_AXIS_HIGHTDEST': '0x0000000f',\n",
      "                                'M15_S00_CONNECTIVITY': '1',\n",
      "                                'M15_S01_CONNECTIVITY': '1',\n",
      "                                'M15_S02_CONNECTIVITY': '1',\n",
      "                                'M15_S03_CONNECTIVITY': '1',\n",
      "                                'M15_S04_CONNECTIVITY': '1',\n",
      "                                'M15_S05_CONNECTIVITY': '1',\n",
      "                                'M15_S06_CONNECTIVITY': '1',\n",
      "                                'M15_S07_CONNECTIVITY': '1',\n",
      "                                'M15_S08_CONNECTIVITY': '1',\n",
      "                                'M15_S09_CONNECTIVITY': '1',\n",
      "                                'M15_S10_CONNECTIVITY': '1',\n",
      "                                'M15_S11_CONNECTIVITY': '1',\n",
      "                                'M15_S12_CONNECTIVITY': '1',\n",
      "                                'M15_S13_CONNECTIVITY': '1',\n",
      "                                'M15_S14_CONNECTIVITY': '1',\n",
      "                                'M15_S15_CONNECTIVITY': '1',\n",
      "                                'NUM_MI': '14',\n",
      "                                'NUM_SI': '10',\n",
      "                                'OUTPUT_REG': '1',\n",
      "                                'ROUTING_MODE': '1',\n",
      "                                'TDATA_NUM_BYTES': '4',\n",
      "                                'TDEST_WIDTH': '4',\n",
      "                                'TID_WIDTH': '0',\n",
      "                                'TUSER_WIDTH': '0'},\n",
      "                 'phys_addr': 2684878848,\n",
      "                 'registers': {},\n",
      "                 'state': None,\n",
      "                 'type': 'xilinx.com:ip:axis_switch:1.1'},\n",
      " 'axis_switch1': {'addr_range': 65536,\n",
      "                  'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                  'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                  'fullpath': 'axis_switch1',\n",
      "                  'gpio': {},\n",
      "                  'interrupts': {},\n",
      "                  'mem_id': 'S_AXI_CTRL',\n",
      "                  'parameters': {'ARB_ALGORITHM': '0',\n",
      "                                 'ARB_ON_MAX_XFERS': '1',\n",
      "                                 'ARB_ON_NUM_CYCLES': '0',\n",
      "                                 'ARB_ON_TLAST': '0',\n",
      "                                 'COMMON_CLOCK': '0',\n",
      "                                 'C_ARB_ALGORITHM': '0',\n",
      "                                 'C_ARB_ON_MAX_XFERS': '1',\n",
      "                                 'C_ARB_ON_NUM_CYCLES': '0',\n",
      "                                 'C_ARB_ON_TLAST': '0',\n",
      "                                 'C_AXIS_SIGNAL_SET': '0b00000000000000000000000001010011',\n",
      "                                 'C_AXIS_TDATA_WIDTH': '32',\n",
      "                                 'C_AXIS_TDEST_WIDTH': '4',\n",
      "                                 'C_AXIS_TID_WIDTH': '1',\n",
      "                                 'C_AXIS_TUSER_WIDTH': '1',\n",
      "                                 'C_BASEADDR': '0xA0090000',\n",
      "                                 'C_COMMON_CLOCK': '0',\n",
      "                                 'C_DECODER_REG': '1',\n",
      "                                 'C_FAMILY': 'zynquplus',\n",
      "                                 'C_HIGHADDR': '0xA009FFFF',\n",
      "                                 'C_INCLUDE_ARBITER': '1',\n",
      "                                 'C_LOG_SI_SLOTS': '4',\n",
      "                                 'C_M_AXIS_BASETDEST_ARRAY': '0b111011011100101110101001100001110110010101000011001000010000',\n",
      "                                 'C_M_AXIS_CONNECTIVITY_ARRAY': '0b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111',\n",
      "                                 'C_M_AXIS_HIGHTDEST_ARRAY': '0b111011011100101110101001100001110110010101000011001000010000',\n",
      "                                 'C_NUM_MI_SLOTS': '15',\n",
      "                                 'C_NUM_SI_SLOTS': '10',\n",
      "                                 'C_OUTPUT_REG': '1',\n",
      "                                 'C_ROUTING_MODE': '1',\n",
      "                                 'C_S_AXI_CTRL_ADDR_WIDTH': '7',\n",
      "                                 'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
      "                                 'Component_Name': 'system_axis_switch1_0',\n",
      "                                 'DECODER_REG': '1',\n",
      "                                 'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                 'HAS_ACLKEN': '0',\n",
      "                                 'HAS_TKEEP': '0',\n",
      "                                 'HAS_TLAST': '1',\n",
      "                                 'HAS_TREADY': '1',\n",
      "                                 'HAS_TSTRB': '0',\n",
      "                                 'M00_AXIS_BASETDEST': '0x00000000',\n",
      "                                 'M00_AXIS_HIGHTDEST': '0x00000000',\n",
      "                                 'M00_S00_CONNECTIVITY': '1',\n",
      "                                 'M00_S01_CONNECTIVITY': '1',\n",
      "                                 'M00_S02_CONNECTIVITY': '1',\n",
      "                                 'M00_S03_CONNECTIVITY': '1',\n",
      "                                 'M00_S04_CONNECTIVITY': '1',\n",
      "                                 'M00_S05_CONNECTIVITY': '1',\n",
      "                                 'M00_S06_CONNECTIVITY': '1',\n",
      "                                 'M00_S07_CONNECTIVITY': '1',\n",
      "                                 'M00_S08_CONNECTIVITY': '1',\n",
      "                                 'M00_S09_CONNECTIVITY': '1',\n",
      "                                 'M00_S10_CONNECTIVITY': '1',\n",
      "                                 'M00_S11_CONNECTIVITY': '1',\n",
      "                                 'M00_S12_CONNECTIVITY': '1',\n",
      "                                 'M00_S13_CONNECTIVITY': '1',\n",
      "                                 'M00_S14_CONNECTIVITY': '1',\n",
      "                                 'M00_S15_CONNECTIVITY': '1',\n",
      "                                 'M01_AXIS_BASETDEST': '0x00000001',\n",
      "                                 'M01_AXIS_HIGHTDEST': '0x00000001',\n",
      "                                 'M01_S00_CONNECTIVITY': '1',\n",
      "                                 'M01_S01_CONNECTIVITY': '1',\n",
      "                                 'M01_S02_CONNECTIVITY': '1',\n",
      "                                 'M01_S03_CONNECTIVITY': '1',\n",
      "                                 'M01_S04_CONNECTIVITY': '1',\n",
      "                                 'M01_S05_CONNECTIVITY': '1',\n",
      "                                 'M01_S06_CONNECTIVITY': '1',\n",
      "                                 'M01_S07_CONNECTIVITY': '1',\n",
      "                                 'M01_S08_CONNECTIVITY': '1',\n",
      "                                 'M01_S09_CONNECTIVITY': '1',\n",
      "                                 'M01_S10_CONNECTIVITY': '1',\n",
      "                                 'M01_S11_CONNECTIVITY': '1',\n",
      "                                 'M01_S12_CONNECTIVITY': '1',\n",
      "                                 'M01_S13_CONNECTIVITY': '1',\n",
      "                                 'M01_S14_CONNECTIVITY': '1',\n",
      "                                 'M01_S15_CONNECTIVITY': '1',\n",
      "                                 'M02_AXIS_BASETDEST': '0x00000002',\n",
      "                                 'M02_AXIS_HIGHTDEST': '0x00000002',\n",
      "                                 'M02_S00_CONNECTIVITY': '1',\n",
      "                                 'M02_S01_CONNECTIVITY': '1',\n",
      "                                 'M02_S02_CONNECTIVITY': '1',\n",
      "                                 'M02_S03_CONNECTIVITY': '1',\n",
      "                                 'M02_S04_CONNECTIVITY': '1',\n",
      "                                 'M02_S05_CONNECTIVITY': '1',\n",
      "                                 'M02_S06_CONNECTIVITY': '1',\n",
      "                                 'M02_S07_CONNECTIVITY': '1',\n",
      "                                 'M02_S08_CONNECTIVITY': '1',\n",
      "                                 'M02_S09_CONNECTIVITY': '1',\n",
      "                                 'M02_S10_CONNECTIVITY': '1',\n",
      "                                 'M02_S11_CONNECTIVITY': '1',\n",
      "                                 'M02_S12_CONNECTIVITY': '1',\n",
      "                                 'M02_S13_CONNECTIVITY': '1',\n",
      "                                 'M02_S14_CONNECTIVITY': '1',\n",
      "                                 'M02_S15_CONNECTIVITY': '1',\n",
      "                                 'M03_AXIS_BASETDEST': '0x00000003',\n",
      "                                 'M03_AXIS_HIGHTDEST': '0x00000003',\n",
      "                                 'M03_S00_CONNECTIVITY': '1',\n",
      "                                 'M03_S01_CONNECTIVITY': '1',\n",
      "                                 'M03_S02_CONNECTIVITY': '1',\n",
      "                                 'M03_S03_CONNECTIVITY': '1',\n",
      "                                 'M03_S04_CONNECTIVITY': '1',\n",
      "                                 'M03_S05_CONNECTIVITY': '1',\n",
      "                                 'M03_S06_CONNECTIVITY': '1',\n",
      "                                 'M03_S07_CONNECTIVITY': '1',\n",
      "                                 'M03_S08_CONNECTIVITY': '1',\n",
      "                                 'M03_S09_CONNECTIVITY': '1',\n",
      "                                 'M03_S10_CONNECTIVITY': '1',\n",
      "                                 'M03_S11_CONNECTIVITY': '1',\n",
      "                                 'M03_S12_CONNECTIVITY': '1',\n",
      "                                 'M03_S13_CONNECTIVITY': '1',\n",
      "                                 'M03_S14_CONNECTIVITY': '1',\n",
      "                                 'M03_S15_CONNECTIVITY': '1',\n",
      "                                 'M04_AXIS_BASETDEST': '0x00000004',\n",
      "                                 'M04_AXIS_HIGHTDEST': '0x00000004',\n",
      "                                 'M04_S00_CONNECTIVITY': '1',\n",
      "                                 'M04_S01_CONNECTIVITY': '1',\n",
      "                                 'M04_S02_CONNECTIVITY': '1',\n",
      "                                 'M04_S03_CONNECTIVITY': '1',\n",
      "                                 'M04_S04_CONNECTIVITY': '1',\n",
      "                                 'M04_S05_CONNECTIVITY': '1',\n",
      "                                 'M04_S06_CONNECTIVITY': '1',\n",
      "                                 'M04_S07_CONNECTIVITY': '1',\n",
      "                                 'M04_S08_CONNECTIVITY': '1',\n",
      "                                 'M04_S09_CONNECTIVITY': '1',\n",
      "                                 'M04_S10_CONNECTIVITY': '1',\n",
      "                                 'M04_S11_CONNECTIVITY': '1',\n",
      "                                 'M04_S12_CONNECTIVITY': '1',\n",
      "                                 'M04_S13_CONNECTIVITY': '1',\n",
      "                                 'M04_S14_CONNECTIVITY': '1',\n",
      "                                 'M04_S15_CONNECTIVITY': '1',\n",
      "                                 'M05_AXIS_BASETDEST': '0x00000005',\n",
      "                                 'M05_AXIS_HIGHTDEST': '0x00000005',\n",
      "                                 'M05_S00_CONNECTIVITY': '1',\n",
      "                                 'M05_S01_CONNECTIVITY': '1',\n",
      "                                 'M05_S02_CONNECTIVITY': '1',\n",
      "                                 'M05_S03_CONNECTIVITY': '1',\n",
      "                                 'M05_S04_CONNECTIVITY': '1',\n",
      "                                 'M05_S05_CONNECTIVITY': '1',\n",
      "                                 'M05_S06_CONNECTIVITY': '1',\n",
      "                                 'M05_S07_CONNECTIVITY': '1',\n",
      "                                 'M05_S08_CONNECTIVITY': '1',\n",
      "                                 'M05_S09_CONNECTIVITY': '1',\n",
      "                                 'M05_S10_CONNECTIVITY': '1',\n",
      "                                 'M05_S11_CONNECTIVITY': '1',\n",
      "                                 'M05_S12_CONNECTIVITY': '1',\n",
      "                                 'M05_S13_CONNECTIVITY': '1',\n",
      "                                 'M05_S14_CONNECTIVITY': '1',\n",
      "                                 'M05_S15_CONNECTIVITY': '1',\n",
      "                                 'M06_AXIS_BASETDEST': '0x00000006',\n",
      "                                 'M06_AXIS_HIGHTDEST': '0x00000006',\n",
      "                                 'M06_S00_CONNECTIVITY': '1',\n",
      "                                 'M06_S01_CONNECTIVITY': '1',\n",
      "                                 'M06_S02_CONNECTIVITY': '1',\n",
      "                                 'M06_S03_CONNECTIVITY': '1',\n",
      "                                 'M06_S04_CONNECTIVITY': '1',\n",
      "                                 'M06_S05_CONNECTIVITY': '1',\n",
      "                                 'M06_S06_CONNECTIVITY': '1',\n",
      "                                 'M06_S07_CONNECTIVITY': '1',\n",
      "                                 'M06_S08_CONNECTIVITY': '1',\n",
      "                                 'M06_S09_CONNECTIVITY': '1',\n",
      "                                 'M06_S10_CONNECTIVITY': '1',\n",
      "                                 'M06_S11_CONNECTIVITY': '1',\n",
      "                                 'M06_S12_CONNECTIVITY': '1',\n",
      "                                 'M06_S13_CONNECTIVITY': '1',\n",
      "                                 'M06_S14_CONNECTIVITY': '1',\n",
      "                                 'M06_S15_CONNECTIVITY': '1',\n",
      "                                 'M07_AXIS_BASETDEST': '0x00000007',\n",
      "                                 'M07_AXIS_HIGHTDEST': '0x00000007',\n",
      "                                 'M07_S00_CONNECTIVITY': '1',\n",
      "                                 'M07_S01_CONNECTIVITY': '1',\n",
      "                                 'M07_S02_CONNECTIVITY': '1',\n",
      "                                 'M07_S03_CONNECTIVITY': '1',\n",
      "                                 'M07_S04_CONNECTIVITY': '1',\n",
      "                                 'M07_S05_CONNECTIVITY': '1',\n",
      "                                 'M07_S06_CONNECTIVITY': '1',\n",
      "                                 'M07_S07_CONNECTIVITY': '1',\n",
      "                                 'M07_S08_CONNECTIVITY': '1',\n",
      "                                 'M07_S09_CONNECTIVITY': '1',\n",
      "                                 'M07_S10_CONNECTIVITY': '1',\n",
      "                                 'M07_S11_CONNECTIVITY': '1',\n",
      "                                 'M07_S12_CONNECTIVITY': '1',\n",
      "                                 'M07_S13_CONNECTIVITY': '1',\n",
      "                                 'M07_S14_CONNECTIVITY': '1',\n",
      "                                 'M07_S15_CONNECTIVITY': '1',\n",
      "                                 'M08_AXIS_BASETDEST': '0x00000008',\n",
      "                                 'M08_AXIS_HIGHTDEST': '0x00000008',\n",
      "                                 'M08_S00_CONNECTIVITY': '1',\n",
      "                                 'M08_S01_CONNECTIVITY': '1',\n",
      "                                 'M08_S02_CONNECTIVITY': '1',\n",
      "                                 'M08_S03_CONNECTIVITY': '1',\n",
      "                                 'M08_S04_CONNECTIVITY': '1',\n",
      "                                 'M08_S05_CONNECTIVITY': '1',\n",
      "                                 'M08_S06_CONNECTIVITY': '1',\n",
      "                                 'M08_S07_CONNECTIVITY': '1',\n",
      "                                 'M08_S08_CONNECTIVITY': '1',\n",
      "                                 'M08_S09_CONNECTIVITY': '1',\n",
      "                                 'M08_S10_CONNECTIVITY': '1',\n",
      "                                 'M08_S11_CONNECTIVITY': '1',\n",
      "                                 'M08_S12_CONNECTIVITY': '1',\n",
      "                                 'M08_S13_CONNECTIVITY': '1',\n",
      "                                 'M08_S14_CONNECTIVITY': '1',\n",
      "                                 'M08_S15_CONNECTIVITY': '1',\n",
      "                                 'M09_AXIS_BASETDEST': '0x00000009',\n",
      "                                 'M09_AXIS_HIGHTDEST': '0x00000009',\n",
      "                                 'M09_S00_CONNECTIVITY': '1',\n",
      "                                 'M09_S01_CONNECTIVITY': '1',\n",
      "                                 'M09_S02_CONNECTIVITY': '1',\n",
      "                                 'M09_S03_CONNECTIVITY': '1',\n",
      "                                 'M09_S04_CONNECTIVITY': '1',\n",
      "                                 'M09_S05_CONNECTIVITY': '1',\n",
      "                                 'M09_S06_CONNECTIVITY': '1',\n",
      "                                 'M09_S07_CONNECTIVITY': '1',\n",
      "                                 'M09_S08_CONNECTIVITY': '1',\n",
      "                                 'M09_S09_CONNECTIVITY': '1',\n",
      "                                 'M09_S10_CONNECTIVITY': '1',\n",
      "                                 'M09_S11_CONNECTIVITY': '1',\n",
      "                                 'M09_S12_CONNECTIVITY': '1',\n",
      "                                 'M09_S13_CONNECTIVITY': '1',\n",
      "                                 'M09_S14_CONNECTIVITY': '1',\n",
      "                                 'M09_S15_CONNECTIVITY': '1',\n",
      "                                 'M10_AXIS_BASETDEST': '0x0000000a',\n",
      "                                 'M10_AXIS_HIGHTDEST': '0x0000000a',\n",
      "                                 'M10_S00_CONNECTIVITY': '1',\n",
      "                                 'M10_S01_CONNECTIVITY': '1',\n",
      "                                 'M10_S02_CONNECTIVITY': '1',\n",
      "                                 'M10_S03_CONNECTIVITY': '1',\n",
      "                                 'M10_S04_CONNECTIVITY': '1',\n",
      "                                 'M10_S05_CONNECTIVITY': '1',\n",
      "                                 'M10_S06_CONNECTIVITY': '1',\n",
      "                                 'M10_S07_CONNECTIVITY': '1',\n",
      "                                 'M10_S08_CONNECTIVITY': '1',\n",
      "                                 'M10_S09_CONNECTIVITY': '1',\n",
      "                                 'M10_S10_CONNECTIVITY': '1',\n",
      "                                 'M10_S11_CONNECTIVITY': '1',\n",
      "                                 'M10_S12_CONNECTIVITY': '1',\n",
      "                                 'M10_S13_CONNECTIVITY': '1',\n",
      "                                 'M10_S14_CONNECTIVITY': '1',\n",
      "                                 'M10_S15_CONNECTIVITY': '1',\n",
      "                                 'M11_AXIS_BASETDEST': '0x0000000b',\n",
      "                                 'M11_AXIS_HIGHTDEST': '0x0000000b',\n",
      "                                 'M11_S00_CONNECTIVITY': '1',\n",
      "                                 'M11_S01_CONNECTIVITY': '1',\n",
      "                                 'M11_S02_CONNECTIVITY': '1',\n",
      "                                 'M11_S03_CONNECTIVITY': '1',\n",
      "                                 'M11_S04_CONNECTIVITY': '1',\n",
      "                                 'M11_S05_CONNECTIVITY': '1',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                 'M11_S06_CONNECTIVITY': '1',\n",
      "                                 'M11_S07_CONNECTIVITY': '1',\n",
      "                                 'M11_S08_CONNECTIVITY': '1',\n",
      "                                 'M11_S09_CONNECTIVITY': '1',\n",
      "                                 'M11_S10_CONNECTIVITY': '1',\n",
      "                                 'M11_S11_CONNECTIVITY': '1',\n",
      "                                 'M11_S12_CONNECTIVITY': '1',\n",
      "                                 'M11_S13_CONNECTIVITY': '1',\n",
      "                                 'M11_S14_CONNECTIVITY': '1',\n",
      "                                 'M11_S15_CONNECTIVITY': '1',\n",
      "                                 'M12_AXIS_BASETDEST': '0x0000000c',\n",
      "                                 'M12_AXIS_HIGHTDEST': '0x0000000c',\n",
      "                                 'M12_S00_CONNECTIVITY': '1',\n",
      "                                 'M12_S01_CONNECTIVITY': '1',\n",
      "                                 'M12_S02_CONNECTIVITY': '1',\n",
      "                                 'M12_S03_CONNECTIVITY': '1',\n",
      "                                 'M12_S04_CONNECTIVITY': '1',\n",
      "                                 'M12_S05_CONNECTIVITY': '1',\n",
      "                                 'M12_S06_CONNECTIVITY': '1',\n",
      "                                 'M12_S07_CONNECTIVITY': '1',\n",
      "                                 'M12_S08_CONNECTIVITY': '1',\n",
      "                                 'M12_S09_CONNECTIVITY': '1',\n",
      "                                 'M12_S10_CONNECTIVITY': '1',\n",
      "                                 'M12_S11_CONNECTIVITY': '1',\n",
      "                                 'M12_S12_CONNECTIVITY': '1',\n",
      "                                 'M12_S13_CONNECTIVITY': '1',\n",
      "                                 'M12_S14_CONNECTIVITY': '1',\n",
      "                                 'M12_S15_CONNECTIVITY': '1',\n",
      "                                 'M13_AXIS_BASETDEST': '0x0000000d',\n",
      "                                 'M13_AXIS_HIGHTDEST': '0x0000000d',\n",
      "                                 'M13_S00_CONNECTIVITY': '1',\n",
      "                                 'M13_S01_CONNECTIVITY': '1',\n",
      "                                 'M13_S02_CONNECTIVITY': '1',\n",
      "                                 'M13_S03_CONNECTIVITY': '1',\n",
      "                                 'M13_S04_CONNECTIVITY': '1',\n",
      "                                 'M13_S05_CONNECTIVITY': '1',\n",
      "                                 'M13_S06_CONNECTIVITY': '1',\n",
      "                                 'M13_S07_CONNECTIVITY': '1',\n",
      "                                 'M13_S08_CONNECTIVITY': '1',\n",
      "                                 'M13_S09_CONNECTIVITY': '1',\n",
      "                                 'M13_S10_CONNECTIVITY': '1',\n",
      "                                 'M13_S11_CONNECTIVITY': '1',\n",
      "                                 'M13_S12_CONNECTIVITY': '1',\n",
      "                                 'M13_S13_CONNECTIVITY': '1',\n",
      "                                 'M13_S14_CONNECTIVITY': '1',\n",
      "                                 'M13_S15_CONNECTIVITY': '1',\n",
      "                                 'M14_AXIS_BASETDEST': '0x0000000e',\n",
      "                                 'M14_AXIS_HIGHTDEST': '0x0000000e',\n",
      "                                 'M14_S00_CONNECTIVITY': '1',\n",
      "                                 'M14_S01_CONNECTIVITY': '1',\n",
      "                                 'M14_S02_CONNECTIVITY': '1',\n",
      "                                 'M14_S03_CONNECTIVITY': '1',\n",
      "                                 'M14_S04_CONNECTIVITY': '1',\n",
      "                                 'M14_S05_CONNECTIVITY': '1',\n",
      "                                 'M14_S06_CONNECTIVITY': '1',\n",
      "                                 'M14_S07_CONNECTIVITY': '1',\n",
      "                                 'M14_S08_CONNECTIVITY': '1',\n",
      "                                 'M14_S09_CONNECTIVITY': '1',\n",
      "                                 'M14_S10_CONNECTIVITY': '1',\n",
      "                                 'M14_S11_CONNECTIVITY': '1',\n",
      "                                 'M14_S12_CONNECTIVITY': '1',\n",
      "                                 'M14_S13_CONNECTIVITY': '1',\n",
      "                                 'M14_S14_CONNECTIVITY': '1',\n",
      "                                 'M14_S15_CONNECTIVITY': '1',\n",
      "                                 'M15_AXIS_BASETDEST': '0x0000000f',\n",
      "                                 'M15_AXIS_HIGHTDEST': '0x0000000f',\n",
      "                                 'M15_S00_CONNECTIVITY': '1',\n",
      "                                 'M15_S01_CONNECTIVITY': '1',\n",
      "                                 'M15_S02_CONNECTIVITY': '1',\n",
      "                                 'M15_S03_CONNECTIVITY': '1',\n",
      "                                 'M15_S04_CONNECTIVITY': '1',\n",
      "                                 'M15_S05_CONNECTIVITY': '1',\n",
      "                                 'M15_S06_CONNECTIVITY': '1',\n",
      "                                 'M15_S07_CONNECTIVITY': '1',\n",
      "                                 'M15_S08_CONNECTIVITY': '1',\n",
      "                                 'M15_S09_CONNECTIVITY': '1',\n",
      "                                 'M15_S10_CONNECTIVITY': '1',\n",
      "                                 'M15_S11_CONNECTIVITY': '1',\n",
      "                                 'M15_S12_CONNECTIVITY': '1',\n",
      "                                 'M15_S13_CONNECTIVITY': '1',\n",
      "                                 'M15_S14_CONNECTIVITY': '1',\n",
      "                                 'M15_S15_CONNECTIVITY': '1',\n",
      "                                 'NUM_MI': '15',\n",
      "                                 'NUM_SI': '10',\n",
      "                                 'OUTPUT_REG': '1',\n",
      "                                 'ROUTING_MODE': '1',\n",
      "                                 'TDATA_NUM_BYTES': '4',\n",
      "                                 'TDEST_WIDTH': '4',\n",
      "                                 'TID_WIDTH': '0',\n",
      "                                 'TUSER_WIDTH': '0'},\n",
      "                  'phys_addr': 2684944384,\n",
      "                  'registers': {},\n",
      "                  'state': None,\n",
      "                  'type': 'xilinx.com:ip:axis_switch:1.1'},\n",
      " 'dfx_decoupler_1': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_1',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n",
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '98',\n",
      "                                    'C_BASEADDR': '0xA0070000',\n",
      "                                    'C_HIGHADDR': '0xA007FFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_1_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n",
      "                                                      'IPI_PROP_COUNT 98'},\n",
      "                     'phys_addr': 2684813312,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_2': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_2',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n",
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '98',\n",
      "                                    'C_BASEADDR': '0xA00A0000',\n",
      "                                    'C_HIGHADDR': '0xA00AFFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_2_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                      'IPI_PROP_COUNT 98'},\n",
      "                     'phys_addr': 2685009920,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_3': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_3',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n",
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '98',\n",
      "                                    'C_BASEADDR': '0xA00B0000',\n",
      "                                    'C_HIGHADDR': '0xA00BFFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_3_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n",
      "                                                      'IPI_PROP_COUNT 98'},\n",
      "                     'phys_addr': 2685075456,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_4': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_4',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '96',\n",
      "                                    'C_BASEADDR': '0xA00C0000',\n",
      "                                    'C_HIGHADDR': '0xA00CFFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_4_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n",
      "                                                      'IPI_PROP_COUNT 96'},\n",
      "                     'phys_addr': 2685140992,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_5': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_5',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n",
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '96',\n",
      "                                    'C_BASEADDR': '0xA00D0000',\n",
      "                                    'C_HIGHADDR': '0xA00DFFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_5_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n",
      "                                                      'IPI_PROP_COUNT 96'},\n",
      "                     'phys_addr': 2685206528,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_6': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_6',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n",
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '96',\n",
      "                                    'C_BASEADDR': '0xA00E0000',\n",
      "                                    'C_HIGHADDR': '0xA00EFFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_6_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n",
      "                                                      'IPI_PROP_COUNT 96'},\n",
      "                     'phys_addr': 2685272064,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_7': {'addr_range': 65536,\n",
      "                     'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                     'fullpath': 'dfx_decoupler_7',\n",
      "                     'gpio': {},\n",
      "                     'interrupts': {},\n",
      "                     'mem_id': 's_axi_reg',\n",
      "                     'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                  'HAS_SIGNAL_STATUS 0 '\n",
      "                                                  'HAS_AXI_LITE 1 INTF '\n",
      "                                                  '{axilite {ID 0 VLNV '\n",
      "                                                  'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                  'PROTOCOL axi4lite SIGNALS '\n",
      "                                                  '{ARVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} ARREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} BVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} BREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} RVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} RREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} WVALID {PRESENT 1 WIDTH '\n",
      "                                                  '1} WREADY {PRESENT 1 WIDTH '\n",
      "                                                  '1} AWADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} AWLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} AWSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} AWBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} AWPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} WDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} WSTRB {PRESENT 1 WIDTH '\n",
      "                                                  '4} WLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} BRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} ARADDR {PRESENT 1 WIDTH '\n",
      "                                                  '40} ARLEN {PRESENT 0 WIDTH '\n",
      "                                                  '8} ARSIZE {PRESENT 0 WIDTH '\n",
      "                                                  '3} ARBURST {PRESENT 0 WIDTH '\n",
      "                                                  '2} ARLOCK {PRESENT 0 WIDTH '\n",
      "                                                  '1} ARCACHE {PRESENT 0 WIDTH '\n",
      "                                                  '4} ARPROT {PRESENT 1 WIDTH '\n",
      "                                                  '3} RDATA {PRESENT 1 WIDTH '\n",
      "                                                  '32} RRESP {PRESENT 1 WIDTH '\n",
      "                                                  '2} RLAST {PRESENT 0 WIDTH '\n",
      "                                                  '1} AWID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'AWREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} AWUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} WID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'WUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'BUSER {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'ARREGION {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARQOS {PRESENT 1 WIDTH '\n",
      "                                                  '4} ARUSER {PRESENT 0 WIDTH '\n",
      "                                                  '0} RID {PRESENT 0 WIDTH 0} '\n",
      "                                                  'RUSER {PRESENT 0 WIDTH 0}}} '\n",
      "                                                  'data {ID 1 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 1 '\n",
      "                                                  'WIDTH 4}}} score {ID 2 VLNV '\n",
      "                                                  'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                  'SIGNALS {TVALID {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TREADY {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TDATA {PRESENT 1 '\n",
      "                                                  'WIDTH 32} TUSER {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TLAST {PRESENT 1 '\n",
      "                                                  'WIDTH 1} TID {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TDEST {PRESENT 0 '\n",
      "                                                  'WIDTH 0} TSTRB {PRESENT 0 '\n",
      "                                                  'WIDTH 4} TKEEP {PRESENT 0 '\n",
      "                                                  'WIDTH 4}}}} IPI_PROP_COUNT '\n",
      "                                                  '96',\n",
      "                                    'C_BASEADDR': '0xA00F0000',\n",
      "                                    'C_HIGHADDR': '0xA00FFFFF',\n",
      "                                    'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                    'Component_Name': 'system_dfx_decoupler_7_0',\n",
      "                                    'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                    'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                    'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                    'GUI_HAS_AXI_LITE': '1',\n",
      "                                    'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                    'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                    'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                    'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                    'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                    'GUI_SELECT_INTERFACE': '0',\n",
      "                                    'GUI_SELECT_MODE': 'master',\n",
      "                                    'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                    'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                    'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                    'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                    'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                    'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                    'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                    'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                    'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                    'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                    'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                    'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                    'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                    'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                    'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                    'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                    'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                      'HAS_SIGNAL_STATUS 0 '\n",
      "                                                      'HAS_AXI_LITE 1 INTF '\n",
      "                                                      '{axilite {ID 0 VLNV '\n",
      "                                                      'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                      'PROTOCOL axi4lite '\n",
      "                                                      'SIGNALS {ARVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'ARREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'AWREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} BVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'BREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} RVALID {PRESENT 1 '\n",
      "                                                      'WIDTH 1} RREADY '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'WVALID {PRESENT 1 WIDTH '\n",
      "                                                      '1} WREADY {PRESENT 1 '\n",
      "                                                      'WIDTH 1} AWADDR '\n",
      "                                                      '{PRESENT 1 WIDTH 40} '\n",
      "                                                      'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                      '8} AWSIZE {PRESENT 0 '\n",
      "                                                      'WIDTH 3} AWBURST '\n",
      "                                                      '{PRESENT 0 WIDTH 2} '\n",
      "                                                      'AWLOCK {PRESENT 0 WIDTH '\n",
      "                                                      '1} AWCACHE {PRESENT 0 '\n",
      "                                                      'WIDTH 4} AWPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'WDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} WSTRB {PRESENT 1 '\n",
      "                                                      'WIDTH 4} WLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} BRESP '\n",
      "                                                      '{PRESENT 1 WIDTH 2} '\n",
      "                                                      'ARADDR {PRESENT 1 WIDTH '\n",
      "                                                      '40} ARLEN {PRESENT 0 '\n",
      "                                                      'WIDTH 8} ARSIZE '\n",
      "                                                      '{PRESENT 0 WIDTH 3} '\n",
      "                                                      'ARBURST {PRESENT 0 '\n",
      "                                                      'WIDTH 2} ARLOCK '\n",
      "                                                      '{PRESENT 0 WIDTH 1} '\n",
      "                                                      'ARCACHE {PRESENT 0 '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                      'WIDTH 4} ARPROT '\n",
      "                                                      '{PRESENT 1 WIDTH 3} '\n",
      "                                                      'RDATA {PRESENT 1 WIDTH '\n",
      "                                                      '32} RRESP {PRESENT 1 '\n",
      "                                                      'WIDTH 2} RLAST {PRESENT '\n",
      "                                                      '0 WIDTH 1} AWID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'AWREGION {PRESENT 1 '\n",
      "                                                      'WIDTH 4} AWQOS {PRESENT '\n",
      "                                                      '1 WIDTH 4} AWUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} WID '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'WUSER {PRESENT 0 WIDTH '\n",
      "                                                      '0} BID {PRESENT 0 WIDTH '\n",
      "                                                      '0} BUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} ARID {PRESENT '\n",
      "                                                      '0 WIDTH 0} ARREGION '\n",
      "                                                      '{PRESENT 1 WIDTH 4} '\n",
      "                                                      'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                      '4} ARUSER {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RID {PRESENT 0 '\n",
      "                                                      'WIDTH 0} RUSER {PRESENT '\n",
      "                                                      '0 WIDTH 0}}} data {ID 1 '\n",
      "                                                      'VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 1 WIDTH 4}}} '\n",
      "                                                      'score {ID 2 VLNV '\n",
      "                                                      'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                      'SIGNALS {TVALID '\n",
      "                                                      '{PRESENT 1 WIDTH 1} '\n",
      "                                                      'TREADY {PRESENT 1 WIDTH '\n",
      "                                                      '1} TDATA {PRESENT 1 '\n",
      "                                                      'WIDTH 32} TUSER '\n",
      "                                                      '{PRESENT 0 WIDTH 0} '\n",
      "                                                      'TLAST {PRESENT 1 WIDTH '\n",
      "                                                      '1} TID {PRESENT 0 WIDTH '\n",
      "                                                      '0} TDEST {PRESENT 0 '\n",
      "                                                      'WIDTH 0} TSTRB {PRESENT '\n",
      "                                                      '0 WIDTH 4} TKEEP '\n",
      "                                                      '{PRESENT 0 WIDTH 4}}}} '\n",
      "                                                      'IPI_PROP_COUNT 96'},\n",
      "                     'phys_addr': 2685337600,\n",
      "                     'registers': {},\n",
      "                     'state': None,\n",
      "                     'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_combo1': {'addr_range': 65536,\n",
      "                          'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                          'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                          'fullpath': 'dfx_decoupler_combo1',\n",
      "                          'gpio': {},\n",
      "                          'interrupts': {},\n",
      "                          'mem_id': 's_axi_reg',\n",
      "                          'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                       'HAS_SIGNAL_STATUS 0 '\n",
      "                                                       'HAS_AXI_LITE 1 INTF '\n",
      "                                                       '{axilite {ID 0 VLNV '\n",
      "                                                       'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                       'PROTOCOL axi4lite '\n",
      "                                                       'SIGNALS {ARVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'ARREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} AWVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'AWREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} BVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'BREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} RVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'RREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} WVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'WREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} AWADDR '\n",
      "                                                       '{PRESENT 1 WIDTH 40} '\n",
      "                                                       'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                       '8} AWSIZE {PRESENT 0 '\n",
      "                                                       'WIDTH 3} AWBURST '\n",
      "                                                       '{PRESENT 0 WIDTH 2} '\n",
      "                                                       'AWLOCK {PRESENT 0 '\n",
      "                                                       'WIDTH 1} AWCACHE '\n",
      "                                                       '{PRESENT 0 WIDTH 4} '\n",
      "                                                       'AWPROT {PRESENT 1 '\n",
      "                                                       'WIDTH 3} WDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'WSTRB {PRESENT 1 WIDTH '\n",
      "                                                       '4} WLAST {PRESENT 0 '\n",
      "                                                       'WIDTH 1} BRESP '\n",
      "                                                       '{PRESENT 1 WIDTH 2} '\n",
      "                                                       'ARADDR {PRESENT 1 '\n",
      "                                                       'WIDTH 40} ARLEN '\n",
      "                                                       '{PRESENT 0 WIDTH 8} '\n",
      "                                                       'ARSIZE {PRESENT 0 '\n",
      "                                                       'WIDTH 3} ARBURST '\n",
      "                                                       '{PRESENT 0 WIDTH 2} '\n",
      "                                                       'ARLOCK {PRESENT 0 '\n",
      "                                                       'WIDTH 1} ARCACHE '\n",
      "                                                       '{PRESENT 0 WIDTH 4} '\n",
      "                                                       'ARPROT {PRESENT 1 '\n",
      "                                                       'WIDTH 3} RDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'RRESP {PRESENT 1 WIDTH '\n",
      "                                                       '2} RLAST {PRESENT 0 '\n",
      "                                                       'WIDTH 1} AWID {PRESENT '\n",
      "                                                       '0 WIDTH 0} AWREGION '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'AWQOS {PRESENT 1 WIDTH '\n",
      "                                                       '4} AWUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} WID {PRESENT '\n",
      "                                                       '0 WIDTH 0} WUSER '\n",
      "                                                       '{PRESENT 0 WIDTH 0} '\n",
      "                                                       'BID {PRESENT 0 WIDTH '\n",
      "                                                       '0} BUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} ARID {PRESENT '\n",
      "                                                       '0 WIDTH 0} ARREGION '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                       '4} ARUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} RID {PRESENT '\n",
      "                                                       '0 WIDTH 0} RUSER '\n",
      "                                                       '{PRESENT 0 WIDTH 0}}} '\n",
      "                                                       'IN1 {ID 1 VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN2 {ID 2 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN3 {ID 3 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} OUT_r {ID 4 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 0 WIDTH 0} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN4 {ID 5 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}}} '\n",
      "                                                       'IPI_PROP_COUNT 98',\n",
      "                                         'C_BASEADDR': '0xA01A0000',\n",
      "                                         'C_HIGHADDR': '0xA01AFFFF',\n",
      "                                         'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                         'Component_Name': 'system_dfx_decoupler_combo1_0',\n",
      "                                         'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                         'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                         'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                         'GUI_HAS_AXI_LITE': '1',\n",
      "                                         'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                         'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                         'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                         'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                         'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                         'GUI_SELECT_INTERFACE': '0',\n",
      "                                         'GUI_SELECT_MODE': 'master',\n",
      "                                         'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                         'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                         'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                         'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                         'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                         'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                         'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                         'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL '\n",
      "                                                           '0 '\n",
      "                                                           'HAS_SIGNAL_STATUS '\n",
      "                                                           '0 HAS_AXI_LITE 1 '\n",
      "                                                           'INTF {axilite {ID '\n",
      "                                                           '0 VLNV '\n",
      "                                                           'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                           'PROTOCOL axi4lite '\n",
      "                                                           'SIGNALS {ARVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} ARREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} BVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} BREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} RVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} RREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} WVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} WREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWADDR {PRESENT '\n",
      "                                                           '1 WIDTH 40} AWLEN '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '8} AWSIZE {PRESENT '\n",
      "                                                           '0 WIDTH 3} AWBURST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '2} AWLOCK {PRESENT '\n",
      "                                                           '0 WIDTH 1} AWCACHE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4} AWPROT {PRESENT '\n",
      "                                                           '1 WIDTH 3} WDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} WSTRB {PRESENT '\n",
      "                                                           '1 WIDTH 4} WLAST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '1} BRESP {PRESENT '\n",
      "                                                           '1 WIDTH 2} ARADDR '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '40} ARLEN {PRESENT '\n",
      "                                                           '0 WIDTH 8} ARSIZE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '3} ARBURST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '2} ARLOCK {PRESENT '\n",
      "                                                           '0 WIDTH 1} ARCACHE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4} ARPROT {PRESENT '\n",
      "                                                           '1 WIDTH 3} RDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} RRESP {PRESENT '\n",
      "                                                           '1 WIDTH 2} RLAST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '1} AWID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} AWREGION '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} AWQOS {PRESENT '\n",
      "                                                           '1 WIDTH 4} AWUSER '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} WID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} WUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} BID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} BUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} ARID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} ARREGION '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} ARQOS {PRESENT '\n",
      "                                                           '1 WIDTH 4} ARUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} RID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} RUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0}}} IN1 {ID 1 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN2 {ID 2 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN3 {ID 3 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} OUT_r {ID 4 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN4 {ID 5 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}}} '\n",
      "                                                           'IPI_PROP_COUNT 98'},\n",
      "                          'phys_addr': 2686058496,\n",
      "                          'registers': {},\n",
      "                          'state': None,\n",
      "                          'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_combo2': {'addr_range': 65536,\n",
      "                          'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                          'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                          'fullpath': 'dfx_decoupler_combo2',\n",
      "                          'gpio': {},\n",
      "                          'interrupts': {},\n",
      "                          'mem_id': 's_axi_reg',\n",
      "                          'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                       'HAS_SIGNAL_STATUS 0 '\n",
      "                                                       'HAS_AXI_LITE 1 INTF '\n",
      "                                                       '{axilite {ID 0 VLNV '\n",
      "                                                       'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                       'PROTOCOL axi4lite '\n",
      "                                                       'SIGNALS {ARVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'ARREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} AWVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'AWREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} BVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'BREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} RVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'RREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} WVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'WREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} AWADDR '\n",
      "                                                       '{PRESENT 1 WIDTH 40} '\n",
      "                                                       'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                       '8} AWSIZE {PRESENT 0 '\n",
      "                                                       'WIDTH 3} AWBURST '\n",
      "                                                       '{PRESENT 0 WIDTH 2} '\n",
      "                                                       'AWLOCK {PRESENT 0 '\n",
      "                                                       'WIDTH 1} AWCACHE '\n",
      "                                                       '{PRESENT 0 WIDTH 4} '\n",
      "                                                       'AWPROT {PRESENT 1 '\n",
      "                                                       'WIDTH 3} WDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'WSTRB {PRESENT 1 WIDTH '\n",
      "                                                       '4} WLAST {PRESENT 0 '\n",
      "                                                       'WIDTH 1} BRESP '\n",
      "                                                       '{PRESENT 1 WIDTH 2} '\n",
      "                                                       'ARADDR {PRESENT 1 '\n",
      "                                                       'WIDTH 40} ARLEN '\n",
      "                                                       '{PRESENT 0 WIDTH 8} '\n",
      "                                                       'ARSIZE {PRESENT 0 '\n",
      "                                                       'WIDTH 3} ARBURST '\n",
      "                                                       '{PRESENT 0 WIDTH 2} '\n",
      "                                                       'ARLOCK {PRESENT 0 '\n",
      "                                                       'WIDTH 1} ARCACHE '\n",
      "                                                       '{PRESENT 0 WIDTH 4} '\n",
      "                                                       'ARPROT {PRESENT 1 '\n",
      "                                                       'WIDTH 3} RDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'RRESP {PRESENT 1 WIDTH '\n",
      "                                                       '2} RLAST {PRESENT 0 '\n",
      "                                                       'WIDTH 1} AWID {PRESENT '\n",
      "                                                       '0 WIDTH 0} AWREGION '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'AWQOS {PRESENT 1 WIDTH '\n",
      "                                                       '4} AWUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} WID {PRESENT '\n",
      "                                                       '0 WIDTH 0} WUSER '\n",
      "                                                       '{PRESENT 0 WIDTH 0} '\n",
      "                                                       'BID {PRESENT 0 WIDTH '\n",
      "                                                       '0} BUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} ARID {PRESENT '\n",
      "                                                       '0 WIDTH 0} ARREGION '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                       '4} ARUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} RID {PRESENT '\n",
      "                                                       '0 WIDTH 0} RUSER '\n",
      "                                                       '{PRESENT 0 WIDTH 0}}} '\n",
      "                                                       'IN1 {ID 1 VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN2 {ID 2 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN3 {ID 3 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} OUT_r {ID 4 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 0 WIDTH 0} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN4 {ID 5 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}}} '\n",
      "                                                       'IPI_PROP_COUNT 98',\n",
      "                                         'C_BASEADDR': '0xA01B0000',\n",
      "                                         'C_HIGHADDR': '0xA01BFFFF',\n",
      "                                         'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                         'Component_Name': 'system_dfx_decoupler_combo2_0',\n",
      "                                         'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                         'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                         'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                         'GUI_HAS_AXI_LITE': '1',\n",
      "                                         'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                         'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                         'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                         'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                         'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                         'GUI_SELECT_INTERFACE': '0',\n",
      "                                         'GUI_SELECT_MODE': 'master',\n",
      "                                         'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                         'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                         'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                         'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                         'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                         'GUI_SIGNAL_SELECT_0': 'ARVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                         'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                         'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL '\n",
      "                                                           '0 '\n",
      "                                                           'HAS_SIGNAL_STATUS '\n",
      "                                                           '0 HAS_AXI_LITE 1 '\n",
      "                                                           'INTF {axilite {ID '\n",
      "                                                           '0 VLNV '\n",
      "                                                           'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                           'PROTOCOL axi4lite '\n",
      "                                                           'SIGNALS {ARVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} ARREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                           '1} AWVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} BVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} BREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} RVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} RREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} WVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} WREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWADDR {PRESENT '\n",
      "                                                           '1 WIDTH 40} AWLEN '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '8} AWSIZE {PRESENT '\n",
      "                                                           '0 WIDTH 3} AWBURST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '2} AWLOCK {PRESENT '\n",
      "                                                           '0 WIDTH 1} AWCACHE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4} AWPROT {PRESENT '\n",
      "                                                           '1 WIDTH 3} WDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} WSTRB {PRESENT '\n",
      "                                                           '1 WIDTH 4} WLAST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '1} BRESP {PRESENT '\n",
      "                                                           '1 WIDTH 2} ARADDR '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '40} ARLEN {PRESENT '\n",
      "                                                           '0 WIDTH 8} ARSIZE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '3} ARBURST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '2} ARLOCK {PRESENT '\n",
      "                                                           '0 WIDTH 1} ARCACHE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4} ARPROT {PRESENT '\n",
      "                                                           '1 WIDTH 3} RDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} RRESP {PRESENT '\n",
      "                                                           '1 WIDTH 2} RLAST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '1} AWID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} AWREGION '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} AWQOS {PRESENT '\n",
      "                                                           '1 WIDTH 4} AWUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} WID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} WUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} BID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} BUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} ARID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} ARREGION '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} ARQOS {PRESENT '\n",
      "                                                           '1 WIDTH 4} ARUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} RID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} RUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0}}} IN1 {ID 1 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN2 {ID 2 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN3 {ID 3 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} OUT_r {ID 4 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN4 {ID 5 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}}} '\n",
      "                                                           'IPI_PROP_COUNT 98'},\n",
      "                          'phys_addr': 2686124032,\n",
      "                          'registers': {},\n",
      "                          'state': None,\n",
      "                          'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'dfx_decoupler_combo3': {'addr_range': 65536,\n",
      "                          'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                          'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                          'fullpath': 'dfx_decoupler_combo3',\n",
      "                          'gpio': {},\n",
      "                          'interrupts': {},\n",
      "                          'mem_id': 's_axi_reg',\n",
      "                          'parameters': {'ALL_PARAMS': 'HAS_SIGNAL_CONTROL 0 '\n",
      "                                                       'HAS_SIGNAL_STATUS 0 '\n",
      "                                                       'HAS_AXI_LITE 1 INTF '\n",
      "                                                       '{axilite {ID 0 VLNV '\n",
      "                                                       'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                       'PROTOCOL axi4lite '\n",
      "                                                       'SIGNALS {ARVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'ARREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} AWVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'AWREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} BVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'BREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} RVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'RREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} WVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'WREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} AWADDR '\n",
      "                                                       '{PRESENT 1 WIDTH 40} '\n",
      "                                                       'AWLEN {PRESENT 0 WIDTH '\n",
      "                                                       '8} AWSIZE {PRESENT 0 '\n",
      "                                                       'WIDTH 3} AWBURST '\n",
      "                                                       '{PRESENT 0 WIDTH 2} '\n",
      "                                                       'AWLOCK {PRESENT 0 '\n",
      "                                                       'WIDTH 1} AWCACHE '\n",
      "                                                       '{PRESENT 0 WIDTH 4} '\n",
      "                                                       'AWPROT {PRESENT 1 '\n",
      "                                                       'WIDTH 3} WDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'WSTRB {PRESENT 1 WIDTH '\n",
      "                                                       '4} WLAST {PRESENT 0 '\n",
      "                                                       'WIDTH 1} BRESP '\n",
      "                                                       '{PRESENT 1 WIDTH 2} '\n",
      "                                                       'ARADDR {PRESENT 1 '\n",
      "                                                       'WIDTH 40} ARLEN '\n",
      "                                                       '{PRESENT 0 WIDTH 8} '\n",
      "                                                       'ARSIZE {PRESENT 0 '\n",
      "                                                       'WIDTH 3} ARBURST '\n",
      "                                                       '{PRESENT 0 WIDTH 2} '\n",
      "                                                       'ARLOCK {PRESENT 0 '\n",
      "                                                       'WIDTH 1} ARCACHE '\n",
      "                                                       '{PRESENT 0 WIDTH 4} '\n",
      "                                                       'ARPROT {PRESENT 1 '\n",
      "                                                       'WIDTH 3} RDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'RRESP {PRESENT 1 WIDTH '\n",
      "                                                       '2} RLAST {PRESENT 0 '\n",
      "                                                       'WIDTH 1} AWID {PRESENT '\n",
      "                                                       '0 WIDTH 0} AWREGION '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'AWQOS {PRESENT 1 WIDTH '\n",
      "                                                       '4} AWUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} WID {PRESENT '\n",
      "                                                       '0 WIDTH 0} WUSER '\n",
      "                                                       '{PRESENT 0 WIDTH 0} '\n",
      "                                                       'BID {PRESENT 0 WIDTH '\n",
      "                                                       '0} BUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} ARID {PRESENT '\n",
      "                                                       '0 WIDTH 0} ARREGION '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'ARQOS {PRESENT 1 WIDTH '\n",
      "                                                       '4} ARUSER {PRESENT 0 '\n",
      "                                                       'WIDTH 0} RID {PRESENT '\n",
      "                                                       '0 WIDTH 0} RUSER '\n",
      "                                                       '{PRESENT 0 WIDTH 0}}} '\n",
      "                                                       'IN1 {ID 1 VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN2 {ID 2 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN3 {ID 3 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} OUT_r {ID 4 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 0 WIDTH 0} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}} IN4 {ID 5 '\n",
      "                                                       'VLNV '\n",
      "                                                       'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                       'SIGNALS {TVALID '\n",
      "                                                       '{PRESENT 1 WIDTH 1} '\n",
      "                                                       'TREADY {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TDATA '\n",
      "                                                       '{PRESENT 1 WIDTH 32} '\n",
      "                                                       'TUSER {PRESENT 0 WIDTH '\n",
      "                                                       '0} TLAST {PRESENT 1 '\n",
      "                                                       'WIDTH 1} TID {PRESENT '\n",
      "                                                       '0 WIDTH 0} TDEST '\n",
      "                                                       '{PRESENT 1 WIDTH 4} '\n",
      "                                                       'TSTRB {PRESENT 0 WIDTH '\n",
      "                                                       '4} TKEEP {PRESENT 0 '\n",
      "                                                       'WIDTH 4}}}} '\n",
      "                                                       'IPI_PROP_COUNT 98',\n",
      "                                         'C_BASEADDR': '0xA01C0000',\n",
      "                                         'C_HIGHADDR': '0xA01CFFFF',\n",
      "                                         'C_XDEVICEFAMILY': 'zynquplus',\n",
      "                                         'Component_Name': 'system_dfx_decoupler_combo3_0',\n",
      "                                         'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                         'GUI_HAS_AXIS_CONTROL': '0',\n",
      "                                         'GUI_HAS_AXIS_STATUS': '0',\n",
      "                                         'GUI_HAS_AXI_LITE': '1',\n",
      "                                         'GUI_HAS_SIGNAL_CONTROL': '0',\n",
      "                                         'GUI_HAS_SIGNAL_STATUS': '0',\n",
      "                                         'GUI_INTERFACE_NAME': 'axilite',\n",
      "                                         'GUI_INTERFACE_PROTOCOL': 'axi4lite',\n",
      "                                         'GUI_SELECT_CDC_STAGES': '0',\n",
      "                                         'GUI_SELECT_INTERFACE': '0',\n",
      "                                         'GUI_SELECT_MODE': 'master',\n",
      "                                         'GUI_SELECT_VLNV': 'xilinx.com:interface:aximm_rtl:1.0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_0': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_1': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_2': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_3': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_4': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_5': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_6': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_7': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_8': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_9': 'true',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_0': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_1': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_2': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_3': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_4': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_5': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_6': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_7': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_8': '0x0',\n",
      "                                         'GUI_SIGNAL_DECOUPLED_VALUE_9': '0x0',\n",
      "                                         'GUI_SIGNAL_DELETE_0': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_1': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_2': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_3': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_4': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_5': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_6': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_7': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_8': 'false',\n",
      "                                         'GUI_SIGNAL_DELETE_9': 'false',\n",
      "                                         'GUI_SIGNAL_DIRECTION_0': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_1': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_2': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_3': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_4': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_5': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_6': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_7': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_8': 's',\n",
      "                                         'GUI_SIGNAL_DIRECTION_9': 's',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_0': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_1': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_2': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_3': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_4': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_5': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_6': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_7': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_8': 'auto',\n",
      "                                         'GUI_SIGNAL_MANAGEMENT_9': 'auto',\n",
      "                                         'GUI_SIGNAL_PRESENT_0': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_1': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_2': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_3': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_4': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_5': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_6': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_7': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_8': 'true',\n",
      "                                         'GUI_SIGNAL_PRESENT_9': 'true',\n",
      "                                         'GUI_SIGNAL_RESOURCE_0': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_1': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_2': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_3': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_4': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_5': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_6': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_7': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_8': 'infer',\n",
      "                                         'GUI_SIGNAL_RESOURCE_9': 'infer',\n",
      "                                         'GUI_SIGNAL_SELECT_0': 'ARVALID',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                         'GUI_SIGNAL_SELECT_1': 'ARREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_2': 'AWVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_3': 'AWREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_4': 'BVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_5': 'BREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_6': 'RVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_7': 'RREADY',\n",
      "                                         'GUI_SIGNAL_SELECT_8': 'WVALID',\n",
      "                                         'GUI_SIGNAL_SELECT_9': 'WREADY',\n",
      "                                         'GUI_SIGNAL_WIDTH_0': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_1': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_2': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_3': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_4': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_5': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_6': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_7': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_8': '1',\n",
      "                                         'GUI_SIGNAL_WIDTH_9': '1',\n",
      "                                         'IPI_ALL_PARAMS': 'HAS_SIGNAL_CONTROL '\n",
      "                                                           '0 '\n",
      "                                                           'HAS_SIGNAL_STATUS '\n",
      "                                                           '0 HAS_AXI_LITE 1 '\n",
      "                                                           'INTF {axilite {ID '\n",
      "                                                           '0 VLNV '\n",
      "                                                           'xilinx.com:interface:aximm_rtl:1.0 '\n",
      "                                                           'PROTOCOL axi4lite '\n",
      "                                                           'SIGNALS {ARVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} ARREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} BVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} BREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} RVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} RREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} WVALID {PRESENT '\n",
      "                                                           '1 WIDTH 1} WREADY '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} AWADDR {PRESENT '\n",
      "                                                           '1 WIDTH 40} AWLEN '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '8} AWSIZE {PRESENT '\n",
      "                                                           '0 WIDTH 3} AWBURST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '2} AWLOCK {PRESENT '\n",
      "                                                           '0 WIDTH 1} AWCACHE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4} AWPROT {PRESENT '\n",
      "                                                           '1 WIDTH 3} WDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} WSTRB {PRESENT '\n",
      "                                                           '1 WIDTH 4} WLAST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '1} BRESP {PRESENT '\n",
      "                                                           '1 WIDTH 2} ARADDR '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '40} ARLEN {PRESENT '\n",
      "                                                           '0 WIDTH 8} ARSIZE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '3} ARBURST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '2} ARLOCK {PRESENT '\n",
      "                                                           '0 WIDTH 1} ARCACHE '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4} ARPROT {PRESENT '\n",
      "                                                           '1 WIDTH 3} RDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} RRESP {PRESENT '\n",
      "                                                           '1 WIDTH 2} RLAST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '1} AWID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} AWREGION '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} AWQOS {PRESENT '\n",
      "                                                           '1 WIDTH 4} AWUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} WID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} WUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} BID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} BUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} ARID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} ARREGION '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} ARQOS {PRESENT '\n",
      "                                                           '1 WIDTH 4} ARUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} RID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} RUSER '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0}}} IN1 {ID 1 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN2 {ID 2 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN3 {ID 3 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} OUT_r {ID 4 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '0} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}} IN4 {ID 5 '\n",
      "                                                           'VLNV '\n",
      "                                                           'xilinx.com:interface:axis_rtl:1.0 '\n",
      "                                                           'SIGNALS {TVALID '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TREADY {PRESENT '\n",
      "                                                           '1 WIDTH 1} TDATA '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '32} TUSER {PRESENT '\n",
      "                                                           '0 WIDTH 0} TLAST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '1} TID {PRESENT 0 '\n",
      "                                                           'WIDTH 0} TDEST '\n",
      "                                                           '{PRESENT 1 WIDTH '\n",
      "                                                           '4} TSTRB {PRESENT '\n",
      "                                                           '0 WIDTH 4} TKEEP '\n",
      "                                                           '{PRESENT 0 WIDTH '\n",
      "                                                           '4}}}} '\n",
      "                                                           'IPI_PROP_COUNT 98'},\n",
      "                          'phys_addr': 2686189568,\n",
      "                          'registers': {},\n",
      "                          'state': None,\n",
      "                          'type': 'xilinx.com:ip:dfx_decoupler:1.0'},\n",
      " 'pr1/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr1/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0100000',\n",
      "                                       'C_HIGHADDR': '0xA010FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685403136,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr1:1.0'},\n",
      " 'pr2/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr2/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0110000',\n",
      "                                       'C_HIGHADDR': '0xA011FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685468672,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr2:1.0'},\n",
      " 'pr3/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr3/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0120000',\n",
      "                                       'C_HIGHADDR': '0xA012FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685534208,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr3:1.0'},\n",
      " 'pr4/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr4/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0130000',\n",
      "                                       'C_HIGHADDR': '0xA013FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685599744,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr4:1.0'},\n",
      " 'pr5/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr5/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0140000',\n",
      "                                       'C_HIGHADDR': '0xA014FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685665280,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr5:1.0'},\n",
      " 'pr6/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr6/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0150000',\n",
      "                                       'C_HIGHADDR': '0xA015FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685730816,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr6:1.0'},\n",
      " 'pr7/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                        'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                        'fullpath': 'pr7/s_axi_AXILiteS',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'mem_id': 's_axi_AXILiteS',\n",
      "                        'parameters': {'C_BASEADDR': '0xA0160000',\n",
      "                                       'C_HIGHADDR': '0xA016FFFF',\n",
      "                                       'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                        'phys_addr': 2685796352,\n",
      "                        'registers': {},\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:module_ref:pd_pr7:1.0'},\n",
      " 'pr_combo_1/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                               'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                               'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                               'fullpath': 'pr_combo_1/s_axi_AXILiteS',\n",
      "                               'gpio': {},\n",
      "                               'interrupts': {},\n",
      "                               'mem_id': 's_axi_AXILiteS',\n",
      "                               'parameters': {'C_BASEADDR': '0xA0170000',\n",
      "                                              'C_HIGHADDR': '0xA017FFFF',\n",
      "                                              'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                               'phys_addr': 2685861888,\n",
      "                               'registers': {},\n",
      "                               'state': None,\n",
      "                               'type': 'xilinx.com:module_ref:pd_pr_combo_1:1.0'},\n",
      " 'pr_combo_2/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                               'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                               'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                               'fullpath': 'pr_combo_2/s_axi_AXILiteS',\n",
      "                               'gpio': {},\n",
      "                               'interrupts': {},\n",
      "                               'mem_id': 's_axi_AXILiteS',\n",
      "                               'parameters': {'C_BASEADDR': '0xA0180000',\n",
      "                                              'C_HIGHADDR': '0xA018FFFF',\n",
      "                                              'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                               'phys_addr': 2685927424,\n",
      "                               'registers': {},\n",
      "                               'state': None,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                               'type': 'xilinx.com:module_ref:pd_pr_combo_2:1.0'},\n",
      " 'pr_combo_3/s_axi_AXILiteS': {'addr_range': 65536,\n",
      "                               'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                               'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                               'fullpath': 'pr_combo_3/s_axi_AXILiteS',\n",
      "                               'gpio': {},\n",
      "                               'interrupts': {},\n",
      "                               'mem_id': 's_axi_AXILiteS',\n",
      "                               'parameters': {'C_BASEADDR': '0xA0190000',\n",
      "                                              'C_HIGHADDR': '0xA019FFFF',\n",
      "                                              'EDK_IPTYPE': 'PERIPHERAL'},\n",
      "                               'phys_addr': 2685992960,\n",
      "                               'registers': {},\n",
      "                               'state': None,\n",
      "                               'type': 'xilinx.com:module_ref:pd_pr_combo_3:1.0'},\n",
      " 'zynq_ultra_ps_e_0': {'device': <pynq.pl_server.device.XlnkDevice object at 0x7f8d9f4588>,\n",
      "                       'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                       'parameters': {'CAN0_BOARD_INTERFACE': 'custom',\n",
      "                                      'CAN1_BOARD_INTERFACE': 'custom',\n",
      "                                      'CSU_BOARD_INTERFACE': 'custom',\n",
      "                                      'C_BASEADDR': '0xC0000000',\n",
      "                                      'C_DP_USE_AUDIO': '0',\n",
      "                                      'C_DP_USE_VIDEO': '0',\n",
      "                                      'C_EMIO_GPIO_WIDTH': '1',\n",
      "                                      'C_EN_EMIO_TRACE': '0',\n",
      "                                      'C_EN_FIFO_ENET0': '0',\n",
      "                                      'C_EN_FIFO_ENET1': '0',\n",
      "                                      'C_EN_FIFO_ENET2': '0',\n",
      "                                      'C_EN_FIFO_ENET3': '0',\n",
      "                                      'C_HIGHADDR': '0xDFFFFFFF',\n",
      "                                      'C_MAXIGP0_DATA_WIDTH': '128',\n",
      "                                      'C_MAXIGP1_DATA_WIDTH': '128',\n",
      "                                      'C_MAXIGP2_DATA_WIDTH': '32',\n",
      "                                      'C_NUM_F2P_0_INTR_INPUTS': '1',\n",
      "                                      'C_NUM_F2P_1_INTR_INPUTS': '1',\n",
      "                                      'C_NUM_FABRIC_RESETS': '1',\n",
      "                                      'C_PL_CLK0_BUF': 'TRUE',\n",
      "                                      'C_PL_CLK1_BUF': 'FALSE',\n",
      "                                      'C_PL_CLK2_BUF': 'FALSE',\n",
      "                                      'C_PL_CLK3_BUF': 'FALSE',\n",
      "                                      'C_SAXIGP0_DATA_WIDTH': '128',\n",
      "                                      'C_SAXIGP1_DATA_WIDTH': '128',\n",
      "                                      'C_SAXIGP2_DATA_WIDTH': '128',\n",
      "                                      'C_SAXIGP3_DATA_WIDTH': '128',\n",
      "                                      'C_SAXIGP4_DATA_WIDTH': '128',\n",
      "                                      'C_SAXIGP5_DATA_WIDTH': '128',\n",
      "                                      'C_SAXIGP6_DATA_WIDTH': '128',\n",
      "                                      'C_SD0_INTERNAL_BUS_WIDTH': '8',\n",
      "                                      'C_SD1_INTERNAL_BUS_WIDTH': '8',\n",
      "                                      'C_TRACE_DATA_WIDTH': '32',\n",
      "                                      'C_TRACE_PIPELINE_WIDTH': '8',\n",
      "                                      'C_USE_DEBUG_TEST': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP0': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP1': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP2': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP3': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP4': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP5': '0',\n",
      "                                      'C_USE_DIFF_RW_CLK_GP6': '0',\n",
      "                                      'Component_Name': 'system_zynq_ultra_ps_e_0_0',\n",
      "                                      'DP_BOARD_INTERFACE': 'custom',\n",
      "                                      'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                      'GEM0_BOARD_INTERFACE': 'custom',\n",
      "                                      'GEM1_BOARD_INTERFACE': 'custom',\n",
      "                                      'GEM2_BOARD_INTERFACE': 'custom',\n",
      "                                      'GEM3_BOARD_INTERFACE': 'custom',\n",
      "                                      'GPIO_BOARD_INTERFACE': 'custom',\n",
      "                                      'IIC0_BOARD_INTERFACE': 'custom',\n",
      "                                      'IIC1_BOARD_INTERFACE': 'custom',\n",
      "                                      'NAND_BOARD_INTERFACE': 'custom',\n",
      "                                      'PCIE_BOARD_INTERFACE': 'custom',\n",
      "                                      'PJTAG_BOARD_INTERFACE': 'custom',\n",
      "                                      'PMU_BOARD_INTERFACE': 'custom',\n",
      "                                      'PSU_BANK_0_IO_STANDARD': 'LVCMOS18',\n",
      "                                      'PSU_BANK_1_IO_STANDARD': 'LVCMOS18',\n",
      "                                      'PSU_BANK_2_IO_STANDARD': 'LVCMOS18',\n",
      "                                      'PSU_BANK_3_IO_STANDARD': 'LVCMOS33',\n",
      "                                      'PSU_DDR_RAM_HIGHADDR': '0xFFFFFFFF',\n",
      "                                      'PSU_DDR_RAM_HIGHADDR_OFFSET': '0x800000000',\n",
      "                                      'PSU_DDR_RAM_LOWADDR_OFFSET': '0x80000000',\n",
      "                                      'PSU_DYNAMIC_DDR_CONFIG_EN': '1',\n",
      "                                      'PSU_MIO_0_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_0_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_0_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_0_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_0_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_0_SLEW': 'fast',\n",
      "                                      'PSU_MIO_10_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_10_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_10_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_10_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_10_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_10_SLEW': 'fast',\n",
      "                                      'PSU_MIO_11_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_11_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_11_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_11_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_11_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_11_SLEW': 'fast',\n",
      "                                      'PSU_MIO_12_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_12_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_12_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_12_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_12_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_12_SLEW': 'fast',\n",
      "                                      'PSU_MIO_13_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_13_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_13_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_13_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_13_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_13_SLEW': 'fast',\n",
      "                                      'PSU_MIO_14_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_14_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_14_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_14_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_14_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_14_SLEW': 'fast',\n",
      "                                      'PSU_MIO_15_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_15_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_15_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_15_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_15_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_15_SLEW': 'fast',\n",
      "                                      'PSU_MIO_16_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_16_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_16_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_16_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_16_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_16_SLEW': 'fast',\n",
      "                                      'PSU_MIO_17_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_17_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_17_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_17_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_17_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_17_SLEW': 'fast',\n",
      "                                      'PSU_MIO_18_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_18_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_18_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_18_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_18_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_18_SLEW': 'fast',\n",
      "                                      'PSU_MIO_19_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_19_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_19_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_19_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_19_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_19_SLEW': 'fast',\n",
      "                                      'PSU_MIO_1_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_1_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_1_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_1_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_1_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_1_SLEW': 'fast',\n",
      "                                      'PSU_MIO_20_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_20_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_20_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_20_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_20_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_20_SLEW': 'fast',\n",
      "                                      'PSU_MIO_21_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_21_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_21_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_21_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_21_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_21_SLEW': 'fast',\n",
      "                                      'PSU_MIO_22_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_22_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_22_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_22_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_22_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_22_SLEW': 'fast',\n",
      "                                      'PSU_MIO_23_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_23_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_23_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_23_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_23_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_23_SLEW': 'fast',\n",
      "                                      'PSU_MIO_24_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_24_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_24_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_24_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_24_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_24_SLEW': 'fast',\n",
      "                                      'PSU_MIO_25_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_25_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_25_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_25_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_25_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_25_SLEW': 'fast',\n",
      "                                      'PSU_MIO_26_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_26_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_26_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_26_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_26_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_26_SLEW': 'fast',\n",
      "                                      'PSU_MIO_27_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_27_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_27_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_27_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_27_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_27_SLEW': 'fast',\n",
      "                                      'PSU_MIO_28_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_28_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_28_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_28_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_28_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_28_SLEW': 'fast',\n",
      "                                      'PSU_MIO_29_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_29_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_29_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_29_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_29_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_29_SLEW': 'fast',\n",
      "                                      'PSU_MIO_2_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_2_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_2_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_2_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_2_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_2_SLEW': 'fast',\n",
      "                                      'PSU_MIO_30_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_30_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_30_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_30_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_30_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_30_SLEW': 'fast',\n",
      "                                      'PSU_MIO_31_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_31_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_31_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_31_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_31_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_31_SLEW': 'fast',\n",
      "                                      'PSU_MIO_32_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_32_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_32_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_32_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_32_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_32_SLEW': 'fast',\n",
      "                                      'PSU_MIO_33_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_33_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_33_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_33_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_33_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_33_SLEW': 'fast',\n",
      "                                      'PSU_MIO_34_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_34_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_34_INPUT_TYPE': 'cmos',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'PSU_MIO_34_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_34_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_34_SLEW': 'fast',\n",
      "                                      'PSU_MIO_35_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_35_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_35_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_35_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_35_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_35_SLEW': 'fast',\n",
      "                                      'PSU_MIO_36_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_36_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_36_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_36_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_36_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_36_SLEW': 'fast',\n",
      "                                      'PSU_MIO_37_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_37_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_37_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_37_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_37_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_37_SLEW': 'fast',\n",
      "                                      'PSU_MIO_38_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_38_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_38_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_38_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_38_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_38_SLEW': 'fast',\n",
      "                                      'PSU_MIO_39_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_39_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_39_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_39_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_39_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_39_SLEW': 'fast',\n",
      "                                      'PSU_MIO_3_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_3_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_3_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_3_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_3_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_3_SLEW': 'fast',\n",
      "                                      'PSU_MIO_40_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_40_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_40_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_40_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_40_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_40_SLEW': 'fast',\n",
      "                                      'PSU_MIO_41_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_41_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_41_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_41_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_41_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_41_SLEW': 'fast',\n",
      "                                      'PSU_MIO_42_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_42_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_42_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_42_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_42_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_42_SLEW': 'fast',\n",
      "                                      'PSU_MIO_43_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_43_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_43_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_43_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_43_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_43_SLEW': 'fast',\n",
      "                                      'PSU_MIO_44_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_44_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_44_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_44_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_44_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_44_SLEW': 'fast',\n",
      "                                      'PSU_MIO_45_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_45_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_45_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_45_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_45_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_45_SLEW': 'fast',\n",
      "                                      'PSU_MIO_46_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_46_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_46_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_46_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_46_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_46_SLEW': 'fast',\n",
      "                                      'PSU_MIO_47_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_47_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_47_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_47_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_47_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_47_SLEW': 'fast',\n",
      "                                      'PSU_MIO_48_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_48_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_48_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_48_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_48_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_48_SLEW': 'fast',\n",
      "                                      'PSU_MIO_49_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_49_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_49_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_49_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_49_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_49_SLEW': 'fast',\n",
      "                                      'PSU_MIO_4_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_4_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_4_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_4_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_4_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_4_SLEW': 'fast',\n",
      "                                      'PSU_MIO_50_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_50_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_50_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_50_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_50_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_50_SLEW': 'fast',\n",
      "                                      'PSU_MIO_51_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_51_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_51_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_51_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_51_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_51_SLEW': 'fast',\n",
      "                                      'PSU_MIO_52_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_52_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_52_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_52_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_52_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_52_SLEW': 'fast',\n",
      "                                      'PSU_MIO_53_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_53_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_53_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_53_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_53_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_53_SLEW': 'fast',\n",
      "                                      'PSU_MIO_54_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_54_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_54_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_54_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_54_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_54_SLEW': 'fast',\n",
      "                                      'PSU_MIO_55_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_55_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_55_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_55_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_55_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_55_SLEW': 'fast',\n",
      "                                      'PSU_MIO_56_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_56_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_56_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_56_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_56_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_56_SLEW': 'fast',\n",
      "                                      'PSU_MIO_57_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_57_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_57_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_57_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_57_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_57_SLEW': 'fast',\n",
      "                                      'PSU_MIO_58_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_58_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_58_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_58_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_58_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_58_SLEW': 'fast',\n",
      "                                      'PSU_MIO_59_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_59_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_59_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_59_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_59_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_59_SLEW': 'fast',\n",
      "                                      'PSU_MIO_5_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_5_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_5_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_5_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_5_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_5_SLEW': 'fast',\n",
      "                                      'PSU_MIO_60_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_60_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_60_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_60_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_60_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_60_SLEW': 'fast',\n",
      "                                      'PSU_MIO_61_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_61_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_61_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_61_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_61_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_61_SLEW': 'fast',\n",
      "                                      'PSU_MIO_62_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_62_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_62_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_62_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_62_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_62_SLEW': 'fast',\n",
      "                                      'PSU_MIO_63_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_63_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_63_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_63_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_63_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_63_SLEW': 'fast',\n",
      "                                      'PSU_MIO_64_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_64_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_64_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_64_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_64_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_64_SLEW': 'fast',\n",
      "                                      'PSU_MIO_65_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_65_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_65_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_65_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_65_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_65_SLEW': 'fast',\n",
      "                                      'PSU_MIO_66_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_66_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_66_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_66_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_66_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_66_SLEW': 'fast',\n",
      "                                      'PSU_MIO_67_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_67_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_67_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_67_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_67_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_67_SLEW': 'fast',\n",
      "                                      'PSU_MIO_68_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_68_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_68_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_68_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_68_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_68_SLEW': 'fast',\n",
      "                                      'PSU_MIO_69_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_69_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_69_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_69_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_69_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_69_SLEW': 'fast',\n",
      "                                      'PSU_MIO_6_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_6_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_6_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_6_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_6_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_6_SLEW': 'fast',\n",
      "                                      'PSU_MIO_70_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_70_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_70_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_70_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_70_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_70_SLEW': 'fast',\n",
      "                                      'PSU_MIO_71_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_71_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_71_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_71_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_71_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_71_SLEW': 'fast',\n",
      "                                      'PSU_MIO_72_DIRECTION': 'in',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'PSU_MIO_72_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_72_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_72_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_72_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_72_SLEW': 'fast',\n",
      "                                      'PSU_MIO_73_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_73_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_73_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_73_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_73_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_73_SLEW': 'fast',\n",
      "                                      'PSU_MIO_74_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_74_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_74_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_74_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_74_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_74_SLEW': 'fast',\n",
      "                                      'PSU_MIO_75_DIRECTION': 'in',\n",
      "                                      'PSU_MIO_75_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_75_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_75_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_75_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_75_SLEW': 'fast',\n",
      "                                      'PSU_MIO_76_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_76_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_76_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_76_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_76_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_76_SLEW': 'fast',\n",
      "                                      'PSU_MIO_77_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_77_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_77_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_77_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_77_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_77_SLEW': 'fast',\n",
      "                                      'PSU_MIO_7_DIRECTION': 'out',\n",
      "                                      'PSU_MIO_7_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_7_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_7_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_7_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_7_SLEW': 'fast',\n",
      "                                      'PSU_MIO_8_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_8_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_8_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_8_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_8_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_8_SLEW': 'fast',\n",
      "                                      'PSU_MIO_9_DIRECTION': 'inout',\n",
      "                                      'PSU_MIO_9_DRIVE_STRENGTH': '12',\n",
      "                                      'PSU_MIO_9_INPUT_TYPE': 'cmos',\n",
      "                                      'PSU_MIO_9_POLARITY': 'Default',\n",
      "                                      'PSU_MIO_9_PULLUPDOWN': 'pullup',\n",
      "                                      'PSU_MIO_9_SLEW': 'fast',\n",
      "                                      'PSU_MIO_TREE_PERIPHERALS': 'Quad SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Feedback '\n",
      "                                                                  'Clk#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#Quad '\n",
      "                                                                  'SPI '\n",
      "                                                                  'Flash#GPIO0 '\n",
      "                                                                  'MIO#I2C '\n",
      "                                                                  '0#I2C 0#I2C '\n",
      "                                                                  '1#I2C '\n",
      "                                                                  '1#UART '\n",
      "                                                                  '0#UART '\n",
      "                                                                  '0#GPIO0 '\n",
      "                                                                  'MIO#GPIO0 '\n",
      "                                                                  'MIO#GPIO0 '\n",
      "                                                                  'MIO#GPIO0 '\n",
      "                                                                  'MIO#GPIO0 '\n",
      "                                                                  'MIO#GPIO0 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#SD 1#SD '\n",
      "                                                                  '1#SD 1#SD '\n",
      "                                                                  '1#GPIO1 '\n",
      "                                                                  'MIO#GPIO1 '\n",
      "                                                                  'MIO#SD 1#SD '\n",
      "                                                                  '1#SD 1#SD '\n",
      "                                                                  '1#SD 1#SD '\n",
      "                                                                  '1#SD 1#USB '\n",
      "                                                                  '0#USB 0#USB '\n",
      "                                                                  '0#USB 0#USB '\n",
      "                                                                  '0#USB 0#USB '\n",
      "                                                                  '0#USB 0#USB '\n",
      "                                                                  '0#USB 0#USB '\n",
      "                                                                  '0#USB 0#Gem '\n",
      "                                                                  '3#Gem 3#Gem '\n",
      "                                                                  '3#Gem 3#Gem '\n",
      "                                                                  '3#Gem 3#Gem '\n",
      "                                                                  '3#Gem 3#Gem '\n",
      "                                                                  '3#Gem 3#Gem '\n",
      "                                                                  '3#Gem '\n",
      "                                                                  '3#MDIO '\n",
      "                                                                  '3#MDIO 3',\n",
      "                                      'PSU_MIO_TREE_SIGNALS': 'sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out',\n",
      "                                      'PSU_SD0_INTERNAL_BUS_WIDTH': '8',\n",
      "                                      'PSU_SD1_INTERNAL_BUS_WIDTH': '8',\n",
      "                                      'PSU_SMC_CYCLE_T0': 'NA',\n",
      "                                      'PSU_SMC_CYCLE_T1': 'NA',\n",
      "                                      'PSU_SMC_CYCLE_T2': 'NA',\n",
      "                                      'PSU_SMC_CYCLE_T3': 'NA',\n",
      "                                      'PSU_SMC_CYCLE_T4': 'NA',\n",
      "                                      'PSU_SMC_CYCLE_T5': 'NA',\n",
      "                                      'PSU_SMC_CYCLE_T6': 'NA',\n",
      "                                      'PSU_UIPARAM_GENERATE_SUMMARY': '<Select>',\n",
      "                                      'PSU_USB3__DUAL_CLOCK_ENABLE': '1',\n",
      "                                      'PSU_VALUE_SILVERSION': '3',\n",
      "                                      'PSU__ACPU0__POWER__ON': '1',\n",
      "                                      'PSU__ACPU1__POWER__ON': '1',\n",
      "                                      'PSU__ACPU2__POWER__ON': '1',\n",
      "                                      'PSU__ACPU3__POWER__ON': '1',\n",
      "                                      'PSU__ACTUAL__IP': '1',\n",
      "                                      'PSU__ACT_DDR_FREQ_MHZ': '1066.656006',\n",
      "                                      'PSU__AFI0_COHERENCY': '0',\n",
      "                                      'PSU__AFI1_COHERENCY': '0',\n",
      "                                      'PSU__AUX_REF_CLK__FREQMHZ': '33.333',\n",
      "                                      'PSU__CAN0_LOOP_CAN1__ENABLE': '0',\n",
      "                                      'PSU__CAN0__GRP_CLK__ENABLE': '0',\n",
      "                                      'PSU__CAN0__GRP_CLK__IO': '<Select>',\n",
      "                                      'PSU__CAN0__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__CAN0__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__CAN1__GRP_CLK__ENABLE': '0',\n",
      "                                      'PSU__CAN1__GRP_CLK__IO': '<Select>',\n",
      "                                      'PSU__CAN1__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__CAN1__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ': '1199.988037',\n",
      "                                      'PSU__CRF_APB__ACPU_CTRL__DIVISOR0': '1',\n",
      "                                      'PSU__CRF_APB__ACPU_CTRL__FREQMHZ': '1200',\n",
      "                                      'PSU__CRF_APB__ACPU_CTRL__SRCSEL': 'APLL',\n",
      "                                      'PSU__CRF_APB__ACPU__FRAC_ENABLED': '0',\n",
      "                                      'PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__AFI0_REF__ENABLE': '0',\n",
      "                                      'PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__AFI1_REF__ENABLE': '0',\n",
      "                                      'PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__AFI2_REF__ENABLE': '0',\n",
      "                                      'PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__AFI3_REF__ENABLE': '0',\n",
      "                                      'PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__AFI4_REF__ENABLE': '0',\n",
      "                                      'PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ': '667',\n",
      "                                      'PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__AFI5_REF__ENABLE': '0',\n",
      "                                      'PSU__CRF_APB__APLL_CTRL__DIV2': '1',\n",
      "                                      'PSU__CRF_APB__APLL_CTRL__FBDIV': '72',\n",
      "                                      'PSU__CRF_APB__APLL_CTRL__FRACDATA': '0.000000',\n",
      "                                      'PSU__CRF_APB__APLL_CTRL__FRACFREQ': '27.138',\n",
      "                                      'PSU__CRF_APB__APLL_CTRL__SRCSEL': 'PSS_REF_CLK',\n",
      "                                      'PSU__CRF_APB__APLL_FRAC_CFG__ENABLED': '0',\n",
      "                                      'PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ': '1',\n",
      "                                      'PSU__CRF_APB__APM_CTRL__DIVISOR0': '1',\n",
      "                                      'PSU__CRF_APB__APM_CTRL__FREQMHZ': '1',\n",
      "                                      'PSU__CRF_APB__APM_CTRL__SRCSEL': '<Select>',\n",
      "                                      'PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0': '5',\n",
      "                                      'PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ': '533.328003',\n",
      "                                      'PSU__CRF_APB__DDR_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__DDR_CTRL__FREQMHZ': '1067',\n",
      "                                      'PSU__CRF_APB__DDR_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ': '599.994019',\n",
      "                                      'PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ': '600',\n",
      "                                      'PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL': 'APLL',\n",
      "                                      'PSU__CRF_APB__DPLL_CTRL__DIV2': '1',\n",
      "                                      'PSU__CRF_APB__DPLL_CTRL__FBDIV': '64',\n",
      "                                      'PSU__CRF_APB__DPLL_CTRL__FRACDATA': '0.000000',\n",
      "                                      'PSU__CRF_APB__DPLL_CTRL__FRACFREQ': '27.138',\n",
      "                                      'PSU__CRF_APB__DPLL_CTRL__SRCSEL': 'PSS_REF_CLK',\n",
      "                                      'PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED': '0',\n",
      "                                      'PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ': '24.999750',\n",
      "                                      'PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ': '25',\n",
      "                                      'PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED': '0',\n",
      "                                      'PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ': '26.785446',\n",
      "                                      'PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0': '14',\n",
      "                                      'PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ': '27',\n",
      "                                      'PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ': '299.997009',\n",
      "                                      'PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0': '5',\n",
      "                                      'PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ': '300',\n",
      "                                      'PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL': 'VPLL',\n",
      "                                      'PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED': '0',\n",
      "                                      'PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ': '599.994019',\n",
      "                                      'PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ': '600',\n",
      "                                      'PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL': 'APLL',\n",
      "                                      'PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ': '0',\n",
      "                                      'PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ': '500',\n",
      "                                      'PSU__CRF_APB__GPU_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ': '-1',\n",
      "                                      'PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0': '-1',\n",
      "                                      'PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ': '-1',\n",
      "                                      'PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL': 'NA',\n",
      "                                      'PSU__CRF_APB__GTGREF0__ENABLE': 'NA',\n",
      "                                      'PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRF_APB__SATA_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0': '5',\n",
      "                                      'PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ': '533.328003',\n",
      "                                      'PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ': '533.33',\n",
      "                                      'PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL': 'DPLL',\n",
      "                                      'PSU__CRF_APB__VPLL_CTRL__DIV2': '1',\n",
      "                                      'PSU__CRF_APB__VPLL_CTRL__FBDIV': '90',\n",
      "                                      'PSU__CRF_APB__VPLL_CTRL__FRACDATA': '0.000000',\n",
      "                                      'PSU__CRF_APB__VPLL_CTRL__FRACFREQ': '27.138',\n",
      "                                      'PSU__CRF_APB__VPLL_CTRL__SRCSEL': 'PSS_REF_CLK',\n",
      "                                      'PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED': '0',\n",
      "                                      'PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ': '499.994995',\n",
      "                                      'PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0': '3',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__AFI6__ENABLE': '0',\n",
      "                                      'PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ': '49.999500',\n",
      "                                      'PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0': '30',\n",
      "                                      'PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ': '50',\n",
      "                                      'PSU__CRL_APB__AMS_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ': '499.994995',\n",
      "                                      'PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__CPU_R5_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ': '180',\n",
      "                                      'PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ': '180',\n",
      "                                      'PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL': 'SysOsc',\n",
      "                                      'PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ': '1000',\n",
      "                                      'PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ': '1000',\n",
      "                                      'PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ': '1499.984985',\n",
      "                                      'PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ': '1500',\n",
      "                                      'PSU__CRL_APB__DLL_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0': '12',\n",
      "                                      'PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0': '12',\n",
      "                                      'PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0': '12',\n",
      "                                      'PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ': '124.998749',\n",
      "                                      'PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0': '12',\n",
      "                                      'PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__IOPLL_CTRL__DIV2': '1',\n",
      "                                      'PSU__CRL_APB__IOPLL_CTRL__FBDIV': '90',\n",
      "                                      'PSU__CRL_APB__IOPLL_CTRL__FRACDATA': '0.000000',\n",
      "                                      'PSU__CRL_APB__IOPLL_CTRL__FRACFREQ': '27.138',\n",
      "                                      'PSU__CRL_APB__IOPLL_CTRL__SRCSEL': 'PSS_REF_CLK',\n",
      "                                      'PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED': '0',\n",
      "                                      'PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ': '499.994995',\n",
      "                                      'PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__NAND_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0': '3',\n",
      "                                      'PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ': '500',\n",
      "                                      'PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ': '187.498123',\n",
      "                                      'PSU__CRL_APB__PCAP_CTRL__DIVISOR0': '8',\n",
      "                                      'PSU__CRL_APB__PCAP_CTRL__FREQMHZ': '200',\n",
      "                                      'PSU__CRL_APB__PCAP_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ': '187.498123',\n",
      "                                      'PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0': '8',\n",
      "                                      'PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ': '188',\n",
      "                                      'PSU__CRL_APB__PL0_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0': '4',\n",
      "                                      'PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__PL1_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0': '4',\n",
      "                                      'PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__PL2_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0': '4',\n",
      "                                      'PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__PL3_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ': '124.998749',\n",
      "                                      'PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0': '12',\n",
      "                                      'PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ': '125',\n",
      "                                      'PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__RPLL_CTRL__DIV2': '1',\n",
      "                                      'PSU__CRL_APB__RPLL_CTRL__FBDIV': '45',\n",
      "                                      'PSU__CRL_APB__RPLL_CTRL__FRACDATA': '0.000000',\n",
      "                                      'PSU__CRL_APB__RPLL_CTRL__FRACFREQ': '27.138',\n",
      "                                      'PSU__CRL_APB__RPLL_CTRL__SRCSEL': 'PSS_REF_CLK',\n",
      "                                      'PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED': '0',\n",
      "                                      'PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0': '2',\n",
      "                                      'PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ': '200',\n",
      "                                      'PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0': '7',\n",
      "                                      'PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ': '200',\n",
      "                                      'PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ': '187.498123',\n",
      "                                      'PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0': '8',\n",
      "                                      'PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ': '200',\n",
      "                                      'PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ': '214',\n",
      "                                      'PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0': '7',\n",
      "                                      'PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ': '200',\n",
      "                                      'PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ': '214',\n",
      "                                      'PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0': '7',\n",
      "                                      'PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ': '200',\n",
      "                                      'PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL': 'RPLL',\n",
      "                                      'PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__UART0_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0': '15',\n",
      "                                      'PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ': '100',\n",
      "                                      'PSU__CRL_APB__UART1_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ': '249.997498',\n",
      "                                      'PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ': '250',\n",
      "                                      'PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0': '6',\n",
      "                                      'PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1': '1',\n",
      "                                      'PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ': '250',\n",
      "                                      'PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ': '19.999800',\n",
      "                                      'PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0': '25',\n",
      "                                      'PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1': '3',\n",
      "                                      'PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ': '20',\n",
      "                                      'PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL': 'IOPLL',\n",
      "                                      'PSU__CRL_APB__USB3__ENABLE': '1',\n",
      "                                      'PSU__CSUPMU__PERIPHERAL__VALID': '1',\n",
      "                                      'PSU__CSU_COHERENCY': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_0__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_0__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_10__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_10__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_11__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_11__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_12__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_12__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_1__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_1__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_2__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_2__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_3__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_3__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_4__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_4__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_5__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_5__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_6__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_6__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_7__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_7__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_8__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_8__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__CSU_TAMPER_9__ENABLE': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM': '0',\n",
      "                                      'PSU__CSU__CSU_TAMPER_9__RESPONSE': '<Select>',\n",
      "                                      'PSU__CSU__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__CSU__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__DDRC__ADDR_MIRROR': '0',\n",
      "                                      'PSU__DDRC__AL': '0',\n",
      "                                      'PSU__DDRC__BANK_ADDR_COUNT': '2',\n",
      "                                      'PSU__DDRC__BG_ADDR_COUNT': '1',\n",
      "                                      'PSU__DDRC__BRC_MAPPING': 'ROW_BANK_COL',\n",
      "                                      'PSU__DDRC__BUS_WIDTH': '64 Bit',\n",
      "                                      'PSU__DDRC__CL': '15',\n",
      "                                      'PSU__DDRC__CLOCK_STOP_EN': '0',\n",
      "                                      'PSU__DDRC__COL_ADDR_COUNT': '10',\n",
      "                                      'PSU__DDRC__COMPONENTS': 'UDIMM',\n",
      "                                      'PSU__DDRC__CWL': '14',\n",
      "                                      'PSU__DDRC__DDR3L_T_REF_RANGE': 'NA',\n",
      "                                      'PSU__DDRC__DDR3_T_REF_RANGE': 'NA',\n",
      "                                      'PSU__DDRC__DDR4_ADDR_MAPPING': '0',\n",
      "                                      'PSU__DDRC__DDR4_CAL_MODE_ENABLE': '0',\n",
      "                                      'PSU__DDRC__DDR4_CRC_CONTROL': '0',\n",
      "                                      'PSU__DDRC__DDR4_MAXPWR_SAVING_EN': '0',\n",
      "                                      'PSU__DDRC__DDR4_T_REF_MODE': '0',\n",
      "                                      'PSU__DDRC__DDR4_T_REF_RANGE': 'Normal '\n",
      "                                                                     '(0-85)',\n",
      "                                      'PSU__DDRC__DEEP_PWR_DOWN_EN': '0',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'PSU__DDRC__DERATE_INT_D': '<Select>',\n",
      "                                      'PSU__DDRC__DEVICE_CAPACITY': '8192 '\n",
      "                                                                    'MBits',\n",
      "                                      'PSU__DDRC__DIMM_ADDR_MIRROR': '0',\n",
      "                                      'PSU__DDRC__DM_DBI': 'DM_NO_DBI',\n",
      "                                      'PSU__DDRC__DQMAP_0_3': '0',\n",
      "                                      'PSU__DDRC__DQMAP_12_15': '0',\n",
      "                                      'PSU__DDRC__DQMAP_16_19': '0',\n",
      "                                      'PSU__DDRC__DQMAP_20_23': '0',\n",
      "                                      'PSU__DDRC__DQMAP_24_27': '0',\n",
      "                                      'PSU__DDRC__DQMAP_28_31': '0',\n",
      "                                      'PSU__DDRC__DQMAP_32_35': '0',\n",
      "                                      'PSU__DDRC__DQMAP_36_39': '0',\n",
      "                                      'PSU__DDRC__DQMAP_40_43': '0',\n",
      "                                      'PSU__DDRC__DQMAP_44_47': '0',\n",
      "                                      'PSU__DDRC__DQMAP_48_51': '0',\n",
      "                                      'PSU__DDRC__DQMAP_4_7': '0',\n",
      "                                      'PSU__DDRC__DQMAP_52_55': '0',\n",
      "                                      'PSU__DDRC__DQMAP_56_59': '0',\n",
      "                                      'PSU__DDRC__DQMAP_60_63': '0',\n",
      "                                      'PSU__DDRC__DQMAP_64_67': '0',\n",
      "                                      'PSU__DDRC__DQMAP_68_71': '0',\n",
      "                                      'PSU__DDRC__DQMAP_8_11': '0',\n",
      "                                      'PSU__DDRC__DRAM_WIDTH': '16 Bits',\n",
      "                                      'PSU__DDRC__ECC': 'Disabled',\n",
      "                                      'PSU__DDRC__ECC_SCRUB': '0',\n",
      "                                      'PSU__DDRC__ENABLE': '1',\n",
      "                                      'PSU__DDRC__ENABLE_2T_TIMING': '0',\n",
      "                                      'PSU__DDRC__ENABLE_DP_SWITCH': '0',\n",
      "                                      'PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP': '0',\n",
      "                                      'PSU__DDRC__ENABLE_LP4_SLOWBOOT': '0',\n",
      "                                      'PSU__DDRC__EN_2ND_CLK': '0',\n",
      "                                      'PSU__DDRC__FGRM': '1X',\n",
      "                                      'PSU__DDRC__FREQ_MHZ': '1',\n",
      "                                      'PSU__DDRC__HIGH_TEMP': '<Select>',\n",
      "                                      'PSU__DDRC__LPDDR3_DUALRANK_SDP': '0',\n",
      "                                      'PSU__DDRC__LPDDR3_T_REF_RANGE': 'NA',\n",
      "                                      'PSU__DDRC__LPDDR4_T_REF_RANGE': 'NA',\n",
      "                                      'PSU__DDRC__LP_ASR': 'manual normal',\n",
      "                                      'PSU__DDRC__MEMORY_TYPE': 'DDR 4',\n",
      "                                      'PSU__DDRC__PARITY_ENABLE': '0',\n",
      "                                      'PSU__DDRC__PARTNO': '<Select>',\n",
      "                                      'PSU__DDRC__PER_BANK_REFRESH': '0',\n",
      "                                      'PSU__DDRC__PHY_DBI_MODE': '0',\n",
      "                                      'PSU__DDRC__PLL_BYPASS': '0',\n",
      "                                      'PSU__DDRC__PWR_DOWN_EN': '0',\n",
      "                                      'PSU__DDRC__RANK_ADDR_COUNT': '0',\n",
      "                                      'PSU__DDRC__RD_DQS_CENTER': '0',\n",
      "                                      'PSU__DDRC__ROW_ADDR_COUNT': '16',\n",
      "                                      'PSU__DDRC__SB_TARGET': '15-15-15',\n",
      "                                      'PSU__DDRC__SELF_REF_ABORT': '0',\n",
      "                                      'PSU__DDRC__SPEED_BIN': 'DDR4_2133P',\n",
      "                                      'PSU__DDRC__STATIC_RD_MODE': '0',\n",
      "                                      'PSU__DDRC__TRAIN_DATA_EYE': '1',\n",
      "                                      'PSU__DDRC__TRAIN_READ_GATE': '1',\n",
      "                                      'PSU__DDRC__TRAIN_WRITE_LEVEL': '1',\n",
      "                                      'PSU__DDRC__T_FAW': '30.0',\n",
      "                                      'PSU__DDRC__T_RAS_MIN': '33',\n",
      "                                      'PSU__DDRC__T_RC': '47.06',\n",
      "                                      'PSU__DDRC__T_RCD': '15',\n",
      "                                      'PSU__DDRC__T_RP': '15',\n",
      "                                      'PSU__DDRC__VENDOR_PART': 'OTHERS',\n",
      "                                      'PSU__DDRC__VIDEO_BUFFER_SIZE': '0',\n",
      "                                      'PSU__DDRC__VREF': '1',\n",
      "                                      'PSU__DDR_HIGH_ADDRESS_GUI_ENABLE': '1',\n",
      "                                      'PSU__DDR_QOS_ENABLE': '0',\n",
      "                                      'PSU__DDR_QOS_PORT0_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT1_VN1_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT1_VN2_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT2_VN1_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT2_VN2_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT3_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT4_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_QOS_PORT5_TYPE': '<Select>',\n",
      "                                      'PSU__DDR_SW_REFRESH_ENABLED': '1',\n",
      "                                      'PSU__DDR__INTERFACE__FREQMHZ': '533.500',\n",
      "                                      'PSU__DEVICE_TYPE': 'RFSOC',\n",
      "                                      'PSU__DISPLAYPORT__LANE0__ENABLE': '1',\n",
      "                                      'PSU__DISPLAYPORT__LANE0__IO': 'GT Lane1',\n",
      "                                      'PSU__DISPLAYPORT__LANE1__ENABLE': '1',\n",
      "                                      'PSU__DISPLAYPORT__LANE1__IO': 'GT Lane0',\n",
      "                                      'PSU__DISPLAYPORT__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__DLL__ISUSED': '1',\n",
      "                                      'PSU__DPAUX__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__DPAUX__PERIPHERAL__IO': 'MIO 27 .. '\n",
      "                                                                    '30',\n",
      "                                      'PSU__DP__LANE_SEL': 'Dual Lower',\n",
      "                                      'PSU__DP__REF_CLK_FREQ': '27',\n",
      "                                      'PSU__DP__REF_CLK_SEL': 'Ref Clk1',\n",
      "                                      'PSU__ENABLE__DDR__REFRESH__SIGNALS': '0',\n",
      "                                      'PSU__ENET0__FIFO__ENABLE': '0',\n",
      "                                      'PSU__ENET0__GRP_MDIO__ENABLE': '0',\n",
      "                                      'PSU__ENET0__GRP_MDIO__IO': '<Select>',\n",
      "                                      'PSU__ENET0__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__ENET0__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__ENET0__PTP__ENABLE': '0',\n",
      "                                      'PSU__ENET0__TSU__ENABLE': '0',\n",
      "                                      'PSU__ENET1__FIFO__ENABLE': '0',\n",
      "                                      'PSU__ENET1__GRP_MDIO__ENABLE': '0',\n",
      "                                      'PSU__ENET1__GRP_MDIO__IO': '<Select>',\n",
      "                                      'PSU__ENET1__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__ENET1__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__ENET1__PTP__ENABLE': '0',\n",
      "                                      'PSU__ENET1__TSU__ENABLE': '0',\n",
      "                                      'PSU__ENET2__FIFO__ENABLE': '0',\n",
      "                                      'PSU__ENET2__GRP_MDIO__ENABLE': '0',\n",
      "                                      'PSU__ENET2__GRP_MDIO__IO': '<Select>',\n",
      "                                      'PSU__ENET2__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__ENET2__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__ENET2__PTP__ENABLE': '0',\n",
      "                                      'PSU__ENET2__TSU__ENABLE': '0',\n",
      "                                      'PSU__ENET3__FIFO__ENABLE': '0',\n",
      "                                      'PSU__ENET3__GRP_MDIO__ENABLE': '1',\n",
      "                                      'PSU__ENET3__GRP_MDIO__IO': 'MIO 76 .. '\n",
      "                                                                  '77',\n",
      "                                      'PSU__ENET3__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__ENET3__PERIPHERAL__IO': 'MIO 64 .. '\n",
      "                                                                    '75',\n",
      "                                      'PSU__ENET3__PTP__ENABLE': '0',\n",
      "                                      'PSU__ENET3__TSU__ENABLE': '0',\n",
      "                                      'PSU__EN_AXI_STATUS_PORTS': '0',\n",
      "                                      'PSU__EN_EMIO_TRACE': '0',\n",
      "                                      'PSU__EP__IP': '0',\n",
      "                                      'PSU__EXPAND__CORESIGHT': '0',\n",
      "                                      'PSU__EXPAND__FPD_SLAVES': '0',\n",
      "                                      'PSU__EXPAND__GIC': '0',\n",
      "                                      'PSU__EXPAND__LOWER_LPS_SLAVES': '0',\n",
      "                                      'PSU__EXPAND__UPPER_LPS_SLAVES': '0',\n",
      "                                      'PSU__FPDMASTERS_COHERENCY': '0',\n",
      "                                      'PSU__FPD_SLCR__WDT1__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__FPD_SLCR__WDT1__FREQMHZ': '99.999001',\n",
      "                                      'PSU__FPD_SLCR__WDT_CLK_SEL__SELECT': 'APB',\n",
      "                                      'PSU__FPGA_PL0_ENABLE': '1',\n",
      "                                      'PSU__FPGA_PL1_ENABLE': '0',\n",
      "                                      'PSU__FPGA_PL2_ENABLE': '0',\n",
      "                                      'PSU__FPGA_PL3_ENABLE': '0',\n",
      "                                      'PSU__FP__POWER__ON': '1',\n",
      "                                      'PSU__FTM__CTI_IN_0': '0',\n",
      "                                      'PSU__FTM__CTI_IN_1': '0',\n",
      "                                      'PSU__FTM__CTI_IN_2': '0',\n",
      "                                      'PSU__FTM__CTI_IN_3': '0',\n",
      "                                      'PSU__FTM__CTI_OUT_0': '0',\n",
      "                                      'PSU__FTM__CTI_OUT_1': '0',\n",
      "                                      'PSU__FTM__CTI_OUT_2': '0',\n",
      "                                      'PSU__FTM__CTI_OUT_3': '0',\n",
      "                                      'PSU__FTM__GPI': '0',\n",
      "                                      'PSU__FTM__GPO': '0',\n",
      "                                      'PSU__GEM0_COHERENCY': '0',\n",
      "                                      'PSU__GEM0_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__GEM0__REF_CLK_FREQ': '<Select>',\n",
      "                                      'PSU__GEM0__REF_CLK_SEL': '<Select>',\n",
      "                                      'PSU__GEM1_COHERENCY': '0',\n",
      "                                      'PSU__GEM1_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__GEM1__REF_CLK_FREQ': '<Select>',\n",
      "                                      'PSU__GEM1__REF_CLK_SEL': '<Select>',\n",
      "                                      'PSU__GEM2_COHERENCY': '0',\n",
      "                                      'PSU__GEM2_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__GEM2__REF_CLK_FREQ': '<Select>',\n",
      "                                      'PSU__GEM2__REF_CLK_SEL': '<Select>',\n",
      "                                      'PSU__GEM3_COHERENCY': '0',\n",
      "                                      'PSU__GEM3_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__GEM3__REF_CLK_FREQ': '<Select>',\n",
      "                                      'PSU__GEM3__REF_CLK_SEL': '<Select>',\n",
      "                                      'PSU__GEM__TSU__ENABLE': '0',\n",
      "                                      'PSU__GEM__TSU__IO': '<Select>',\n",
      "                                      'PSU__GEN_IPI_0__MASTER': 'APU',\n",
      "                                      'PSU__GEN_IPI_10__MASTER': 'NONE',\n",
      "                                      'PSU__GEN_IPI_1__MASTER': 'RPU0',\n",
      "                                      'PSU__GEN_IPI_2__MASTER': 'RPU1',\n",
      "                                      'PSU__GEN_IPI_3__MASTER': 'PMU',\n",
      "                                      'PSU__GEN_IPI_4__MASTER': 'PMU',\n",
      "                                      'PSU__GEN_IPI_5__MASTER': 'PMU',\n",
      "                                      'PSU__GEN_IPI_6__MASTER': 'PMU',\n",
      "                                      'PSU__GEN_IPI_7__MASTER': 'NONE',\n",
      "                                      'PSU__GEN_IPI_8__MASTER': 'NONE',\n",
      "                                      'PSU__GEN_IPI_9__MASTER': 'NONE',\n",
      "                                      'PSU__GEN_IPI__TRUSTZONE': '<Select>',\n",
      "                                      'PSU__GPIO0_MIO__IO': 'MIO 0 .. 25',\n",
      "                                      'PSU__GPIO0_MIO__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__GPIO1_MIO__IO': 'MIO 26 .. 51',\n",
      "                                      'PSU__GPIO1_MIO__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__GPIO2_MIO__IO': '<Select>',\n",
      "                                      'PSU__GPIO2_MIO__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__GPIO_EMIO_WIDTH': '1',\n",
      "                                      'PSU__GPIO_EMIO__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__GPIO_EMIO__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__GPIO_EMIO__WIDTH': '[94:0]',\n",
      "                                      'PSU__GPU_PP0__POWER__ON': '0',\n",
      "                                      'PSU__GPU_PP1__POWER__ON': '0',\n",
      "                                      'PSU__GT_REF_CLK__FREQMHZ': '33.333',\n",
      "                                      'PSU__GT__LINK_SPEED': 'HBR',\n",
      "                                      'PSU__GT__PRE_EMPH_LVL_4': '0',\n",
      "                                      'PSU__GT__VLT_SWNG_LVL_4': '0',\n",
      "                                      'PSU__HIGH_ADDRESS__ENABLE': '1',\n",
      "                                      'PSU__HPM0_FPD__NUM_READ_THREADS': '4',\n",
      "                                      'PSU__HPM0_FPD__NUM_WRITE_THREADS': '4',\n",
      "                                      'PSU__HPM0_LPD__NUM_READ_THREADS': '4',\n",
      "                                      'PSU__HPM0_LPD__NUM_WRITE_THREADS': '4',\n",
      "                                      'PSU__HPM1_FPD__NUM_READ_THREADS': '4',\n",
      "                                      'PSU__HPM1_FPD__NUM_WRITE_THREADS': '4',\n",
      "                                      'PSU__I2C0_LOOP_I2C1__ENABLE': '0',\n",
      "                                      'PSU__I2C0__GRP_INT__ENABLE': '0',\n",
      "                                      'PSU__I2C0__GRP_INT__IO': '<Select>',\n",
      "                                      'PSU__I2C0__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__I2C0__PERIPHERAL__IO': 'MIO 14 .. '\n",
      "                                                                   '15',\n",
      "                                      'PSU__I2C1__GRP_INT__ENABLE': '0',\n",
      "                                      'PSU__I2C1__GRP_INT__IO': '<Select>',\n",
      "                                      'PSU__I2C1__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__I2C1__PERIPHERAL__IO': 'MIO 16 .. '\n",
      "                                                                   '17',\n",
      "                                      'PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL': 'APB',\n",
      "                                      'PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL': 'APB',\n",
      "                                      'PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL': 'APB',\n",
      "                                      'PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL': 'APB',\n",
      "                                      'PSU__IOU_SLCR__TTC0__ACT_FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC0__FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC1__ACT_FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC1__FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC2__ACT_FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC2__FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC3__ACT_FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__TTC3__FREQMHZ': '100.000000',\n",
      "                                      'PSU__IOU_SLCR__WDT0__ACT_FREQMHZ': '99.999001',\n",
      "                                      'PSU__IOU_SLCR__WDT0__FREQMHZ': '99.999001',\n",
      "                                      'PSU__IOU_SLCR__WDT_CLK_SEL__SELECT': 'APB',\n",
      "                                      'PSU__IRQ_P2F_ADMA_CHAN__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_AIB_AXI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_AMS__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APM_FPD__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_COMM__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_CPUMNT__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_CTI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_EXTERR__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_IPI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_L2ERR__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_PMU__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_APU_REGS__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ATB_LPD__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_CAN0__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_CAN1__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_CLKMON__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_CSUPMU_WDT__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_CSU_DMA__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_CSU__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_DDR_SS__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_DPDMA__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_DPORT__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_EFUSE__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT0_WAKEUP__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT0__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT1_WAKEUP__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT1__INT': '0',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'PSU__IRQ_P2F_ENT2_WAKEUP__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT2__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT3_WAKEUP__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_ENT3__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_FPD_APB__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_FPD_ATB_ERR__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_FP_WDT__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_GDMA_CHAN__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_GPIO__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_GPU__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_I2C0__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_I2C1__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_LPD_APB__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_LPD_APM__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_LP_WDT__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_NAND__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_OCM_ERR__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_PCIE_DMA__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_PCIE_LEGACY__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_PCIE_MSC__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_PCIE_MSI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_PL_IPI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_QSPI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_RPU_IPI__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_RPU_PERMON__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_RTC_ALARM__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_RTC_SECONDS__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SATA__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SDIO0_WAKE__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SDIO0__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SDIO1_WAKE__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SDIO1__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SPI0__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_SPI1__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC0__INT0': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC0__INT1': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC0__INT2': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC1__INT0': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC1__INT1': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC1__INT2': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC2__INT0': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC2__INT1': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC2__INT2': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC3__INT0': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC3__INT1': '0',\n",
      "                                      'PSU__IRQ_P2F_TTC3__INT2': '0',\n",
      "                                      'PSU__IRQ_P2F_UART0__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_UART1__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_USB3_ENDPOINT__INT0': '0',\n",
      "                                      'PSU__IRQ_P2F_USB3_ENDPOINT__INT1': '0',\n",
      "                                      'PSU__IRQ_P2F_USB3_OTG__INT0': '0',\n",
      "                                      'PSU__IRQ_P2F_USB3_OTG__INT1': '0',\n",
      "                                      'PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_XMPU_FPD__INT': '0',\n",
      "                                      'PSU__IRQ_P2F_XMPU_LPD__INT': '0',\n",
      "                                      'PSU__IRQ_P2F__INTF_FPD_SMMU__INT': '0',\n",
      "                                      'PSU__IRQ_P2F__INTF_PPD_CCI__INT': '0',\n",
      "                                      'PSU__L2_BANK0__POWER__ON': '1',\n",
      "                                      'PSU__LPDMA0_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA1_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA2_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA3_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA4_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA5_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA6_COHERENCY': '0',\n",
      "                                      'PSU__LPDMA7_COHERENCY': '0',\n",
      "                                      'PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT': 'APB',\n",
      "                                      'PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ': '100.000000',\n",
      "                                      'PSU__LPD_SLCR__CSUPMU__FREQMHZ': '100.000000',\n",
      "                                      'PSU__MAXIGP0__DATA_WIDTH': '128',\n",
      "                                      'PSU__MAXIGP1__DATA_WIDTH': '128',\n",
      "                                      'PSU__MAXIGP2__DATA_WIDTH': '32',\n",
      "                                      'PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST': '1',\n",
      "                                      'PSU__M_AXI_GP0__FREQMHZ': '187.498123',\n",
      "                                      'PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST': '1',\n",
      "                                      'PSU__M_AXI_GP1__FREQMHZ': '10',\n",
      "                                      'PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST': '1',\n",
      "                                      'PSU__M_AXI_GP2__FREQMHZ': '10',\n",
      "                                      'PSU__NAND_COHERENCY': '0',\n",
      "                                      'PSU__NAND_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__NAND__CHIP_ENABLE__ENABLE': '0',\n",
      "                                      'PSU__NAND__CHIP_ENABLE__IO': '<Select>',\n",
      "                                      'PSU__NAND__DATA_STROBE__ENABLE': '0',\n",
      "                                      'PSU__NAND__DATA_STROBE__IO': '<Select>',\n",
      "                                      'PSU__NAND__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__NAND__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__NAND__READY0_BUSY__ENABLE': '0',\n",
      "                                      'PSU__NAND__READY0_BUSY__IO': '<Select>',\n",
      "                                      'PSU__NAND__READY1_BUSY__ENABLE': '0',\n",
      "                                      'PSU__NAND__READY1_BUSY__IO': '<Select>',\n",
      "                                      'PSU__NAND__READY_BUSY__ENABLE': '0',\n",
      "                                      'PSU__NAND__READY_BUSY__IO': '<Select>',\n",
      "                                      'PSU__NUM_F2P0__INTR__INPUTS': '1',\n",
      "                                      'PSU__NUM_F2P1__INTR__INPUTS': '1',\n",
      "                                      'PSU__NUM_FABRIC_RESETS': '1',\n",
      "                                      'PSU__OCM_BANK0__POWER__ON': '1',\n",
      "                                      'PSU__OCM_BANK1__POWER__ON': '1',\n",
      "                                      'PSU__OCM_BANK2__POWER__ON': '1',\n",
      "                                      'PSU__OCM_BANK3__POWER__ON': '1',\n",
      "                                      'PSU__OVERRIDE_HPX_QOS': '0',\n",
      "                                      'PSU__OVERRIDE__BASIC_CLOCK': '0',\n",
      "                                      'PSU__PCIE__ACS_VIOLAION': '0',\n",
      "                                      'PSU__PCIE__ACS_VIOLATION': '0',\n",
      "                                      'PSU__PCIE__AER_CAPABILITY': '0',\n",
      "                                      'PSU__PCIE__ATOMICOP_EGRESS_BLOCKED': '0',\n",
      "                                      'PSU__PCIE__BAR0_64BIT': '0',\n",
      "                                      'PSU__PCIE__BAR0_ENABLE': '0',\n",
      "                                      'PSU__PCIE__BAR0_PREFETCHABLE': '0',\n",
      "                                      'PSU__PCIE__BAR0_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR0_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR0_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR1_64BIT': '0',\n",
      "                                      'PSU__PCIE__BAR1_ENABLE': '0',\n",
      "                                      'PSU__PCIE__BAR1_PREFETCHABLE': '0',\n",
      "                                      'PSU__PCIE__BAR1_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR1_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR1_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR2_64BIT': '0',\n",
      "                                      'PSU__PCIE__BAR2_ENABLE': '0',\n",
      "                                      'PSU__PCIE__BAR2_PREFETCHABLE': '0',\n",
      "                                      'PSU__PCIE__BAR2_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR2_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR2_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR3_64BIT': '0',\n",
      "                                      'PSU__PCIE__BAR3_ENABLE': '0',\n",
      "                                      'PSU__PCIE__BAR3_PREFETCHABLE': '0',\n",
      "                                      'PSU__PCIE__BAR3_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR3_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR3_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR4_64BIT': '0',\n",
      "                                      'PSU__PCIE__BAR4_ENABLE': '0',\n",
      "                                      'PSU__PCIE__BAR4_PREFETCHABLE': '0',\n",
      "                                      'PSU__PCIE__BAR4_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR4_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR4_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR5_64BIT': '0',\n",
      "                                      'PSU__PCIE__BAR5_ENABLE': '0',\n",
      "                                      'PSU__PCIE__BAR5_PREFETCHABLE': '0',\n",
      "                                      'PSU__PCIE__BAR5_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR5_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__BAR5_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__BASE_CLASS_MENU': '<Select>',\n",
      "                                      'PSU__PCIE__BRIDGE_BAR_INDICATOR': '<Select>',\n",
      "                                      'PSU__PCIE__CAP_SLOT_IMPLEMENTED': '<Select>',\n",
      "                                      'PSU__PCIE__COMPLETER_ABORT': '0',\n",
      "                                      'PSU__PCIE__COMPLTION_TIMEOUT': '0',\n",
      "                                      'PSU__PCIE__CORRECTABLE_INT_ERR': '0',\n",
      "                                      'PSU__PCIE__CRS_SW_VISIBILITY': '0',\n",
      "                                      'PSU__PCIE__DEVICE_PORT_TYPE': '<Select>',\n",
      "                                      'PSU__PCIE__ECRC_CHECK': '0',\n",
      "                                      'PSU__PCIE__ECRC_ERR': '0',\n",
      "                                      'PSU__PCIE__ECRC_GEN': '0',\n",
      "                                      'PSU__PCIE__EROM_ENABLE': '0',\n",
      "                                      'PSU__PCIE__EROM_SCALE': '<Select>',\n",
      "                                      'PSU__PCIE__EROM_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__FLOW_CONTROL_ERR': '0',\n",
      "                                      'PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR': '0',\n",
      "                                      'PSU__PCIE__HEADER_LOG_OVERFLOW': '0',\n",
      "                                      'PSU__PCIE__INTERFACE_WIDTH': '<Select>',\n",
      "                                      'PSU__PCIE__INTX_GENERATION': '0',\n",
      "                                      'PSU__PCIE__INTX_PIN': '<Select>',\n",
      "                                      'PSU__PCIE__LANE0__ENABLE': '0',\n",
      "                                      'PSU__PCIE__LANE0__IO': '<Select>',\n",
      "                                      'PSU__PCIE__LANE1__ENABLE': '0',\n",
      "                                      'PSU__PCIE__LANE1__IO': '<Select>',\n",
      "                                      'PSU__PCIE__LANE2__ENABLE': '0',\n",
      "                                      'PSU__PCIE__LANE2__IO': '<Select>',\n",
      "                                      'PSU__PCIE__LANE3__ENABLE': '0',\n",
      "                                      'PSU__PCIE__LANE3__IO': '<Select>',\n",
      "                                      'PSU__PCIE__LEGACY_INTERRUPT': '<Select>',\n",
      "                                      'PSU__PCIE__LINK_SPEED': '<Select>',\n",
      "                                      'PSU__PCIE__MAXIMUM_LINK_WIDTH': '<Select>',\n",
      "                                      'PSU__PCIE__MAX_PAYLOAD_SIZE': '<Select>',\n",
      "                                      'PSU__PCIE__MC_BLOCKED_TLP': '0',\n",
      "                                      'PSU__PCIE__MSIX_CAPABILITY': '0',\n",
      "                                      'PSU__PCIE__MSIX_PBA_OFFSET': '0',\n",
      "                                      'PSU__PCIE__MSIX_TABLE_OFFSET': '0',\n",
      "                                      'PSU__PCIE__MSIX_TABLE_SIZE': '0',\n",
      "                                      'PSU__PCIE__MSI_64BIT_ADDR_CAPABLE': '0',\n",
      "                                      'PSU__PCIE__MSI_CAPABILITY': '0',\n",
      "                                      'PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE': '<Select>',\n",
      "                                      'PSU__PCIE__MULTIHEADER': '0',\n",
      "                                      'PSU__PCIE__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE': '1',\n",
      "                                      'PSU__PCIE__PERIPHERAL__ENDPOINT_IO': '<Select>',\n",
      "                                      'PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE': '0',\n",
      "                                      'PSU__PCIE__PERIPHERAL__ROOTPORT_IO': '<Select>',\n",
      "                                      'PSU__PCIE__PERM_ROOT_ERR_UPDATE': '0',\n",
      "                                      'PSU__PCIE__RECEIVER_ERR': '0',\n",
      "                                      'PSU__PCIE__RECEIVER_OVERFLOW': '0',\n",
      "                                      'PSU__PCIE__REF_CLK_FREQ': '<Select>',\n",
      "                                      'PSU__PCIE__REF_CLK_SEL': '<Select>',\n",
      "                                      'PSU__PCIE__RESET__POLARITY': 'Active '\n",
      "                                                                    'Low',\n",
      "                                      'PSU__PCIE__SUB_CLASS_INTERFACE_MENU': '<Select>',\n",
      "                                      'PSU__PCIE__SURPRISE_DOWN': '0',\n",
      "                                      'PSU__PCIE__TLP_PREFIX_BLOCKED': '0',\n",
      "                                      'PSU__PCIE__UNCORRECTABL_INT_ERR': '0',\n",
      "                                      'PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT': '<Select>',\n",
      "                                      'PSU__PJTAG__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__PJTAG__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__PL_CLK0_BUF': 'TRUE',\n",
      "                                      'PSU__PL_CLK1_BUF': 'FALSE',\n",
      "                                      'PSU__PL_CLK2_BUF': 'FALSE',\n",
      "                                      'PSU__PL_CLK3_BUF': 'FALSE',\n",
      "                                      'PSU__PL__POWER__ON': '1',\n",
      "                                      'PSU__PMU_COHERENCY': '0',\n",
      "                                      'PSU__PMU__AIBACK__ENABLE': '0',\n",
      "                                      'PSU__PMU__EMIO_GPI__ENABLE': '0',\n",
      "                                      'PSU__PMU__EMIO_GPO__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI0__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI0__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPI1__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI1__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPI2__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI2__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPI3__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI3__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPI4__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI4__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPI5__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPI5__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO0__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPO0__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO1__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPO1__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO2__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPO2__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO2__POLARITY': '<Select>',\n",
      "                                      'PSU__PMU__GPO3__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPO3__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO3__POLARITY': '<Select>',\n",
      "                                      'PSU__PMU__GPO4__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPO4__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO4__POLARITY': '<Select>',\n",
      "                                      'PSU__PMU__GPO5__ENABLE': '0',\n",
      "                                      'PSU__PMU__GPO5__IO': '<Select>',\n",
      "                                      'PSU__PMU__GPO5__POLARITY': '<Select>',\n",
      "                                      'PSU__PMU__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__PMU__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__PMU__PLERROR__ENABLE': '0',\n",
      "                                      'PSU__PRESET_APPLIED': '1',\n",
      "                                      'PSU__PROTECTION__DDR_SEGMENTS': 'NONE',\n",
      "                                      'PSU__PROTECTION__DEBUG': '0',\n",
      "                                      'PSU__PROTECTION__ENABLE': '0',\n",
      "                                      'PSU__PROTECTION__FPD_SEGMENTS': 'SA:0xFD1A0000; '\n",
      "                                                                       'SIZE:1280; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD000000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD010000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD020000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD030000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD040000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD050000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD610000; '\n",
      "                                                                       'SIZE:512; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFD5D0000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware|SA:0xFD1A0000 '\n",
      "                                                                       '; '\n",
      "                                                                       'SIZE:1280; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure '\n",
      "                                                                       '; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:Secure '\n",
      "                                                                       'Subsystem',\n",
      "                                      'PSU__PROTECTION__LOCK_UNUSED_SEGMENTS': '0',\n",
      "                                      'PSU__PROTECTION__LPD_SEGMENTS': 'SA:0xFF980000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFF5E0000; '\n",
      "                                                                       'SIZE:2560; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFFCC0000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFF180000; '\n",
      "                                                                       'SIZE:768; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFF410000; '\n",
      "                                                                       'SIZE:640; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFFA70000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware| '\n",
      "                                                                       'SA:0xFF9A0000; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:PMU '\n",
      "                                                                       'Firmware|SA:0xFF5E0000 '\n",
      "                                                                       '; '\n",
      "                                                                       'SIZE:2560; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure '\n",
      "                                                                       '; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:Secure '\n",
      "                                                                       'Subsystem|SA:0xFFCC0000 '\n",
      "                                                                       '; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure '\n",
      "                                                                       '; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:Secure '\n",
      "                                                                       'Subsystem|SA:0xFF180000 '\n",
      "                                                                       '; '\n",
      "                                                                       'SIZE:768; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure '\n",
      "                                                                       '; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:Secure '\n",
      "                                                                       'Subsystem|SA:0xFF9A0000 '\n",
      "                                                                       '; '\n",
      "                                                                       'SIZE:64; '\n",
      "                                                                       'UNIT:KB; '\n",
      "                                                                       'RegionTZ:Secure '\n",
      "                                                                       '; '\n",
      "                                                                       'WrAllowed:Read/Write; '\n",
      "                                                                       'subsystemId:Secure '\n",
      "                                                                       'Subsystem',\n",
      "                                      'PSU__PROTECTION__MASTERS': 'USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1',\n",
      "                                      'PSU__PROTECTION__MASTERS_TZ': 'GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure',\n",
      "                                      'PSU__PROTECTION__OCM_SEGMENTS': 'NONE',\n",
      "                                      'PSU__PROTECTION__PRESUBSYSTEMS': 'NONE',\n",
      "                                      'PSU__PROTECTION__SLAVES': 'LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display '\n",
      "                                                                 'Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1',\n",
      "                                      'PSU__PROTECTION__SUBSYSTEMS': 'PMU '\n",
      "                                                                     'Firmware:PMU|Secure '\n",
      "                                                                     'Subsystem:',\n",
      "                                      'PSU__PSS_ALT_REF_CLK__ENABLE': '0',\n",
      "                                      'PSU__PSS_ALT_REF_CLK__FREQMHZ': '33.333',\n",
      "                                      'PSU__PSS_ALT_REF_CLK__IO': '<Select>',\n",
      "                                      'PSU__PSS_REF_CLK__FREQMHZ': '33.333',\n",
      "                                      'PSU__QSPI_COHERENCY': '0',\n",
      "                                      'PSU__QSPI_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__QSPI__GRP_FBCLK__ENABLE': '1',\n",
      "                                      'PSU__QSPI__GRP_FBCLK__IO': 'MIO 6',\n",
      "                                      'PSU__QSPI__PERIPHERAL__DATA_MODE': 'x4',\n",
      "                                      'PSU__QSPI__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__QSPI__PERIPHERAL__IO': 'MIO 0 .. '\n",
      "                                                                   '12',\n",
      "                                      'PSU__QSPI__PERIPHERAL__MODE': 'Dual '\n",
      "                                                                     'Parallel',\n",
      "                                      'PSU__REPORT__DBGLOG': '0',\n",
      "                                      'PSU__RPU_COHERENCY': '0',\n",
      "                                      'PSU__RPU__POWER__ON': '1',\n",
      "                                      'PSU__SATA__LANE0__ENABLE': '0',\n",
      "                                      'PSU__SATA__LANE0__IO': '<Select>',\n",
      "                                      'PSU__SATA__LANE1__ENABLE': '1',\n",
      "                                      'PSU__SATA__LANE1__IO': 'GT Lane3',\n",
      "                                      'PSU__SATA__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__SATA__REF_CLK_FREQ': '125',\n",
      "                                      'PSU__SATA__REF_CLK_SEL': 'Ref Clk3',\n",
      "                                      'PSU__SAXIGP0__DATA_WIDTH': '128',\n",
      "                                      'PSU__SAXIGP1__DATA_WIDTH': '128',\n",
      "                                      'PSU__SAXIGP2__DATA_WIDTH': '128',\n",
      "                                      'PSU__SAXIGP3__DATA_WIDTH': '128',\n",
      "                                      'PSU__SAXIGP4__DATA_WIDTH': '128',\n",
      "                                      'PSU__SAXIGP5__DATA_WIDTH': '128',\n",
      "                                      'PSU__SAXIGP6__DATA_WIDTH': '128',\n",
      "                                      'PSU__SD0_COHERENCY': '0',\n",
      "                                      'PSU__SD0_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__SD0__DATA_TRANSFER_MODE': '<Select>',\n",
      "                                      'PSU__SD0__GRP_CD__ENABLE': '0',\n",
      "                                      'PSU__SD0__GRP_CD__IO': '<Select>',\n",
      "                                      'PSU__SD0__GRP_POW__ENABLE': '0',\n",
      "                                      'PSU__SD0__GRP_POW__IO': '<Select>',\n",
      "                                      'PSU__SD0__GRP_WP__ENABLE': '0',\n",
      "                                      'PSU__SD0__GRP_WP__IO': '<Select>',\n",
      "                                      'PSU__SD0__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__SD0__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__SD0__RESET__ENABLE': '0',\n",
      "                                      'PSU__SD0__SLOT_TYPE': '<Select>',\n",
      "                                      'PSU__SD1_COHERENCY': '0',\n",
      "                                      'PSU__SD1_ROUTE_THROUGH_FPD': '0',\n",
      "                                      'PSU__SD1__DATA_TRANSFER_MODE': '8Bit',\n",
      "                                      'PSU__SD1__GRP_CD__ENABLE': '1',\n",
      "                                      'PSU__SD1__GRP_CD__IO': 'MIO 45',\n",
      "                                      'PSU__SD1__GRP_POW__ENABLE': '0',\n",
      "                                      'PSU__SD1__GRP_POW__IO': '<Select>',\n",
      "                                      'PSU__SD1__GRP_WP__ENABLE': '0',\n",
      "                                      'PSU__SD1__GRP_WP__IO': '<Select>',\n",
      "                                      'PSU__SD1__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__SD1__PERIPHERAL__IO': 'MIO 39 .. '\n",
      "                                                                  '51',\n",
      "                                      'PSU__SD1__RESET__ENABLE': '0',\n",
      "                                      'PSU__SD1__SLOT_TYPE': 'SD 3.0',\n",
      "                                      'PSU__SPI0_LOOP_SPI1__ENABLE': '0',\n",
      "                                      'PSU__SPI0__GRP_SS0__ENABLE': '0',\n",
      "                                      'PSU__SPI0__GRP_SS0__IO': '<Select>',\n",
      "                                      'PSU__SPI0__GRP_SS1__ENABLE': '0',\n",
      "                                      'PSU__SPI0__GRP_SS1__IO': '<Select>',\n",
      "                                      'PSU__SPI0__GRP_SS2__ENABLE': '0',\n",
      "                                      'PSU__SPI0__GRP_SS2__IO': '<Select>',\n",
      "                                      'PSU__SPI0__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__SPI0__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__SPI1__GRP_SS0__ENABLE': '0',\n",
      "                                      'PSU__SPI1__GRP_SS0__IO': '<Select>',\n",
      "                                      'PSU__SPI1__GRP_SS1__ENABLE': '0',\n",
      "                                      'PSU__SPI1__GRP_SS1__IO': '<Select>',\n",
      "                                      'PSU__SPI1__GRP_SS2__ENABLE': '0',\n",
      "                                      'PSU__SPI1__GRP_SS2__IO': '<Select>',\n",
      "                                      'PSU__SPI1__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__SPI1__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__SWDT0__CLOCK__ENABLE': '0',\n",
      "                                      'PSU__SWDT0__CLOCK__IO': '<Select>',\n",
      "                                      'PSU__SWDT0__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__SWDT0__PERIPHERAL__IO': 'NA',\n",
      "                                      'PSU__SWDT0__RESET__ENABLE': '0',\n",
      "                                      'PSU__SWDT0__RESET__IO': '<Select>',\n",
      "                                      'PSU__SWDT1__CLOCK__ENABLE': '0',\n",
      "                                      'PSU__SWDT1__CLOCK__IO': '<Select>',\n",
      "                                      'PSU__SWDT1__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__SWDT1__PERIPHERAL__IO': 'NA',\n",
      "                                      'PSU__SWDT1__RESET__ENABLE': '0',\n",
      "                                      'PSU__SWDT1__RESET__IO': '<Select>',\n",
      "                                      'PSU__S_AXI_GP0__FREQMHZ': '187.498123',\n",
      "                                      'PSU__S_AXI_GP1__FREQMHZ': '10',\n",
      "                                      'PSU__S_AXI_GP2__FREQMHZ': '10',\n",
      "                                      'PSU__S_AXI_GP3__FREQMHZ': '10',\n",
      "                                      'PSU__S_AXI_GP4__FREQMHZ': '10',\n",
      "                                      'PSU__S_AXI_GP5__FREQMHZ': '10',\n",
      "                                      'PSU__S_AXI_GP6__FREQMHZ': '10',\n",
      "                                      'PSU__TCM0A__POWER__ON': '1',\n",
      "                                      'PSU__TCM0B__POWER__ON': '1',\n",
      "                                      'PSU__TCM1A__POWER__ON': '1',\n",
      "                                      'PSU__TCM1B__POWER__ON': '1',\n",
      "                                      'PSU__TESTSCAN__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__TRACE_PIPELINE_WIDTH': '8',\n",
      "                                      'PSU__TRACE__INTERNAL_WIDTH': '32',\n",
      "                                      'PSU__TRACE__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__TRACE__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__TRACE__WIDTH': '<Select>',\n",
      "                                      'PSU__TRISTATE__INVERTED': '1',\n",
      "                                      'PSU__TSU__BUFG_PORT_LOOPBACK': '0',\n",
      "                                      'PSU__TSU__BUFG_PORT_PAIR': '0',\n",
      "                                      'PSU__TTC0__CLOCK__ENABLE': '0',\n",
      "                                      'PSU__TTC0__CLOCK__IO': '<Select>',\n",
      "                                      'PSU__TTC0__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__TTC0__PERIPHERAL__IO': 'NA',\n",
      "                                      'PSU__TTC0__WAVEOUT__ENABLE': '0',\n",
      "                                      'PSU__TTC0__WAVEOUT__IO': '<Select>',\n",
      "                                      'PSU__TTC1__CLOCK__ENABLE': '0',\n",
      "                                      'PSU__TTC1__CLOCK__IO': '<Select>',\n",
      "                                      'PSU__TTC1__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__TTC1__PERIPHERAL__IO': 'NA',\n",
      "                                      'PSU__TTC1__WAVEOUT__ENABLE': '0',\n",
      "                                      'PSU__TTC1__WAVEOUT__IO': '<Select>',\n",
      "                                      'PSU__TTC2__CLOCK__ENABLE': '0',\n",
      "                                      'PSU__TTC2__CLOCK__IO': '<Select>',\n",
      "                                      'PSU__TTC2__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__TTC2__PERIPHERAL__IO': 'NA',\n",
      "                                      'PSU__TTC2__WAVEOUT__ENABLE': '0',\n",
      "                                      'PSU__TTC2__WAVEOUT__IO': '<Select>',\n",
      "                                      'PSU__TTC3__CLOCK__ENABLE': '0',\n",
      "                                      'PSU__TTC3__CLOCK__IO': '<Select>',\n",
      "                                      'PSU__TTC3__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__TTC3__PERIPHERAL__IO': 'NA',\n",
      "                                      'PSU__TTC3__WAVEOUT__ENABLE': '0',\n",
      "                                      'PSU__TTC3__WAVEOUT__IO': '<Select>',\n",
      "                                      'PSU__UART0_LOOP_UART1__ENABLE': '0',\n",
      "                                      'PSU__UART0__BAUD_RATE': '115200',\n",
      "                                      'PSU__UART0__MODEM__ENABLE': '0',\n",
      "                                      'PSU__UART0__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__UART0__PERIPHERAL__IO': 'MIO 18 .. '\n",
      "                                                                    '19',\n",
      "                                      'PSU__UART1__BAUD_RATE': '115200',\n",
      "                                      'PSU__UART1__MODEM__ENABLE': '0',\n",
      "                                      'PSU__UART1__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__UART1__PERIPHERAL__IO': 'EMIO',\n",
      "                                      'PSU__USB0_COHERENCY': '0',\n",
      "                                      'PSU__USB0__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__USB0__PERIPHERAL__IO': 'MIO 52 .. '\n",
      "                                                                   '63',\n",
      "                                      'PSU__USB0__REF_CLK_FREQ': '26',\n",
      "                                      'PSU__USB0__REF_CLK_SEL': 'Ref Clk2',\n",
      "                                      'PSU__USB0__RESET__ENABLE': '0',\n",
      "                                      'PSU__USB0__RESET__IO': '<Select>',\n",
      "                                      'PSU__USB1_COHERENCY': '0',\n",
      "                                      'PSU__USB1__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__USB1__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__USB1__REF_CLK_FREQ': '<Select>',\n",
      "                                      'PSU__USB1__REF_CLK_SEL': '<Select>',\n",
      "                                      'PSU__USB1__RESET__ENABLE': '0',\n",
      "                                      'PSU__USB1__RESET__IO': '<Select>',\n",
      "                                      'PSU__USB2_0__EMIO__ENABLE': '0',\n",
      "                                      'PSU__USB2_1__EMIO__ENABLE': '0',\n",
      "                                      'PSU__USB3_0__EMIO__ENABLE': '0',\n",
      "                                      'PSU__USB3_0__PERIPHERAL__ENABLE': '1',\n",
      "                                      'PSU__USB3_0__PERIPHERAL__IO': 'GT Lane2',\n",
      "                                      'PSU__USB3_1__EMIO__ENABLE': '0',\n",
      "                                      'PSU__USB3_1__PERIPHERAL__ENABLE': '0',\n",
      "                                      'PSU__USB3_1__PERIPHERAL__IO': '<Select>',\n",
      "                                      'PSU__USB__RESET__MODE': 'Boot Pin',\n",
      "                                      'PSU__USB__RESET__POLARITY': 'Active Low',\n",
      "                                      'PSU__USE_DIFF_RW_CLK_GP0': '0',\n",
      "                                      'PSU__USE_DIFF_RW_CLK_GP1': '0',\n",
      "                                      'PSU__USE_DIFF_RW_CLK_GP2': '0',\n",
      "                                      'PSU__USE_DIFF_RW_CLK_GP3': '0',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'PSU__USE_DIFF_RW_CLK_GP4': '0',\n",
      "                                      'PSU__USE_DIFF_RW_CLK_GP5': '0',\n",
      "                                      'PSU__USE_DIFF_RW_CLK_GP6': '0',\n",
      "                                      'PSU__USE__ADMA': '0',\n",
      "                                      'PSU__USE__APU_LEGACY_INTERRUPT': '0',\n",
      "                                      'PSU__USE__AUDIO': '0',\n",
      "                                      'PSU__USE__CLK': '0',\n",
      "                                      'PSU__USE__CLK0': '0',\n",
      "                                      'PSU__USE__CLK1': '0',\n",
      "                                      'PSU__USE__CLK2': '0',\n",
      "                                      'PSU__USE__CLK3': '0',\n",
      "                                      'PSU__USE__CROSS_TRIGGER': '0',\n",
      "                                      'PSU__USE__DDR_INTF_REQUESTED': '0',\n",
      "                                      'PSU__USE__DEBUG__TEST': '0',\n",
      "                                      'PSU__USE__EVENT_RPU': '0',\n",
      "                                      'PSU__USE__FABRIC__RST': '1',\n",
      "                                      'PSU__USE__FTM': '0',\n",
      "                                      'PSU__USE__GDMA': '0',\n",
      "                                      'PSU__USE__IRQ': '0',\n",
      "                                      'PSU__USE__IRQ0': '1',\n",
      "                                      'PSU__USE__IRQ1': '0',\n",
      "                                      'PSU__USE__M_AXI_GP0': '1',\n",
      "                                      'PSU__USE__M_AXI_GP1': '0',\n",
      "                                      'PSU__USE__M_AXI_GP2': '0',\n",
      "                                      'PSU__USE__PROC_EVENT_BUS': '0',\n",
      "                                      'PSU__USE__RPU_LEGACY_INTERRUPT': '0',\n",
      "                                      'PSU__USE__RST0': '0',\n",
      "                                      'PSU__USE__RST1': '0',\n",
      "                                      'PSU__USE__RST2': '0',\n",
      "                                      'PSU__USE__RST3': '0',\n",
      "                                      'PSU__USE__RTC': '0',\n",
      "                                      'PSU__USE__STM': '0',\n",
      "                                      'PSU__USE__S_AXI_ACE': '0',\n",
      "                                      'PSU__USE__S_AXI_ACP': '0',\n",
      "                                      'PSU__USE__S_AXI_GP0': '1',\n",
      "                                      'PSU__USE__S_AXI_GP1': '0',\n",
      "                                      'PSU__USE__S_AXI_GP2': '0',\n",
      "                                      'PSU__USE__S_AXI_GP3': '0',\n",
      "                                      'PSU__USE__S_AXI_GP4': '0',\n",
      "                                      'PSU__USE__S_AXI_GP5': '0',\n",
      "                                      'PSU__USE__S_AXI_GP6': '0',\n",
      "                                      'PSU__USE__USB3_0_HUB': '0',\n",
      "                                      'PSU__USE__USB3_1_HUB': '0',\n",
      "                                      'PSU__USE__VIDEO': '0',\n",
      "                                      'PSU__VIDEO_REF_CLK__ENABLE': '0',\n",
      "                                      'PSU__VIDEO_REF_CLK__FREQMHZ': '33.333',\n",
      "                                      'PSU__VIDEO_REF_CLK__IO': '<Select>',\n",
      "                                      'QSPI_BOARD_INTERFACE': 'custom',\n",
      "                                      'SATA_BOARD_INTERFACE': 'custom',\n",
      "                                      'SD0_BOARD_INTERFACE': 'custom',\n",
      "                                      'SD1_BOARD_INTERFACE': 'custom',\n",
      "                                      'SPI0_BOARD_INTERFACE': 'custom',\n",
      "                                      'SPI1_BOARD_INTERFACE': 'custom',\n",
      "                                      'SUBPRESET1': 'Custom',\n",
      "                                      'SUBPRESET2': 'Custom',\n",
      "                                      'SWDT0_BOARD_INTERFACE': 'custom',\n",
      "                                      'SWDT1_BOARD_INTERFACE': 'custom',\n",
      "                                      'TRACE_BOARD_INTERFACE': 'custom',\n",
      "                                      'TTC0_BOARD_INTERFACE': 'custom',\n",
      "                                      'TTC1_BOARD_INTERFACE': 'custom',\n",
      "                                      'TTC2_BOARD_INTERFACE': 'custom',\n",
      "                                      'TTC3_BOARD_INTERFACE': 'custom',\n",
      "                                      'UART0_BOARD_INTERFACE': 'custom',\n",
      "                                      'UART1_BOARD_INTERFACE': 'custom',\n",
      "                                      'USB0_BOARD_INTERFACE': 'custom',\n",
      "                                      'USB1_BOARD_INTERFACE': 'custom',\n",
      "                                      'preset': 'None'},\n",
      "                       'type': 'xilinx.com:ip:zynq_ultra_ps_e:3.3'}}\n"
     ]
    }
   ],
   "source": [
    "import pynq\n",
    "import collections\n",
    "\n",
    "from pynq import Overlay, UnsupportedConfiguration\n",
    "from pynq import Bitstream\n",
    "from pprint import pprint\n",
    "import numpy as np\n",
    "from tqdm import tqdm\n",
    "import time\n",
    "import re\n",
    "\n",
    "ol = Overlay('./system.bit')\n",
    "ol.download()\n",
    "ol.is_loaded()\n",
    "pprint(ol.ip_dict)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def loda_cardio_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./cardio_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 1831 # X_train.shape[0]\n",
    "    DIM = 21\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_loda_cardio_c1.bit','s_axi_AXILiteS', 'loda_cardio_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_loda_cardio_c2.bit','s_axi_AXILiteS', 'loda_cardio_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_loda_cardio_c3.bit','s_axi_AXILiteS', 'loda_cardio_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_loda_cardio_c4.bit','s_axi_AXILiteS', 'loda_cardio_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_loda_cardio_c5.bit','s_axi_AXILiteS', 'loda_cardio_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_loda_cardio_c6.bit','s_axi_AXILiteS', 'loda_cardio_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_loda_cardio_c7.bit','s_axi_AXILiteS', 'loda_cardio_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','s_axi_AXILiteS', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','s_axi_AXILiteS', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','s_axi_AXILiteS', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    loda_ip1 = ol.pr1.loda_cardio_c1\n",
    "    loda_ip2 = ol.pr2.loda_cardio_c2\n",
    "    loda_ip3 = ol.pr3.loda_cardio_c3\n",
    "    loda_ip4 = ol.pr4.loda_cardio_c4\n",
    "    loda_ip5 = ol.pr5.loda_cardio_c5\n",
    "    loda_ip6 = ol.pr6.loda_cardio_c6\n",
    "    loda_ip7 = ol.pr7.loda_cardio_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    loda_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_loda = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_loda = time.time()\n",
    "    loda_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_loda= end_loda-start_loda\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('loda timecost(ms) = ',time_cost_loda*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/loda_cardio_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0\n",
    "    \n",
    "    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def rshash_cardio_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./cardio_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 1831 # X_train.shape[0]\n",
    "    DIM = 21\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_rshash_cardio_c1.bit','loda_cardio_c1', 'rshash_cardio_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_rshash_cardio_c2.bit','loda_cardio_c2', 'rshash_cardio_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_rshash_cardio_c3.bit','loda_cardio_c3', 'rshash_cardio_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_rshash_cardio_c4.bit','loda_cardio_c4', 'rshash_cardio_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_rshash_cardio_c5.bit','loda_cardio_c5', 'rshash_cardio_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_rshash_cardio_c6.bit','loda_cardio_c6', 'rshash_cardio_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_rshash_cardio_c7.bit','loda_cardio_c7', 'rshash_cardio_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    rshash_ip1 = ol.pr1.rshash_cardio_c1\n",
    "    rshash_ip2 = ol.pr2.rshash_cardio_c2\n",
    "    rshash_ip3 = ol.pr3.rshash_cardio_c3\n",
    "    rshash_ip4 = ol.pr4.rshash_cardio_c4\n",
    "    rshash_ip5 = ol.pr5.rshash_cardio_c5\n",
    "    rshash_ip6 = ol.pr6.rshash_cardio_c6\n",
    "    rshash_ip7 = ol.pr7.rshash_cardio_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    rshash_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_rshash = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_rshash = time.time()\n",
    "    rshash_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_rshash= end_rshash-start_rshash\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('rshash timecost(ms) = ',time_cost_rshash*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/rshash_cardio_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xstream_cardio_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./cardio_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 1831 # X_train.shape[0]\n",
    "    DIM = 21\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_xstream_cardio_c1.bit','rshash_cardio_c1', 'xstream_cardio_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_xstream_cardio_c2.bit','rshash_cardio_c2', 'xstream_cardio_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_xstream_cardio_c3.bit','rshash_cardio_c3', 'xstream_cardio_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_xstream_cardio_c4.bit','rshash_cardio_c4', 'xstream_cardio_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_xstream_cardio_c5.bit','rshash_cardio_c5', 'xstream_cardio_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_xstream_cardio_c6.bit','rshash_cardio_c6', 'xstream_cardio_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_xstream_cardio_c7.bit','rshash_cardio_c7', 'xstream_cardio_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    xstream_ip1 = ol.pr1.xstream_cardio_c1\n",
    "    xstream_ip2 = ol.pr2.xstream_cardio_c2\n",
    "    xstream_ip3 = ol.pr3.xstream_cardio_c3\n",
    "    xstream_ip4 = ol.pr4.xstream_cardio_c4\n",
    "    xstream_ip5 = ol.pr5.xstream_cardio_c5\n",
    "    xstream_ip6 = ol.pr6.xstream_cardio_c6\n",
    "    xstream_ip7 = ol.pr7.xstream_cardio_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    xstream_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_xstream = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_xstream = time.time()\n",
    "    xstream_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_xstream= end_xstream-start_xstream\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('xstream timecost(ms) = ',time_cost_xstream*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/xstream_cardio_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def loda_shuttle_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./shuttle_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 49097 # X_train.shape[0]\n",
    "    DIM = 9\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_loda_shuttle_c1.bit','xstream_cardio_c1', 'loda_shuttle_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_loda_shuttle_c2.bit','xstream_cardio_c2', 'loda_shuttle_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_loda_shuttle_c3.bit','xstream_cardio_c3', 'loda_shuttle_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_loda_shuttle_c4.bit','xstream_cardio_c4', 'loda_shuttle_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_loda_shuttle_c5.bit','xstream_cardio_c5', 'loda_shuttle_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_loda_shuttle_c6.bit','xstream_cardio_c6', 'loda_shuttle_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_loda_shuttle_c7.bit','xstream_cardio_c7', 'loda_shuttle_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    loda_ip1 = ol.pr1.loda_shuttle_c1\n",
    "    loda_ip2 = ol.pr2.loda_shuttle_c2\n",
    "    loda_ip3 = ol.pr3.loda_shuttle_c3\n",
    "    loda_ip4 = ol.pr4.loda_shuttle_c4\n",
    "    loda_ip5 = ol.pr5.loda_shuttle_c5\n",
    "    loda_ip6 = ol.pr6.loda_shuttle_c6\n",
    "    loda_ip7 = ol.pr7.loda_shuttle_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    loda_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_loda = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_loda = time.time()\n",
    "    loda_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_loda= end_loda-start_loda\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('loda timecost(ms) = ',time_cost_loda*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/loda_shuttle_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def rshash_shuttle_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./shuttle_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 49097 # X_train.shape[0]\n",
    "    DIM = 9\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_rshash_shuttle_c1.bit','loda_shuttle_c1', 'rshash_shuttle_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_rshash_shuttle_c2.bit','loda_shuttle_c2', 'rshash_shuttle_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_rshash_shuttle_c3.bit','loda_shuttle_c3', 'rshash_shuttle_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_rshash_shuttle_c4.bit','loda_shuttle_c4', 'rshash_shuttle_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_rshash_shuttle_c5.bit','loda_shuttle_c5', 'rshash_shuttle_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_rshash_shuttle_c6.bit','loda_shuttle_c6', 'rshash_shuttle_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_rshash_shuttle_c7.bit','loda_shuttle_c7', 'rshash_shuttle_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    rshash_ip1 = ol.pr1.rshash_shuttle_c1\n",
    "    rshash_ip2 = ol.pr2.rshash_shuttle_c2\n",
    "    rshash_ip3 = ol.pr3.rshash_shuttle_c3\n",
    "    rshash_ip4 = ol.pr4.rshash_shuttle_c4\n",
    "    rshash_ip5 = ol.pr5.rshash_shuttle_c5\n",
    "    rshash_ip6 = ol.pr6.rshash_shuttle_c6\n",
    "    rshash_ip7 = ol.pr7.rshash_shuttle_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    rshash_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_rshash = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_rshash = time.time()\n",
    "    rshash_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_rshash= end_rshash-start_rshash\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('rshash timecost(ms) = ',time_cost_rshash*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/rshash_shuttle_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xstream_shuttle_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./shuttle_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 49097 # X_train.shape[0]\n",
    "    DIM = 9\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_xstream_shuttle_c1.bit','rshash_shuttle_c1', 'xstream_shuttle_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_xstream_shuttle_c2.bit','rshash_shuttle_c2', 'xstream_shuttle_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_xstream_shuttle_c3.bit','rshash_shuttle_c3', 'xstream_shuttle_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_xstream_shuttle_c4.bit','rshash_shuttle_c4', 'xstream_shuttle_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_xstream_shuttle_c5.bit','rshash_shuttle_c5', 'xstream_shuttle_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_xstream_shuttle_c6.bit','rshash_shuttle_c6', 'xstream_shuttle_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_xstream_shuttle_c7.bit','rshash_shuttle_c7', 'xstream_shuttle_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    xstream_ip1 = ol.pr1.xstream_shuttle_c1\n",
    "    xstream_ip2 = ol.pr2.xstream_shuttle_c2\n",
    "    xstream_ip3 = ol.pr3.xstream_shuttle_c3\n",
    "    xstream_ip4 = ol.pr4.xstream_shuttle_c4\n",
    "    xstream_ip5 = ol.pr5.xstream_shuttle_c5\n",
    "    xstream_ip6 = ol.pr6.xstream_shuttle_c6\n",
    "    xstream_ip7 = ol.pr7.xstream_shuttle_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    xstream_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_xstream = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_xstream = time.time()\n",
    "    xstream_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_xstream= end_xstream-start_xstream\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('xstream timecost(ms) = ',time_cost_xstream*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/xstream_shuttle_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def loda_smtp1_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./smtp1_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 95156 # X_train.shape[0]\n",
    "    DIM = 3\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_loda_smtp1_c1.bit','xstream_shuttle_c1', 'loda_smtp1_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_loda_smtp1_c2.bit','xstream_shuttle_c2', 'loda_smtp1_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_loda_smtp1_c3.bit','xstream_shuttle_c3', 'loda_smtp1_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_loda_smtp1_c4.bit','xstream_shuttle_c4', 'loda_smtp1_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_loda_smtp1_c5.bit','xstream_shuttle_c5', 'loda_smtp1_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_loda_smtp1_c6.bit','xstream_shuttle_c6', 'loda_smtp1_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_loda_smtp1_c7.bit','xstream_shuttle_c7', 'loda_smtp1_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    loda_ip1 = ol.pr1.loda_smtp1_c1\n",
    "    loda_ip2 = ol.pr2.loda_smtp1_c2\n",
    "    loda_ip3 = ol.pr3.loda_smtp1_c3\n",
    "    loda_ip4 = ol.pr4.loda_smtp1_c4\n",
    "    loda_ip5 = ol.pr5.loda_smtp1_c5\n",
    "    loda_ip6 = ol.pr6.loda_smtp1_c6\n",
    "    loda_ip7 = ol.pr7.loda_smtp1_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    loda_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_loda = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_loda = time.time()\n",
    "    loda_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_loda= end_loda-start_loda\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('loda timecost(ms) = ',time_cost_loda*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/loda_smtp1_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def rshash_smtp1_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./smtp1_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 95156 # X_train.shape[0]\n",
    "    DIM = 3\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_rshash_smtp1_c1.bit','loda_smtp1_c1', 'rshash_smtp1_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_rshash_smtp1_c2.bit','loda_smtp1_c2', 'rshash_smtp1_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_rshash_smtp1_c3.bit','loda_smtp1_c3', 'rshash_smtp1_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_rshash_smtp1_c4.bit','loda_smtp1_c4', 'rshash_smtp1_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_rshash_smtp1_c5.bit','loda_smtp1_c5', 'rshash_smtp1_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_rshash_smtp1_c6.bit','loda_smtp1_c6', 'rshash_smtp1_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_rshash_smtp1_c7.bit','loda_smtp1_c7', 'rshash_smtp1_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    rshash_ip1 = ol.pr1.rshash_smtp1_c1\n",
    "    rshash_ip2 = ol.pr2.rshash_smtp1_c2\n",
    "    rshash_ip3 = ol.pr3.rshash_smtp1_c3\n",
    "    rshash_ip4 = ol.pr4.rshash_smtp1_c4\n",
    "    rshash_ip5 = ol.pr5.rshash_smtp1_c5\n",
    "    rshash_ip6 = ol.pr6.rshash_smtp1_c6\n",
    "    rshash_ip7 = ol.pr7.rshash_smtp1_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    rshash_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_rshash = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_rshash = time.time()\n",
    "    rshash_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_rshash= end_rshash-start_rshash\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('rshash timecost(ms) = ',time_cost_rshash*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/rshash_smtp1_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xstream_smtp1_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./smtp1_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 95156 # X_train.shape[0]\n",
    "    DIM = 3\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_xstream_smtp1_c1.bit','rshash_smtp1_c1', 'xstream_smtp1_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_xstream_smtp1_c2.bit','rshash_smtp1_c2', 'xstream_smtp1_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_xstream_smtp1_c3.bit','rshash_smtp1_c3', 'xstream_smtp1_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_xstream_smtp1_c4.bit','rshash_smtp1_c4', 'xstream_smtp1_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_xstream_smtp1_c5.bit','rshash_smtp1_c5', 'xstream_smtp1_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_xstream_smtp1_c6.bit','rshash_smtp1_c6', 'xstream_smtp1_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_xstream_smtp1_c7.bit','rshash_smtp1_c7', 'xstream_smtp1_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    xstream_ip1 = ol.pr1.xstream_smtp1_c1\n",
    "    xstream_ip2 = ol.pr2.xstream_smtp1_c2\n",
    "    xstream_ip3 = ol.pr3.xstream_smtp1_c3\n",
    "    xstream_ip4 = ol.pr4.xstream_smtp1_c4\n",
    "    xstream_ip5 = ol.pr5.xstream_smtp1_c5\n",
    "    xstream_ip6 = ol.pr6.xstream_smtp1_c6\n",
    "    xstream_ip7 = ol.pr7.xstream_smtp1_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    xstream_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_xstream = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_xstream = time.time()\n",
    "    xstream_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_xstream= end_xstream-start_xstream\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('xstream timecost(ms) = ',time_cost_xstream*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/xstream_smtp1_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "def loda_http1_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./http1_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 567498 # X_train.shape[0]\n",
    "    DIM = 3\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_loda_http1_c1.bit','xstream_smtp1_c1', 'loda_http1_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_loda_http1_c2.bit','xstream_smtp1_c2', 'loda_http1_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_loda_http1_c3.bit','xstream_smtp1_c3', 'loda_http1_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_loda_http1_c4.bit','xstream_smtp1_c4', 'loda_http1_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_loda_http1_c5.bit','xstream_smtp1_c5', 'loda_http1_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_loda_http1_c6.bit','xstream_smtp1_c6', 'loda_http1_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_loda_http1_c7.bit','xstream_smtp1_c7', 'loda_http1_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    loda_ip1 = ol.pr1.loda_http1_c1\n",
    "    loda_ip2 = ol.pr2.loda_http1_c2\n",
    "    loda_ip3 = ol.pr3.loda_http1_c3\n",
    "    loda_ip4 = ol.pr4.loda_http1_c4\n",
    "    loda_ip5 = ol.pr5.loda_http1_c5\n",
    "    loda_ip6 = ol.pr6.loda_http1_c6\n",
    "    loda_ip7 = ol.pr7.loda_http1_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    loda_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    loda_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_loda = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_loda = time.time()\n",
    "    loda_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    loda_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_loda= end_loda-start_loda\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('loda timecost(ms) = ',time_cost_loda*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/loda_http1_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "def rshash_http1_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./http1_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 567498 # X_train.shape[0]\n",
    "    DIM = 3\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_rshash_http1_c1.bit','loda_http1_c1', 'rshash_http1_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_rshash_http1_c2.bit','loda_http1_c2', 'rshash_http1_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_rshash_http1_c3.bit','loda_http1_c3', 'rshash_http1_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_rshash_http1_c4.bit','loda_http1_c4', 'rshash_http1_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_rshash_http1_c5.bit','loda_http1_c5', 'rshash_http1_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_rshash_http1_c6.bit','loda_http1_c6', 'rshash_http1_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_rshash_http1_c7.bit','loda_http1_c7', 'rshash_http1_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    rshash_ip1 = ol.pr1.rshash_http1_c1\n",
    "    rshash_ip2 = ol.pr2.rshash_http1_c2\n",
    "    rshash_ip3 = ol.pr3.rshash_http1_c3\n",
    "    rshash_ip4 = ol.pr4.rshash_http1_c4\n",
    "    rshash_ip5 = ol.pr5.rshash_http1_c5\n",
    "    rshash_ip6 = ol.pr6.rshash_http1_c6\n",
    "    rshash_ip7 = ol.pr7.rshash_http1_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    rshash_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    rshash_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_rshash = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_rshash = time.time()\n",
    "    rshash_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    rshash_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_rshash= end_rshash-start_rshash\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('rshash timecost(ms) = ',time_cost_rshash*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/rshash_http1_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xstream_http1_7():\n",
    "    \n",
    "    CONTROL_REGISTER = 0x0\n",
    "    def _load_via_txt(path):\n",
    "        X = np.loadtxt(path, delimiter=\",\")\n",
    "        return X\n",
    "\n",
    "    def get_data(data_file):\n",
    "        #data_path = os.path.join(data_base_path, data_file)\n",
    "        data_path = data_file\n",
    "        if \".mat\" in data_file:\n",
    "            from scipy.io import loadmat\n",
    "            f = loadmat(data_path)\n",
    "            X = f['X']\n",
    "        else:\n",
    "            X = _load_via_txt(data_path)\n",
    "        return X\n",
    "\n",
    "    X_train = get_data(\"./http1_X\")  # Load Aryhytmia data.\n",
    "    print(\"X_train.shape = \",X_train.shape)\n",
    "\n",
    "    N = 567498 # X_train.shape[0]\n",
    "    DIM = 3\n",
    "    buff_x0    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x1    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x2    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x3    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x4    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x5    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_x6    = pynq.allocate(shape=(N,DIM), dtype=np.float32)\n",
    "    buff_y0    = pynq.allocate(shape=(N,),  dtype=np.float32)\n",
    "\n",
    "    buff_x0[:] = X_train[0:N][:]\n",
    "    buff_x1[:] = X_train[0:N][:]\n",
    "    buff_x2[:] = X_train[0:N][:]\n",
    "    buff_x3[:] = X_train[0:N][:]\n",
    "    buff_x4[:] = X_train[0:N][:]\n",
    "    buff_x5[:] = X_train[0:N][:]\n",
    "    buff_x6[:] = X_train[0:N][:]\n",
    "\n",
    "    decouper_1 = ol.dfx_decoupler_1\n",
    "    decouper_1.write(0x0,0)\n",
    "    decouper_1.write(0x0,1)\n",
    "    ol.pr_download('pr1','pr1_xstream_http1_c1.bit','rshash_http1_c1', 'xstream_http1_c1',None)\n",
    "    decouper_1.write(0x0,0)\n",
    "\n",
    "    decouper_2 = ol.dfx_decoupler_2\n",
    "    decouper_2.write(0x0,0)\n",
    "    decouper_2.write(0x0,1)\n",
    "    ol.pr_download('pr2','pr2_xstream_http1_c2.bit','rshash_http1_c2', 'xstream_http1_c2',None)\n",
    "    decouper_2.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_3\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr3','pr3_xstream_http1_c3.bit','rshash_http1_c3', 'xstream_http1_c3',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_4\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr4','pr4_xstream_http1_c4.bit','rshash_http1_c4', 'xstream_http1_c4',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_5\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr5','pr5_xstream_http1_c5.bit','rshash_http1_c5', 'xstream_http1_c5',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_6\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr6','pr6_xstream_http1_c6.bit','rshash_http1_c6', 'xstream_http1_c6',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_3 = ol.dfx_decoupler_7\n",
    "    decouper_3.write(0x0,0)\n",
    "    decouper_3.write(0x0,1)\n",
    "    ol.pr_download('pr7','pr7_xstream_http1_c7.bit','rshash_http1_c7', 'xstream_http1_c7',None)\n",
    "    decouper_3.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo1\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_1','pr_combo_1_combo_score_i4.bit','combo_score_i4', 'combo_score_i4',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo2\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_2','pr_combo_2_combo_score_i3.bit','combo_score_i3', 'combo_score_i3',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    decouper_combo = ol.dfx_decoupler_combo3\n",
    "    decouper_combo.write(0x0,0)\n",
    "    decouper_combo.write(0x0,1)\n",
    "    ol.pr_download('pr_combo_3','pr_combo_3_combo_score_i2.bit','combo_score_i2', 'combo_score_i2',None)\n",
    "    decouper_combo.write(0x0,0)\n",
    "    \n",
    "    xstream_ip1 = ol.pr1.xstream_http1_c1\n",
    "    xstream_ip2 = ol.pr2.xstream_http1_c2\n",
    "    xstream_ip3 = ol.pr3.xstream_http1_c3\n",
    "    xstream_ip4 = ol.pr4.xstream_http1_c4\n",
    "    xstream_ip5 = ol.pr5.xstream_http1_c5\n",
    "    xstream_ip6 = ol.pr6.xstream_http1_c6\n",
    "    xstream_ip7 = ol.pr7.xstream_http1_c7\n",
    "    combo_ip1 = ol.pr_combo_1.combo_score_i4\n",
    "    combo_ip2 = ol.pr_combo_2.combo_score_i3\n",
    "    combo_ip3 = ol.pr_combo_3.combo_score_i2\n",
    "    axiswitch_ip1 = ol.axis_switch\n",
    "    axiswitch_ip2 = ol.axis_switch1\n",
    "\n",
    "    dma_x0 = ol.axi_dma_in0.sendchannel\n",
    "    dma_x1 = ol.axi_dma_in1.sendchannel\n",
    "    dma_x2 = ol.axi_dma_in2.sendchannel\n",
    "    dma_x3 = ol.axi_dma_in3.sendchannel\n",
    "    dma_x4 = ol.axi_dma_in4.sendchannel\n",
    "    dma_x5 = ol.axi_dma_in5.sendchannel\n",
    "    dma_x6 = ol.axi_dma_in6.sendchannel\n",
    "    \n",
    "    dma_y0 = ol.axi_dma_in0.recvchannel\n",
    "    dma_y1 = ol.axi_dma_in1.recvchannel\n",
    "    dma_y2 = ol.axi_dma_in2.recvchannel\n",
    "    dma_y3 = ol.axi_dma_in3.recvchannel\n",
    "    dma_y4 = ol.axi_dma_in4.recvchannel\n",
    "    dma_y5 = ol.axi_dma_in5.recvchannel\n",
    "    dma_y6 = ol.axi_dma_in6.recvchannel\n",
    "\n",
    "    \n",
    "    axiswitch_ip1.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip1.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip1.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip1.write(0x4c, 0x03) # m3\n",
    "    axiswitch_ip1.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip1.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip1.write(0x58, 0x06) # m6\n",
    "    axiswitch_ip1.write(0x5c, 0x07) # m7\n",
    "    \n",
    "    axiswitch_ip2.write(0x40, 0x00) # m0\n",
    "    axiswitch_ip2.write(0x44, 0x01) # m1\n",
    "    axiswitch_ip2.write(0x48, 0x02) # m2\n",
    "    axiswitch_ip2.write(0x4c, 0x03) # m3\n",
    "    \n",
    "    axiswitch_ip2.write(0x50, 0x04) # m4\n",
    "    axiswitch_ip2.write(0x54, 0x05) # m5\n",
    "    axiswitch_ip2.write(0x58, 0x06) # m6\n",
    "    \n",
    "    axiswitch_ip2.write(0x60, 0x07) # m8\n",
    "    axiswitch_ip2.write(0x64, 0x08) # m9\n",
    "    \n",
    "    axiswitch_ip2.write(0x70, 0x09) # m12\n",
    "\n",
    "    axiswitch_ip1.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "    axiswitch_ip2.write(CONTROL_REGISTER, 0x02) # 0x02 will set bit 1\n",
    "\n",
    "    ######################################  LODA Test ######################################\n",
    "    xstream_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip4.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip5.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip6.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    xstream_ip7.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip1.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip2.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    combo_ip3.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0\n",
    "    \n",
    "    start_xstream = time.time()\n",
    "    dma_x0.transfer(buff_x0)\n",
    "    dma_x1.transfer(buff_x1)\n",
    "    dma_x2.transfer(buff_x2)\n",
    "    dma_x3.transfer(buff_x3)\n",
    "    dma_x4.transfer(buff_x4)\n",
    "    dma_x5.transfer(buff_x5)\n",
    "    dma_x6.transfer(buff_x6)\n",
    "    dma_y0.transfer(buff_y0)\n",
    "    dma_x0.wait()\n",
    "    dma_x1.wait()\n",
    "    dma_x2.wait()\n",
    "    dma_x3.wait()\n",
    "    dma_x4.wait()\n",
    "    dma_x5.wait()\n",
    "    dma_x6.wait()\n",
    "    dma_y0.wait()\n",
    "\n",
    "    end_xstream = time.time()\n",
    "    xstream_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip4.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip5.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip6.write(CONTROL_REGISTER,0x00) # stop\n",
    "    xstream_ip7.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip1.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip2.write(CONTROL_REGISTER,0x00) # stop\n",
    "    combo_ip3.write(CONTROL_REGISTER,0x00) # stop\n",
    "    time_cost_xstream= end_xstream-start_xstream\n",
    "    print('=> LODA Running on FPGA')\n",
    "    print('xstream timecost(ms) = ',time_cost_xstream*1000)\n",
    "    print()\n",
    "    print(\"buff_y0[0:N] = \",buff_y0[0:10])\n",
    "    print(\"buff_y0[-1] = \",buff_y0[-1])\n",
    "    np.savetxt(\"./results/xstream_http1_7\", buff_y0, delimiter=',')\n",
    "    del buff_x0, buff_x1, buff_x2, buff_x3, buff_x4, buff_x5, buff_x6, buff_y0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (1831, 21)\n",
      "=> LODA Running on FPGA\n",
      "loda timecost(ms) =  4.632472991943359\n",
      "\n",
      "buff_y0[0:N] =  [0.99954224 0.89759636 0.8630053  0.7428659  0.6532612  0.580925\n",
      " 0.52981377 0.84189665 0.47094154 0.5590668 ]\n",
      "buff_y0[-1] =  0.08270073\n"
     ]
    }
   ],
   "source": [
    "loda_cardio_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (1831, 21)\n",
      "=> LODA Running on FPGA\n",
      "rshash timecost(ms) =  4.869699478149414\n",
      "\n",
      "buff_y0[0:N] =  [1.         0.98674715 1.         0.9747009  0.9879519  0.9674721\n",
      " 0.95451546 0.9963856  0.9189695  0.9870434 ]\n",
      "buff_y0[-1] =  0.7049376\n"
     ]
    }
   ],
   "source": [
    "rshash_cardio_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (1831, 21)\n",
      "=> LODA Running on FPGA\n",
      "xstream timecost(ms) =  4.818439483642578\n",
      "\n",
      "buff_y0[0:N] =  [0.9999542  0.87452126 0.82476294 0.7388439  0.70635927 0.6889845\n",
      " 0.65081084 0.79489136 0.58467424 0.6225548 ]\n",
      "buff_y0[-1] =  0.12359935\n"
     ]
    }
   ],
   "source": [
    "xstream_cardio_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (49097, 9)\n",
      "=> LODA Running on FPGA\n",
      "loda timecost(ms) =  34.23476219177246\n",
      "\n",
      "buff_y0[0:N] =  [0.9996033  0.4831263  0.40790683 0.36522928 0.33519745 0.3124771\n",
      " 0.2988472  0.29306093 0.30426723 0.26999217]\n",
      "buff_y0[-1] =  0.002445221\n"
     ]
    }
   ],
   "source": [
    "loda_shuttle_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (49097, 9)\n",
      "=> LODA Running on FPGA\n",
      "rshash timecost(ms) =  35.802602767944336\n",
      "\n",
      "buff_y0[0:N] =  [0.99998474 0.9456495  0.8461641  0.793581   0.75361955 0.6785259\n",
      " 0.71790063 0.7939911  0.95020735 0.77692544]\n",
      "buff_y0[-1] =  0.12880197\n"
     ]
    }
   ],
   "source": [
    "rshash_shuttle_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (49097, 9)\n",
      "=> LODA Running on FPGA\n",
      "xstream timecost(ms) =  40.62175750732422\n",
      "\n",
      "buff_y0[0:N] =  [1.0000305  0.8636137  0.77884734 0.72179604 0.67360556 0.6358732\n",
      " 0.6063067  0.5815563  0.5931276  0.5405737 ]\n",
      "buff_y0[-1] =  0.013438523\n"
     ]
    }
   ],
   "source": [
    "xstream_shuttle_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (95156, 3)\n",
      "=> LODA Running on FPGA\n",
      "loda timecost(ms) =  39.305925369262695\n",
      "\n",
      "buff_y0[0:N] =  [0.99957275 0.8170217  0.44326717 0.8097191  0.35235596 0.4447066\n",
      " 0.60648215 0.5512785  0.36358896 0.46595383]\n",
      "buff_y0[-1] =  0.21964327\n"
     ]
    }
   ],
   "source": [
    "loda_smtp1_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (95156, 3)\n",
      "=> LODA Running on FPGA\n",
      "rshash timecost(ms) =  39.31879997253418\n",
      "\n",
      "buff_y0[0:N] =  [0.99993896 0.8718662  0.7697792  0.87647116 0.684337   0.6647644\n",
      " 0.6772207  0.74287474 0.6729063  0.6018728 ]\n",
      "buff_y0[-1] =  0.14018121\n"
     ]
    }
   ],
   "source": [
    "rshash_smtp1_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (95156, 3)\n",
      "=> LODA Running on FPGA\n",
      "xstream timecost(ms) =  50.98986625671387\n",
      "\n",
      "buff_y0[0:N] =  [0.9999542  0.8639921  0.77571046 0.74243104 0.6722628  0.64720595\n",
      " 0.63054717 0.607411   0.572513   0.55301285]\n",
      "buff_y0[-1] =  0.037433624\n"
     ]
    }
   ],
   "source": [
    "xstream_smtp1_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (567498, 3)\n",
      "=> LODA Running on FPGA\n",
      "loda timecost(ms) =  228.24740409851074\n",
      "\n",
      "buff_y0[0:N] =  [0.99964905 0.93619347 0.7210382  0.50272495 0.3683052  0.33718044\n",
      " 0.63118935 0.42480278 0.37961704 0.4410413 ]\n",
      "buff_y0[-1] =  0.018252045\n"
     ]
    }
   ],
   "source": [
    "loda_http1_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (567498, 3)\n",
      "=> LODA Running on FPGA\n",
      "rshash timecost(ms) =  228.2867431640625\n",
      "\n",
      "buff_y0[0:N] =  [0.99998474 0.92318785 0.81807137 0.7571455  0.6931368  0.6500715\n",
      " 0.6952566  0.6613649  0.5896174  0.58965623]\n",
      "buff_y0[-1] =  0.014085114\n"
     ]
    }
   ],
   "source": [
    "rshash_http1_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape =  (567498, 3)\n",
      "=> LODA Running on FPGA\n",
      "xstream timecost(ms) =  297.8515625\n",
      "\n",
      "buff_y0[0:N] =  [0.9999695  0.8770498  0.7845135  0.7230047  0.67404306 0.6368307\n",
      " 0.6230475  0.6019999  0.5547403  0.5355085 ]\n",
      "buff_y0[-1] =  0.0038401186\n"
     ]
    }
   ],
   "source": [
    "xstream_http1_7()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
