#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 02:24:44 2018
# Process ID: 5369
# Current directory: /home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.runs/synth_1/top.vds
# Journal file: /home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5377 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1264.512 ; gain = 61.852 ; free physical = 1095 ; free virtual = 9366
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/debounce.vhd:7' bound to instance 'debounce1' of component 'debounce' [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:29]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/debounce.vhd:17]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/debounce.vhd:7' bound to instance 'debounce2' of component 'debounce' [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:30]
WARNING: [Synth 8-614] signal 'btnL_deb' is read in the process but is not in the sensitivity list [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:32]
WARNING: [Synth 8-614] signal 'switch' is read in the process but is not in the sensitivity list [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:32]
WARNING: [Synth 8-614] signal 'btnR_deb' is read in the process but is not in the sensitivity list [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.137 ; gain = 106.477 ; free physical = 1107 ; free virtual = 9379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.137 ; gain = 106.477 ; free physical = 1108 ; free virtual = 9380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.137 ; gain = 106.477 ; free physical = 1108 ; free virtual = 9380
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.012 ; gain = 0.000 ; free physical = 1226 ; free virtual = 9482
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1299 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1299 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1301 ; free virtual = 9557
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "sglPulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    rest |                            00001 |                              000
                kounting |                            10000 |                              001
               wait4zero |                            01000 |                              010
             singlepulse |                            00100 |                              011
                deadtime |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:38]
WARNING: [Synth 8-327] inferring latch for variable 'saved_reg' [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1291 ; free virtual = 9547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'led_reg[0]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[2]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[7]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[11]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (LDC) to 'led_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[14] )
WARNING: [Synth 8-3332] Sequential element (led_reg[14]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1278 ; free virtual = 9537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1058 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1057 ; free virtual = 9344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:38]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.srcs/sources_1/new/top.vhd:37]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    12|
|5     |LUT5   |     6|
|6     |LUT6   |    13|
|7     |FDRE   |    52|
|8     |LD     |     8|
|9     |LDC    |     1|
|10    |IBUF   |    11|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   134|
|2     |  debounce1 |debounce   |    47|
|3     |  debounce2 |debounce_0 |    47|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1062 ; free virtual = 9349
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1651.012 ; gain = 106.477 ; free physical = 1117 ; free virtual = 9404
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1651.012 ; gain = 448.352 ; free physical = 1118 ; free virtual = 9405
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1651.012 ; gain = 448.500 ; free physical = 1108 ; free virtual = 9399
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wes/Documents/computerEngineering/ComputerEngineering-Project-2/Task3/computer_assignment_ 5/computer_assignment_ 5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1651.012 ; gain = 0.000 ; free physical = 1108 ; free virtual = 9398
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 02:25:25 2018...
