Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Mon Aug 11 15:16:47 2025
| Host             : mj-940XGK running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/imp_result/route_power.rpt
| Design           : TEST_PRJ_MJ2_FPGA
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.315        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.153        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |        6 |       --- |             --- |
| Slice Logic              |     0.008 |    27263 |       --- |             --- |
|   LUT as Logic           |     0.007 |     9667 |    203800 |            4.74 |
|   CARRY4                 |    <0.001 |      235 |     50950 |            0.46 |
|   Register               |    <0.001 |    14677 |    407600 |            3.60 |
|   F7/F8 Muxes            |    <0.001 |     1142 |    203800 |            0.56 |
|   LUT as Distributed RAM |    <0.001 |       48 |     64000 |            0.08 |
|   Others                 |     0.000 |      326 |       --- |             --- |
| Signals                  |     0.010 |    21854 |       --- |             --- |
| Block RAM                |     0.005 |       32 |       445 |            7.19 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| DSPs                     |     0.002 |        4 |       840 |            0.48 |
| I/O                      |     0.004 |       10 |       500 |            2.00 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.315 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.113 |       0.043 |      0.070 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.089 |       0.061 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-----------------------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                                      | Constraint (ns) |
+---------------------------------+-----------------------------------------------------------------------------+-----------------+
| clk_50000000_xilinx_clock_pll_0 | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0 |            20.0 |
| clkfbout_xilinx_clock_pll_0     | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkfbout_xilinx_clock_pll_0     |             5.0 |
| external_clk_0                  | external_clk_0                                                              |             5.0 |
| pjtag_rclk                      | pjtag_rtck                                                                  |           100.0 |
+---------------------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| TEST_PRJ_MJ2_FPGA                        |     0.153 |
|   i_platform                             |     0.153 |
|     i_pll0                               |     0.112 |
|       i_xilinx_clock_pll_0               |     0.112 |
|     i_rtl                                |     0.035 |
|       default_slave                      |     0.001 |
|       external_peri_group                |     0.002 |
|       i_main_core                        |     0.012 |
|       i_mnim_i_main_core_data            |     0.001 |
|       i_mnim_platform_controller_master  |     0.001 |
|       i_snim_common_peri_group_no_name   |     0.001 |
|       i_snim_external_peri_group_no_name |     0.001 |
|       i_snim_platform_controller_no_name |     0.001 |
|       platform_controller                |     0.011 |
|     i_system_sram                        |     0.005 |
|       generate_cell[0].i_cell            |     0.005 |
+------------------------------------------+-----------+


