 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 19:11:48 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U7/A1 (NAND2X0_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U7/Y (NAND2X0_RVT)                                              0.0804                         0.0825     2.1744 r
  wptr_full/n38 (net)                           1       0.5702                                             0.0000     2.1744 r
  wptr_full/U38/A1 (AOI21X1_RVT)                                  0.0000    0.0804    0.0000               0.0000     2.1744 r
  wptr_full/U38/Y (AOI21X1_RVT)                                             0.0291                         0.1110     2.2854 f
  wptr_full/n66 (net)                           2       1.7411                                             0.0000     2.2854 f
  wptr_full/U6/S0 (MUX21X2_RVT)                                   0.0000    0.0291    0.0000               0.0000     2.2854 f
  wptr_full/U6/Y (MUX21X2_RVT)                                              0.0437                         0.0939     2.3793 f
  wptr_full/n78 (net)                           2       2.1905                                             0.0000     2.3793 f
  wptr_full/U5/A1 (XNOR2X2_RVT)                                   0.0000    0.0437    0.0000               0.0000     2.3793 f
  wptr_full/U5/Y (XNOR2X2_RVT)                                              0.0319                         0.0913     2.4705 r
  wptr_full/n13 (net)                           1       0.5880                                             0.0000     2.4705 r
  wptr_full/U29/A2 (NAND4X0_RVT)                                  0.0000    0.0319    0.0000               0.0000     2.4705 r
  wptr_full/U29/Y (NAND4X0_RVT)                                             0.0612                         0.0571     2.5276 f
  wptr_full/n19 (net)                           1       0.5996                                             0.0000     2.5276 f
  wptr_full/U49/A2 (NOR3X0_RVT)                                   0.0000    0.0612    0.0000               0.0000     2.5276 f
  wptr_full/U49/Y (NOR3X0_RVT)                                              0.0212                         0.1058     2.6334 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     2.6334 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0212    0.0000               0.0000     2.6334 r
  data arrival time                                                                                                   2.6334

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.9000 r
  library setup time                                                                                      -0.1259     1.7741
  data required time                                                                                                  1.7741
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7741
  data arrival time                                                                                                  -2.6334
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8593


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0384                         0.0927     2.1854 f
  rptr_empty/n10 (net)                          1       0.5425                                             0.0000     2.1854 f
  rptr_empty/U31/A4 (OA22X1_RVT)                                  0.0000    0.0384    0.0000               0.0000     2.1854 f
  rptr_empty/U31/Y (OA22X1_RVT)                                             0.0429                         0.0775     2.2629 f
  rptr_empty/n77 (net)                          3       2.1568                                             0.0000     2.2629 f
  rptr_empty/U21/S0 (MUX21X1_RVT)                                 0.0000    0.0429    0.0000               0.0000     2.2629 f
  rptr_empty/U21/Y (MUX21X1_RVT)                                            0.0449                         0.0956     2.3584 r
  rptr_empty/n86 (net)                          2       1.8033                                             0.0000     2.3584 r
  rptr_empty/U16/A1 (XOR2X2_RVT)                                  0.0000    0.0449    0.0000               0.0000     2.3584 r
  rptr_empty/U16/Y (XOR2X2_RVT)                                             0.0318                         0.0957     2.4542 f
  rptr_empty/n62 (net)                          1       0.6139                                             0.0000     2.4542 f
  rptr_empty/U39/A3 (NOR4X1_RVT)                                  0.0000    0.0318    0.0000               0.0000     2.4542 f
  rptr_empty/U39/Y (NOR4X1_RVT)                                             0.0219                         0.1085     2.5627 r
  rptr_empty/n5 (net)                           1       0.4641                                             0.0000     2.5627 r
  rptr_empty/U28/A3 (AND3X1_RVT)                                  0.0000    0.0219    0.0000               0.0000     2.5627 r
  rptr_empty/U28/Y (AND3X1_RVT)                                             0.0271                         0.0640     2.6266 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     2.6266 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0271    0.0000               0.0000     2.6266 r
  data arrival time                                                                                                   2.6266

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1214     1.7786
  data required time                                                                                                  1.7786
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7786
  data arrival time                                                                                                  -2.6266
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8480


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U62/A1 (NAND3X0_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U62/Y (NAND3X0_RVT)                                             0.0947                         0.0950     2.1868 r
  wptr_full/n51 (net)                           3       1.7143                                             0.0000     2.1868 r
  wptr_full/U40/A1 (OR2X1_RVT)                                    0.0000    0.0947    0.0000               0.0000     2.1868 r
  wptr_full/U40/Y (OR2X1_RVT)                                               0.0283                         0.0744     2.2612 r
  wptr_full/n4 (net)                            1       0.5464                                             0.0000     2.2612 r
  wptr_full/U39/A2 (AND2X1_RVT)                                   0.0000    0.0283    0.0000               0.0000     2.2612 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0257                         0.0546     2.3158 r
  wptr_full/n68 (net)                           2       1.0578                                             0.0000     2.3158 r
  wptr_full/U9/A1 (AO21X1_RVT)                                    0.0000    0.0257    0.0000               0.0000     2.3158 r
  wptr_full/U9/Y (AO21X1_RVT)                                               0.0433                         0.0845     2.4003 r
  wptr_full/n72 (net)                           2       2.2064                                             0.0000     2.4003 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0433    0.0000               0.0000     2.4003 r
  data arrival time                                                                                                   2.4003

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1326     1.7674
  data required time                                                                                                  1.7674
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7674
  data arrival time                                                                                                  -2.4003
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6329


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U63/A1 (NAND2X0_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U63/Y (NAND2X0_RVT)                                             0.0910                         0.0978     2.1896 r
  wptr_full/n30 (net)                           2       1.1042                                             0.0000     2.1896 r
  wptr_full/U64/A1 (NAND2X0_RVT)                                  0.0000    0.0910    0.0000               0.0000     2.1896 r
  wptr_full/U64/Y (NAND2X0_RVT)                                             0.0548                         0.0386     2.2282 f
  wptr_full/n27 (net)                           1       0.5386                                             0.0000     2.2282 f
  wptr_full/U65/A2 (AND2X1_RVT)                                   0.0000    0.0548    0.0000               0.0000     2.2282 f
  wptr_full/U65/Y (AND2X1_RVT)                                              0.0362                         0.0779     2.3061 f
  wptr_full/n63 (net)                           3       2.3447                                             0.0000     2.3061 f
  wptr_full/U79/S0 (MUX21X2_RVT)                                  0.0000    0.0362    0.0000               0.0000     2.3061 f
  wptr_full/U79/Y (MUX21X2_RVT)                                             0.0429                         0.0940     2.4001 r
  wptr_full/n77 (net)                           2       2.2064                                             0.0000     2.4001 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0429    0.0000               0.0000     2.4001 r
  data arrival time                                                                                                   2.4001

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1325     1.7675
  data required time                                                                                                  1.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7675
  data arrival time                                                                                                  -2.4001
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6325


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U56/A1 (NAND3X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U56/Y (NAND3X0_RVT)                                            0.0871                         0.0836     2.1763 r
  rptr_empty/n16 (net)                          2       1.1102                                             0.0000     2.1763 r
  rptr_empty/U57/A1 (NAND2X0_RVT)                                 0.0000    0.0871    0.0000               0.0000     2.1763 r
  rptr_empty/U57/Y (NAND2X0_RVT)                                            0.0549                         0.0401     2.2164 f
  rptr_empty/n14 (net)                          1       0.6071                                             0.0000     2.2164 f
  rptr_empty/U59/A1 (AND2X1_RVT)                                  0.0000    0.0549    0.0000               0.0000     2.2164 f
  rptr_empty/U59/Y (AND2X1_RVT)                                             0.0401                         0.0730     2.2894 f
  rptr_empty/n71 (net)                          3       2.1568                                             0.0000     2.2894 f
  rptr_empty/U23/S0 (MUX21X1_RVT)                                 0.0000    0.0401    0.0000               0.0000     2.2894 f
  rptr_empty/U23/Y (MUX21X1_RVT)                                            0.0448                         0.0947     2.3841 r
  rptr_empty/n84 (net)                          2       1.8033                                             0.0000     2.3841 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0448    0.0000               0.0000     2.3841 r
  data arrival time                                                                                                   2.3841

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1331     1.7669
  data required time                                                                                                  1.7669
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7669
  data arrival time                                                                                                  -2.3841
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6172


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U34/A (INVX8_RVT)                                     0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U34/Y (INVX8_RVT)                                               0.0605                         0.0291     2.1209 r
  wptr_full/n6 (net)                            2       1.4093                                             0.0000     2.1209 r
  wptr_full/U37/A2 (OR2X1_RVT)                                    0.0000    0.0605    0.0000               0.0000     2.1209 r
  wptr_full/U37/Y (OR2X1_RVT)                                               0.0276                         0.0634     2.1843 r
  wptr_full/n33 (net)                           2       1.0198                                             0.0000     2.1843 r
  wptr_full/U66/A2 (NAND2X0_RVT)                                  0.0000    0.0276    0.0000               0.0000     2.1843 r
  wptr_full/U66/Y (NAND2X0_RVT)                                             0.0399                         0.0347     2.2190 f
  wptr_full/n31 (net)                           1       0.6071                                             0.0000     2.2190 f
  wptr_full/U36/A1 (AND2X1_RVT)                                   0.0000    0.0399    0.0000               0.0000     2.2190 f
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0414                         0.0671     2.2861 f
  wptr_full/n64 (net)                           3       2.3447                                             0.0000     2.2861 f
  wptr_full/U80/S0 (MUX21X2_RVT)                                  0.0000    0.0414    0.0000               0.0000     2.2861 f
  wptr_full/U80/Y (MUX21X2_RVT)                                             0.0411                         0.0934     2.3795 r
  wptr_full/n75 (net)                           2       1.8033                                             0.0000     2.3795 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0411    0.0000               0.0000     2.3795 r
  data arrival time                                                                                                   2.3795

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3795
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6114


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U7/A1 (NAND2X0_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U7/Y (NAND2X0_RVT)                                              0.0804                         0.0825     2.1744 r
  wptr_full/n38 (net)                           1       0.5702                                             0.0000     2.1744 r
  wptr_full/U38/A1 (AOI21X1_RVT)                                  0.0000    0.0804    0.0000               0.0000     2.1744 r
  wptr_full/U38/Y (AOI21X1_RVT)                                             0.0291                         0.1110     2.2854 f
  wptr_full/n66 (net)                           2       1.7411                                             0.0000     2.2854 f
  wptr_full/U6/S0 (MUX21X2_RVT)                                   0.0000    0.0291    0.0000               0.0000     2.2854 f
  wptr_full/U6/Y (MUX21X2_RVT)                                              0.0428                         0.0917     2.3771 r
  wptr_full/n78 (net)                           2       2.2064                                             0.0000     2.3771 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3771 r
  data arrival time                                                                                                   2.3771

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1325     1.7675
  data required time                                                                                                  1.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7675
  data arrival time                                                                                                  -2.3771
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6096


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U34/A (INVX8_RVT)                                     0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U34/Y (INVX8_RVT)                                               0.0605                         0.0291     2.1209 r
  wptr_full/n6 (net)                            2       1.4093                                             0.0000     2.1209 r
  wptr_full/U33/A2 (OR2X1_RVT)                                    0.0000    0.0605    0.0000               0.0000     2.1209 r
  wptr_full/U33/Y (OR2X1_RVT)                                               0.0277                         0.0635     2.1844 r
  wptr_full/n36 (net)                           2       1.0307                                             0.0000     2.1844 r
  wptr_full/U32/A1 (NAND2X0_RVT)                                  0.0000    0.0277    0.0000               0.0000     2.1844 r
  wptr_full/U32/Y (NAND2X0_RVT)                                             0.0361                         0.0323     2.2167 f
  wptr_full/n34 (net)                           1       0.6071                                             0.0000     2.2167 f
  wptr_full/U67/A1 (AND2X1_RVT)                                   0.0000    0.0361    0.0000               0.0000     2.2167 f
  wptr_full/U67/Y (AND2X1_RVT)                                              0.0349                         0.0653     2.2820 f
  wptr_full/n65 (net)                           3       2.3447                                             0.0000     2.2820 f
  wptr_full/U31/S0 (MUX21X2_RVT)                                  0.0000    0.0349    0.0000               0.0000     2.2820 f
  wptr_full/U31/Y (MUX21X2_RVT)                                             0.0428                         0.0936     2.3755 r
  wptr_full/n71 (net)                           2       2.2064                                             0.0000     2.3755 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3755 r
  data arrival time                                                                                                   2.3755

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1325     1.7675
  data required time                                                                                                  1.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7675
  data arrival time                                                                                                  -2.3755
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6080


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U25/A1 (NAND2X2_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U25/Y (NAND2X2_RVT)                                             0.0316                         0.1312     2.2230 r
  wptr_full/n60 (net)                           4       2.9298                                             0.0000     2.2230 r
  wptr_full/U77/A3 (OA21X1_RVT)                                   0.0000    0.0316    0.0000               0.0000     2.2230 r
  wptr_full/U77/Y (OA21X1_RVT)                                              0.0290                         0.0598     2.2827 r
  wptr_full/n49 (net)                           1       0.5762                                             0.0000     2.2827 r
  wptr_full/U22/A2 (MUX21X2_RVT)                                  0.0000    0.0290    0.0000               0.0000     2.2827 r
  wptr_full/U22/Y (MUX21X2_RVT)                                             0.0412                         0.0895     2.3723 r
  wptr_full/n73 (net)                           2       1.8033                                             0.0000     2.3723 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0412    0.0000               0.0000     2.3723 r
  data arrival time                                                                                                   2.3723

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1320     1.7680
  data required time                                                                                                  1.7680
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7680
  data arrival time                                                                                                  -2.3723
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6042


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U68/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U68/Y (AND2X1_RVT)                                              0.0424                         0.0988     2.1906 f
  wptr_full/n37 (net)                           2       1.1091                                             0.0000     2.1906 f
  wptr_full/U3/A2 (OA21X1_RVT)                                    0.0000    0.0424    0.0000               0.0000     2.1906 f
  wptr_full/U3/Y (OA21X1_RVT)                                               0.0396                         0.0806     2.2712 f
  wptr_full/n67 (net)                           3       2.3447                                             0.0000     2.2712 f
  wptr_full/U81/S0 (MUX21X2_RVT)                                  0.0000    0.0396    0.0000               0.0000     2.2712 f
  wptr_full/U81/Y (MUX21X2_RVT)                                             0.0428                         0.0950     2.3662 r
  wptr_full/n76 (net)                           2       2.2064                                             0.0000     2.3662 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3662 r
  data arrival time                                                                                                   2.3662

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1324     1.7676
  data required time                                                                                                  1.7676
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7676
  data arrival time                                                                                                  -2.3662
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5986


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U25/A1 (NAND2X2_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U25/Y (NAND2X2_RVT)                                             0.0316                         0.1312     2.2230 r
  wptr_full/n60 (net)                           4       2.9298                                             0.0000     2.2230 r
  wptr_full/U15/A1 (OR2X1_RVT)                                    0.0000    0.0316    0.0000               0.0000     2.2230 r
  wptr_full/U15/Y (OR2X1_RVT)                                               0.0383                         0.0690     2.2920 r
  wptr_full/n61 (net)                           2       2.3927                                             0.0000     2.2920 r
  wptr_full/U13/A1 (XOR2X1_RVT)                                   0.0000    0.0383    0.0000               0.0000     2.2920 r
  wptr_full/U13/Y (XOR2X1_RVT)                                              0.0371                         0.1108     2.4028 f
  wptr_full/n94 (net)                           1       0.5092                                             0.0000     2.4028 f
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0371    0.0000               0.0000     2.4028 f
  data arrival time                                                                                                   2.4028

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.0938     1.8062
  data required time                                                                                                  1.8062
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8062
  data arrival time                                                                                                  -2.4028
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5966


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U62/A1 (NAND3X0_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U62/Y (NAND3X0_RVT)                                             0.0947                         0.0950     2.1868 r
  wptr_full/n51 (net)                           3       1.7143                                             0.0000     2.1868 r
  wptr_full/U10/A1 (NAND2X2_RVT)                                  0.0000    0.0947    0.0000               0.0000     2.1868 r
  wptr_full/U10/Y (NAND2X2_RVT)                                             0.0251                         0.0854     2.2723 f
  wptr_full/n2 (net)                            2       1.8391                                             0.0000     2.2723 f
  wptr_full/U35/S0 (MUX21X2_RVT)                                  0.0000    0.0251    0.0000               0.0000     2.2723 f
  wptr_full/U35/Y (MUX21X2_RVT)                                             0.0428                         0.0904     2.3627 r
  wptr_full/n70 (net)                           2       2.2064                                             0.0000     2.3627 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.3627 r
  data arrival time                                                                                                   2.3627

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1324     1.7676
  data required time                                                                                                  1.7676
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7676
  data arrival time                                                                                                  -2.3627
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5952


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U60/A (INVX8_RVT)                                    0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U60/Y (INVX8_RVT)                                              0.0663                         0.0389     2.1316 r
  rptr_empty/n35 (net)                         10       5.6722                                             0.0000     2.1316 r
  rptr_empty/U30/A2 (OR2X1_RVT)                                   0.0000    0.0663    0.0000               0.0000     2.1316 r
  rptr_empty/U30/Y (OR2X1_RVT)                                              0.0280                         0.0648     2.1965 r
  rptr_empty/n38 (net)                          2       0.9925                                             0.0000     2.1965 r
  rptr_empty/U29/A3 (AND3X1_RVT)                                  0.0000    0.0280    0.0000               0.0000     2.1965 r
  rptr_empty/U29/Y (AND3X1_RVT)                                             0.0332                         0.0711     2.2676 r
  rptr_empty/n74 (net)                          2       1.1202                                             0.0000     2.2676 r
  rptr_empty/U35/A1 (MUX21X2_RVT)                                 0.0000    0.0332    0.0000               0.0000     2.2676 r
  rptr_empty/U35/Y (MUX21X2_RVT)                                            0.0428                         0.0938     2.3614 r
  rptr_empty/n79 (net)                          2       2.2064                                             0.0000     2.3614 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.3614 r
  data arrival time                                                                                                   2.3614

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1324     1.7676
  data required time                                                                                                  1.7676
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7676
  data arrival time                                                                                                  -2.3614
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5938


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U43/A1 (AND2X1_RVT)                                  0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U43/Y (AND2X1_RVT)                                             0.0384                         0.0927     2.1854 f
  rptr_empty/n10 (net)                          1       0.5425                                             0.0000     2.1854 f
  rptr_empty/U31/A4 (OA22X1_RVT)                                  0.0000    0.0384    0.0000               0.0000     2.1854 f
  rptr_empty/U31/Y (OA22X1_RVT)                                             0.0429                         0.0775     2.2629 f
  rptr_empty/n77 (net)                          3       2.1568                                             0.0000     2.2629 f
  rptr_empty/U21/S0 (MUX21X1_RVT)                                 0.0000    0.0429    0.0000               0.0000     2.2629 f
  rptr_empty/U21/Y (MUX21X1_RVT)                                            0.0449                         0.0956     2.3584 r
  rptr_empty/n86 (net)                          2       1.8033                                             0.0000     2.3584 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0449    0.0000               0.0000     2.3584 r
  data arrival time                                                                                                   2.3584

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1331     1.7669
  data required time                                                                                                  1.7669
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7669
  data arrival time                                                                                                  -2.3584
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5916


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U58/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U58/Y (NAND2X0_RVT)                                            0.0912                         0.0979     2.1906 r
  rptr_empty/n49 (net)                          2       1.1009                                             0.0000     2.1906 r
  rptr_empty/U59/A2 (AND2X1_RVT)                                  0.0000    0.0912    0.0000               0.0000     2.1906 r
  rptr_empty/U59/Y (AND2X1_RVT)                                             0.0377                         0.0753     2.2659 r
  rptr_empty/n71 (net)                          3       2.1666                                             0.0000     2.2659 r
  rptr_empty/U22/A1 (MUX21X1_RVT)                                 0.0000    0.0377    0.0000               0.0000     2.2659 r
  rptr_empty/U22/Y (MUX21X1_RVT)                                            0.0423                         0.0925     2.3584 r
  rptr_empty/n83 (net)                          2       1.4962                                             0.0000     2.3584 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0423    0.0000               0.0000     2.3584 r
  data arrival time                                                                                                   2.3584

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1323     1.7677
  data required time                                                                                                  1.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7677
  data arrival time                                                                                                  -2.3584
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5907


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U56/A1 (NAND3X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U56/Y (NAND3X0_RVT)                                            0.0871                         0.0836     2.1763 r
  rptr_empty/n16 (net)                          2       1.1102                                             0.0000     2.1763 r
  rptr_empty/U5/A1 (AND3X1_RVT)                                   0.0000    0.0871    0.0000               0.0000     2.1763 r
  rptr_empty/U5/Y (AND3X1_RVT)                                              0.0449                         0.0828     2.2591 r
  rptr_empty/n72 (net)                          3       2.2322                                             0.0000     2.2591 r
  rptr_empty/U4/A1 (MUX21X2_RVT)                                  0.0000    0.0449    0.0000               0.0000     2.2591 r
  rptr_empty/U4/Y (MUX21X2_RVT)                                             0.0429                         0.0974     2.3565 r
  rptr_empty/n87 (net)                          2       2.2064                                             0.0000     2.3565 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0429    0.0000               0.0000     2.3565 r
  data arrival time                                                                                                   2.3565

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1325     1.7675
  data required time                                                                                                  1.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7675
  data arrival time                                                                                                  -2.3565
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5890


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U60/A (INVX8_RVT)                                    0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U60/Y (INVX8_RVT)                                              0.0663                         0.0389     2.1316 r
  rptr_empty/n35 (net)                         10       5.6722                                             0.0000     2.1316 r
  rptr_empty/U30/A2 (OR2X1_RVT)                                   0.0000    0.0663    0.0000               0.0000     2.1316 r
  rptr_empty/U30/Y (OR2X1_RVT)                                              0.0280                         0.0648     2.1965 r
  rptr_empty/n38 (net)                          2       0.9925                                             0.0000     2.1965 r
  rptr_empty/U78/A3 (NAND3X0_RVT)                                 0.0000    0.0280    0.0000               0.0000     2.1965 r
  rptr_empty/U78/Y (NAND3X0_RVT)                                            0.0670                         0.0592     2.2557 f
  rptr_empty/n40 (net)                          1       1.1091                                             0.0000     2.2557 f
  rptr_empty/U79/S0 (MUX21X1_RVT)                                 0.0000    0.0670    0.0000               0.0000     2.2557 f
  rptr_empty/U79/Y (MUX21X1_RVT)                                            0.0426                         0.0999     2.3557 r
  rptr_empty/n85 (net)                          2       1.4962                                             0.0000     2.3557 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0426    0.0000               0.0000     2.3557 r
  data arrival time                                                                                                   2.3557

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1324     1.7676
  data required time                                                                                                  1.7676
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7676
  data arrival time                                                                                                  -2.3557
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5881


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U42/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U42/Y (NAND2X0_RVT)                                            0.0803                         0.0822     2.1749 r
  rptr_empty/n9 (net)                           1       0.5524                                             0.0000     2.1749 r
  rptr_empty/U38/A1 (AND3X1_RVT)                                  0.0000    0.0803    0.0000               0.0000     2.1749 r
  rptr_empty/U38/Y (AND3X1_RVT)                                             0.0443                         0.0821     2.2570 r
  rptr_empty/n7 (net)                           3       2.2322                                             0.0000     2.2570 r
  rptr_empty/U20/S0 (MUX21X1_RVT)                                 0.0000    0.0443    0.0000               0.0000     2.2570 r
  rptr_empty/U20/Y (MUX21X1_RVT)                                            0.0449                         0.0960     2.3530 r
  rptr_empty/n81 (net)                          2       1.8033                                             0.0000     2.3530 r
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0449    0.0000               0.0000     2.3530 r
  data arrival time                                                                                                   2.3530

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1331     1.7669
  data required time                                                                                                  1.7669
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7669
  data arrival time                                                                                                  -2.3530
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5861


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U69/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U69/Y (NAND2X0_RVT)                                            0.0803                         0.0822     2.1749 r
  rptr_empty/n27 (net)                          1       0.5524                                             0.0000     2.1749 r
  rptr_empty/U36/A1 (AND3X1_RVT)                                  0.0000    0.0803    0.0000               0.0000     2.1749 r
  rptr_empty/U36/Y (AND3X1_RVT)                                             0.0452                         0.0830     2.2579 r
  rptr_empty/n75 (net)                          3       2.3584                                             0.0000     2.2579 r
  rptr_empty/U32/A1 (MUX21X2_RVT)                                 0.0000    0.0452    0.0000               0.0000     2.2579 r
  rptr_empty/U32/Y (MUX21X2_RVT)                                            0.0412                         0.0953     2.3532 r
  rptr_empty/n80 (net)                          2       1.8033                                             0.0000     2.3532 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0412    0.0000               0.0000     2.3532 r
  data arrival time                                                                                                   2.3532

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1319     1.7681
  data required time                                                                                                  1.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7681
  data arrival time                                                                                                  -2.3532
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5851


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U43/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U43/Y (AND2X1_RVT)                                              0.0510                         0.1107     2.2025 f
  wptr_full/n56 (net)                           4       2.4499                                             0.0000     2.2025 f
  wptr_full/U42/A (NBUFFX2_RVT)                                   0.0000    0.0510    0.0000               0.0000     2.2025 f
  wptr_full/U42/Y (NBUFFX2_RVT)                                             0.0263                         0.0583     2.2608 f
  wptr_full/n8 (net)                            3       1.9215                                             0.0000     2.2608 f
  wptr_full/U14/A2 (OR2X1_RVT)                                    0.0000    0.0263    0.0000               0.0000     2.2608 f
  wptr_full/U14/Y (OR2X1_RVT)                                               0.0211                         0.0467     2.3075 f
  wptr_full/n41 (net)                           1       0.5558                                             0.0000     2.3075 f
  wptr_full/U74/A2 (NAND3X0_RVT)                                  0.0000    0.0211    0.0000               0.0000     2.3075 f
  wptr_full/U74/Y (NAND3X0_RVT)                                             0.0497                         0.0406     2.3480 r
  wptr_full/n74 (net)                           2       1.4962                                             0.0000     2.3480 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0497    0.0000               0.0000     2.3480 r
  data arrival time                                                                                                   2.3480

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1346     1.7654
  data required time                                                                                                  1.7654
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7654
  data arrival time                                                                                                  -2.3480
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5826


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0384                         0.0927     2.1854 f
  rptr_empty/n6 (net)                           1       0.5425                                             0.0000     2.1854 f
  rptr_empty/U7/A4 (OA22X1_RVT)                                   0.0000    0.0384    0.0000               0.0000     2.1854 f
  rptr_empty/U7/Y (OA22X1_RVT)                                              0.0399                         0.0743     2.2597 f
  rptr_empty/n78 (net)                          2       1.7411                                             0.0000     2.2597 f
  rptr_empty/U6/S0 (MUX21X2_RVT)                                  0.0000    0.0399    0.0000               0.0000     2.2597 f
  rptr_empty/U6/Y (MUX21X2_RVT)                                             0.0398                         0.0912     2.3509 r
  rptr_empty/n82 (net)                          2       1.4962                                             0.0000     2.3509 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0398    0.0000               0.0000     2.3509 r
  data arrival time                                                                                                   2.3509

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1315     1.7685
  data required time                                                                                                  1.7685
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7685
  data arrival time                                                                                                  -2.3509
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5825


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U43/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U43/Y (AND2X1_RVT)                                              0.0510                         0.1107     2.2025 f
  wptr_full/n56 (net)                           4       2.4499                                             0.0000     2.2025 f
  wptr_full/U42/A (NBUFFX2_RVT)                                   0.0000    0.0510    0.0000               0.0000     2.2025 f
  wptr_full/U42/Y (NBUFFX2_RVT)                                             0.0263                         0.0583     2.2608 f
  wptr_full/n8 (net)                            3       1.9215                                             0.0000     2.2608 f
  wptr_full/U84/A2 (NOR3X0_RVT)                                   0.0000    0.0263    0.0000               0.0000     2.2608 f
  wptr_full/U84/Y (NOR3X0_RVT)                                              0.0207                         0.0916     2.3525 r
  wptr_full/n91 (net)                           1       0.5122                                             0.0000     2.3525 r
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0207    0.0000               0.0000     2.3525 r
  data arrival time                                                                                                   2.3525

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1258     1.7742
  data required time                                                                                                  1.7742
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7742
  data arrival time                                                                                                  -2.3525
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5782


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U17/A1 (NAND3X1_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U17/Y (NAND3X1_RVT)                                            0.0251                         0.1400     2.2327 r
  rptr_empty/n53 (net)                          1       0.6082                                             0.0000     2.2327 r
  rptr_empty/U88/A1 (AND2X1_RVT)                                  0.0000    0.0251    0.0000               0.0000     2.2327 r
  rptr_empty/U88/Y (AND2X1_RVT)                                             0.0307                         0.0553     2.2880 r
  rptr_empty/n68 (net)                          3       1.7049                                             0.0000     2.2880 r
  rptr_empty/U91/A2 (AND2X1_RVT)                                  0.0000    0.0307    0.0000               0.0000     2.2880 r
  rptr_empty/U91/Y (AND2X1_RVT)                                             0.0218                         0.0511     2.3390 r
  rptr_empty/rgraynext_9_ (net)                 1       0.5122                                             0.0000     2.3390 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0218    0.0000               0.0000     2.3390 r
  data arrival time                                                                                                   2.3390

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1261     1.7739
  data required time                                                                                                  1.7739
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7739
  data arrival time                                                                                                  -2.3390
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5651


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U43/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U43/Y (AND2X1_RVT)                                              0.0510                         0.1107     2.2025 f
  wptr_full/n56 (net)                           4       2.4499                                             0.0000     2.2025 f
  wptr_full/U27/A (INVX0_RVT)                                     0.0000    0.0510    0.0000               0.0000     2.2025 f
  wptr_full/U27/Y (INVX0_RVT)                                               0.0298                         0.0304     2.2329 r
  wptr_full/n10 (net)                           1       0.5168                                             0.0000     2.2329 r
  wptr_full/U45/A2 (AO22X1_RVT)                                   0.0000    0.0298    0.0000               0.0000     2.2329 r
  wptr_full/U45/Y (AO22X1_RVT)                                              0.0445                         0.0951     2.3280 r
  wptr_full/n69 (net)                           2       2.2064                                             0.0000     2.3280 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0445    0.0000               0.0000     2.3280 r
  data arrival time                                                                                                   2.3280

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1330     1.7670
  data required time                                                                                                  1.7670
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7670
  data arrival time                                                                                                  -2.3280
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5610


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U62/A1 (NAND3X0_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U62/Y (NAND3X0_RVT)                                             0.0947                         0.0950     2.1868 r
  wptr_full/n51 (net)                           3       1.7143                                             0.0000     2.1868 r
  wptr_full/U40/A1 (OR2X1_RVT)                                    0.0000    0.0947    0.0000               0.0000     2.1868 r
  wptr_full/U40/Y (OR2X1_RVT)                                               0.0283                         0.0744     2.2612 r
  wptr_full/n4 (net)                            1       0.5464                                             0.0000     2.2612 r
  wptr_full/U39/A2 (AND2X1_RVT)                                   0.0000    0.0283    0.0000               0.0000     2.2612 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0257                         0.0546     2.3158 r
  wptr_full/n68 (net)                           2       1.0578                                             0.0000     2.3158 r
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0257    0.0000               0.0000     2.3158 r
  data arrival time                                                                                                   2.3158

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1272     1.7728
  data required time                                                                                                  1.7728
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7728
  data arrival time                                                                                                  -2.3158
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5430


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U34/A1 (NAND3X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U34/Y (NAND3X0_RVT)                                            0.0983                         0.1001     2.1928 r
  rptr_empty/n67 (net)                          3       1.9649                                             0.0000     2.1928 r
  rptr_empty/U10/A1 (XOR2X1_RVT)                                  0.0000    0.0983    0.0000               0.0000     2.1928 r
  rptr_empty/U10/Y (XOR2X1_RVT)                                             0.0462                         0.1232     2.3160 f
  rptr_empty/rbinnext_10_ (net)                 1       0.5092                                             0.0000     2.3160 f
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0462    0.0000               0.0000     2.3160 f
  data arrival time                                                                                                   2.3160

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     1.9000 r
  library setup time                                                                                      -0.0977     1.8023
  data required time                                                                                                  1.8023
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8023
  data arrival time                                                                                                  -2.3160
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5137


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U61/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U61/Y (AND2X1_RVT)                                              0.0427                         0.0992     2.1910 f
  wptr_full/n26 (net)                           2       1.1606                                             0.0000     2.1910 f
  wptr_full/U28/A (INVX0_RVT)                                     0.0000    0.0427    0.0000               0.0000     2.1910 f
  wptr_full/U28/Y (INVX0_RVT)                                               0.0272                         0.0292     2.2203 r
  wptr_full/n28 (net)                           1       0.6082                                             0.0000     2.2203 r
  wptr_full/U65/A1 (AND2X1_RVT)                                   0.0000    0.0272    0.0000               0.0000     2.2203 r
  wptr_full/U65/Y (AND2X1_RVT)                                              0.0369                         0.0601     2.2804 r
  wptr_full/n63 (net)                           3       2.3584                                             0.0000     2.2804 r
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0369    0.0000               0.0000     2.2804 r
  data arrival time                                                                                                   2.2804

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1306     1.7694
  data required time                                                                                                  1.7694
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7694
  data arrival time                                                                                                  -2.2804
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5110


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U43/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U43/Y (AND2X1_RVT)                                              0.0510                         0.1107     2.2025 f
  wptr_full/n56 (net)                           4       2.4499                                             0.0000     2.2025 f
  wptr_full/U4/A1 (OR2X1_RVT)                                     0.0000    0.0510    0.0000               0.0000     2.2025 f
  wptr_full/U4/Y (OR2X1_RVT)                                                0.0293                         0.0703     2.2728 f
  wptr_full/n59 (net)                           2       1.1628                                             0.0000     2.2728 f
  wptr_full/U85/A1 (AND2X1_RVT)                                   0.0000    0.0293    0.0000               0.0000     2.2728 f
  wptr_full/U85/Y (AND2X1_RVT)                                              0.0209                         0.0491     2.3219 f
  wptr_full/n93 (net)                           1       0.5092                                             0.0000     2.3219 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0209    0.0000               0.0000     2.3219 f
  data arrival time                                                                                                   2.3219

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.0883     1.8117
  data required time                                                                                                  1.8117
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.8117
  data arrival time                                                                                                  -2.3219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5102


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U62/A1 (NAND3X0_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U62/Y (NAND3X0_RVT)                                             0.0947                         0.0950     2.1868 r
  wptr_full/n51 (net)                           3       1.7143                                             0.0000     2.1868 r
  wptr_full/U18/A3 (OA21X1_RVT)                                   0.0000    0.0947    0.0000               0.0000     2.1868 r
  wptr_full/U18/Y (OA21X1_RVT)                                              0.0447                         0.0901     2.2769 r
  wptr_full/n62 (net)                           4       2.3261                                             0.0000     2.2769 r
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0447    0.0000               0.0000     2.2769 r
  data arrival time                                                                                                   2.2769

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1330     1.7670
  data required time                                                                                                  1.7670
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7670
  data arrival time                                                                                                  -2.2769
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5099


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U25/A1 (NAND2X2_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U25/Y (NAND2X2_RVT)                                             0.0316                         0.1312     2.2230 r
  wptr_full/n60 (net)                           4       2.9298                                             0.0000     2.2230 r
  wptr_full/U17/A1 (XOR2X2_RVT)                                   0.0000    0.0316    0.0000               0.0000     2.2230 r
  wptr_full/U17/Y (XOR2X2_RVT)                                              0.0310                         0.0581     2.2811 r
  wptr_full/n95 (net)                           1       0.5122                                             0.0000     2.2811 r
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0310    0.0000               0.0000     2.2811 r
  data arrival time                                                                                                   2.2811

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1288     1.7712
  data required time                                                                                                  1.7712
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7712
  data arrival time                                                                                                  -2.2811
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5098


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U34/A1 (NAND3X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U34/Y (NAND3X0_RVT)                                            0.0983                         0.1001     2.1928 r
  rptr_empty/n67 (net)                          3       1.9649                                             0.0000     2.1928 r
  rptr_empty/U55/A3 (AND3X1_RVT)                                  0.0000    0.0983    0.0000               0.0000     2.1928 r
  rptr_empty/U55/Y (AND3X1_RVT)                                             0.0342                         0.0837     2.2765 r
  rptr_empty/n70 (net)                          2       1.0547                                             0.0000     2.2765 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0342    0.0000               0.0000     2.2765 r
  data arrival time                                                                                                   2.2765

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1298     1.7702
  data required time                                                                                                  1.7702
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7702
  data arrival time                                                                                                  -2.2765
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5062


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U68/A1 (AND2X1_RVT)                                   0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U68/Y (AND2X1_RVT)                                              0.0424                         0.0988     2.1906 f
  wptr_full/n37 (net)                           2       1.1091                                             0.0000     2.1906 f
  wptr_full/U38/A3 (AOI21X1_RVT)                                  0.0000    0.0424    0.0000               0.0000     2.1906 f
  wptr_full/U38/Y (AOI21X1_RVT)                                             0.0298                         0.0816     2.2722 r
  wptr_full/n66 (net)                           2       1.7497                                             0.0000     2.2722 r
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0298    0.0000               0.0000     2.2722 r
  data arrival time                                                                                                   2.2722

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1284     1.7716
  data required time                                                                                                  1.7716
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7716
  data arrival time                                                                                                  -2.2722
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5006


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U63/A1 (NAND2X0_RVT)                                  0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U63/Y (NAND2X0_RVT)                                             0.0910                         0.0978     2.1896 r
  wptr_full/n30 (net)                           2       1.1042                                             0.0000     2.1896 r
  wptr_full/U36/A2 (AND2X1_RVT)                                   0.0000    0.0910    0.0000               0.0000     2.1896 r
  wptr_full/U36/Y (AND2X1_RVT)                                              0.0391                         0.0765     2.2660 r
  wptr_full/n64 (net)                           3       2.3584                                             0.0000     2.2660 r
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0391    0.0000               0.0000     2.2660 r
  data arrival time                                                                                                   2.2660

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1313     1.7687
  data required time                                                                                                  1.7687
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7687
  data arrival time                                                                                                  -2.2660
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4973


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U60/A (INVX8_RVT)                                    0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U60/Y (INVX8_RVT)                                              0.0663                         0.0389     2.1316 r
  rptr_empty/n35 (net)                         10       5.6722                                             0.0000     2.1316 r
  rptr_empty/U30/A2 (OR2X1_RVT)                                   0.0000    0.0663    0.0000               0.0000     2.1316 r
  rptr_empty/U30/Y (OR2X1_RVT)                                              0.0280                         0.0648     2.1965 r
  rptr_empty/n38 (net)                          2       0.9925                                             0.0000     2.1965 r
  rptr_empty/U29/A3 (AND3X1_RVT)                                  0.0000    0.0280    0.0000               0.0000     2.1965 r
  rptr_empty/U29/Y (AND3X1_RVT)                                             0.0332                         0.0711     2.2676 r
  rptr_empty/n74 (net)                          2       1.1202                                             0.0000     2.2676 r
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0332    0.0000               0.0000     2.2676 r
  data arrival time                                                                                                   2.2676

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1295     1.7705
  data required time                                                                                                  1.7705
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7705
  data arrival time                                                                                                  -2.2676
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4970


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U58/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U58/Y (NAND2X0_RVT)                                            0.0912                         0.0979     2.1906 r
  rptr_empty/n49 (net)                          2       1.1009                                             0.0000     2.1906 r
  rptr_empty/U59/A2 (AND2X1_RVT)                                  0.0000    0.0912    0.0000               0.0000     2.1906 r
  rptr_empty/U59/Y (AND2X1_RVT)                                             0.0377                         0.0753     2.2659 r
  rptr_empty/n71 (net)                          3       2.1666                                             0.0000     2.2659 r
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0377    0.0000               0.0000     2.2659 r
  data arrival time                                                                                                   2.2659

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1308     1.7692
  data required time                                                                                                  1.7692
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7692
  data arrival time                                                                                                  -2.2659
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4967


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U56/A1 (NAND3X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U56/Y (NAND3X0_RVT)                                            0.0871                         0.0836     2.1763 r
  rptr_empty/n16 (net)                          2       1.1102                                             0.0000     2.1763 r
  rptr_empty/U5/A1 (AND3X1_RVT)                                   0.0000    0.0871    0.0000               0.0000     2.1763 r
  rptr_empty/U5/Y (AND3X1_RVT)                                              0.0449                         0.0828     2.2591 r
  rptr_empty/n72 (net)                          3       2.2322                                             0.0000     2.2591 r
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0449    0.0000               0.0000     2.2591 r
  data arrival time                                                                                                   2.2591

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1331     1.7669
  data required time                                                                                                  1.7669
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7669
  data arrival time                                                                                                  -2.2591
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4923


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U69/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U69/Y (NAND2X0_RVT)                                            0.0803                         0.0822     2.1749 r
  rptr_empty/n27 (net)                          1       0.5524                                             0.0000     2.1749 r
  rptr_empty/U36/A1 (AND3X1_RVT)                                  0.0000    0.0803    0.0000               0.0000     2.1749 r
  rptr_empty/U36/Y (AND3X1_RVT)                                             0.0452                         0.0830     2.2579 r
  rptr_empty/n75 (net)                          3       2.3584                                             0.0000     2.2579 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0452    0.0000               0.0000     2.2579 r
  data arrival time                                                                                                   2.2579

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1332     1.7668
  data required time                                                                                                  1.7668
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7668
  data arrival time                                                                                                  -2.2579
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4911


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U73/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U73/Y (NAND2X0_RVT)                                            0.0803                         0.0822     2.1749 r
  rptr_empty/n30 (net)                          1       0.5524                                             0.0000     2.1749 r
  rptr_empty/U33/A1 (AND3X1_RVT)                                  0.0000    0.0803    0.0000               0.0000     2.1749 r
  rptr_empty/U33/Y (AND3X1_RVT)                                             0.0447                         0.0825     2.2574 r
  rptr_empty/n76 (net)                          3       2.2929                                             0.0000     2.2574 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0447    0.0000               0.0000     2.2574 r
  data arrival time                                                                                                   2.2574

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1331     1.7669
  data required time                                                                                                  1.7669
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7669
  data arrival time                                                                                                  -2.2574
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4905


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U63/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U63/Y (NAND2X0_RVT)                                            0.0803                         0.0822     2.1749 r
  rptr_empty/n21 (net)                          1       0.5524                                             0.0000     2.1749 r
  rptr_empty/U37/A1 (AND3X1_RVT)                                  0.0000    0.0803    0.0000               0.0000     2.1749 r
  rptr_empty/U37/Y (AND3X1_RVT)                                             0.0446                         0.0824     2.2573 r
  rptr_empty/n73 (net)                          3       2.2744                                             0.0000     2.2573 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0446    0.0000               0.0000     2.2573 r
  data arrival time                                                                                                   2.2573

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1330     1.7670
  data required time                                                                                                  1.7670
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7670
  data arrival time                                                                                                  -2.2573
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4903


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U42/A1 (NAND2X0_RVT)                                 0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U42/Y (NAND2X0_RVT)                                            0.0803                         0.0822     2.1749 r
  rptr_empty/n9 (net)                           1       0.5524                                             0.0000     2.1749 r
  rptr_empty/U38/A1 (AND3X1_RVT)                                  0.0000    0.0803    0.0000               0.0000     2.1749 r
  rptr_empty/U38/Y (AND3X1_RVT)                                             0.0443                         0.0821     2.2570 r
  rptr_empty/n7 (net)                           3       2.2322                                             0.0000     2.2570 r
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0443    0.0000               0.0000     2.2570 r
  data arrival time                                                                                                   2.2570

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1329     1.7671
  data required time                                                                                                  1.7671
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7671
  data arrival time                                                                                                  -2.2570
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4899


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U34/A (INVX8_RVT)                                     0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U34/Y (INVX8_RVT)                                               0.0605                         0.0291     2.1209 r
  wptr_full/n6 (net)                            2       1.4093                                             0.0000     2.1209 r
  wptr_full/U33/A2 (OR2X1_RVT)                                    0.0000    0.0605    0.0000               0.0000     2.1209 r
  wptr_full/U33/Y (OR2X1_RVT)                                               0.0277                         0.0635     2.1844 r
  wptr_full/n36 (net)                           2       1.0307                                             0.0000     2.1844 r
  wptr_full/U3/A3 (OA21X1_RVT)                                    0.0000    0.0277    0.0000               0.0000     2.1844 r
  wptr_full/U3/Y (OA21X1_RVT)                                               0.0424                         0.0723     2.2567 r
  wptr_full/n67 (net)                           3       2.3584                                             0.0000     2.2567 r
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0424    0.0000               0.0000     2.2567 r
  data arrival time                                                                                                   2.2567

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1323     1.7677
  data required time                                                                                                  1.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7677
  data arrival time                                                                                                  -2.2567
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4890


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  winc (in)                                                                 0.0106                         0.0106     1.1106 f
  winc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U38/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U38/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n55 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U56/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U56/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n27 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1641                         0.4809     2.0918 f
  io_b_winc_net (net)                          17      10.6235                                             0.0000     2.0918 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0918 f
  wptr_full/winc (net)                                 10.6235                                             0.0000     2.0918 f
  wptr_full/U34/A (INVX8_RVT)                                     0.0000    0.1641    0.0000               0.0000     2.0918 f
  wptr_full/U34/Y (INVX8_RVT)                                               0.0605                         0.0291     2.1209 r
  wptr_full/n6 (net)                            2       1.4093                                             0.0000     2.1209 r
  wptr_full/U37/A2 (OR2X1_RVT)                                    0.0000    0.0605    0.0000               0.0000     2.1209 r
  wptr_full/U37/Y (OR2X1_RVT)                                               0.0276                         0.0634     2.1843 r
  wptr_full/n33 (net)                           2       1.0198                                             0.0000     2.1843 r
  wptr_full/U67/A2 (AND2X1_RVT)                                   0.0000    0.0276    0.0000               0.0000     2.1843 r
  wptr_full/U67/Y (AND2X1_RVT)                                              0.0367                         0.0631     2.2474 r
  wptr_full/n65 (net)                           3       2.3584                                             0.0000     2.2474 r
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0367    0.0000               0.0000     2.2474 r
  data arrival time                                                                                                   2.2474

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.9000 r
  library setup time                                                                                      -0.1305     1.7695
  data required time                                                                                                  1.7695
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7695
  data arrival time                                                                                                  -2.2474
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4779


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U60/A (INVX8_RVT)                                    0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U60/Y (INVX8_RVT)                                              0.0663                         0.0389     2.1316 r
  rptr_empty/n35 (net)                         10       5.6722                                             0.0000     2.1316 r
  rptr_empty/U31/A2 (OA22X1_RVT)                                  0.0000    0.0663    0.0000               0.0000     2.1316 r
  rptr_empty/U31/Y (OA22X1_RVT)                                             0.0434                         0.0955     2.2271 r
  rptr_empty/n77 (net)                          3       2.1666                                             0.0000     2.2271 r
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0434    0.0000               0.0000     2.2271 r
  data arrival time                                                                                                   2.2271

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1326     1.7674
  data required time                                                                                                  1.7674
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7674
  data arrival time                                                                                                  -2.2271
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4598


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                     1.0000     1.1000 f
  rinc (in)                                                                 0.0106                         0.0106     1.1106 f
  rinc (net)                                    1       5.3087                                             0.0000     1.1106 f
  U37/A (INVX8_RVT)                                               0.0000    0.0106    0.0000               0.0000     1.1106 f
  U37/Y (INVX8_RVT)                                                         0.0263                         0.0231     1.1337 r
  n57 (net)                                     1      21.0310                                             0.0000     1.1337 r
  U39/A (INVX32_RVT)                                              0.0000    0.0263    0.0000               0.0000     1.1337 r
  U39/Y (INVX32_RVT)                                                        0.7124                         0.4772     1.6109 f
  n10 (net)                                     1     2574.0898                                            0.0000     1.6109 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.7124    0.0000               0.0000     1.6109 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1649                         0.4818     2.0927 f
  io_b_rinc_net (net)                          12      11.8702                                             0.0000     2.0927 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.0927 f
  rptr_empty/rinc (net)                                11.8702                                             0.0000     2.0927 f
  rptr_empty/U60/A (INVX8_RVT)                                    0.0000    0.1649    0.0000               0.0000     2.0927 f
  rptr_empty/U60/Y (INVX8_RVT)                                              0.0663                         0.0389     2.1316 r
  rptr_empty/n35 (net)                         10       5.6722                                             0.0000     2.1316 r
  rptr_empty/U7/A2 (OA22X1_RVT)                                   0.0000    0.0663    0.0000               0.0000     2.1316 r
  rptr_empty/U7/Y (OA22X1_RVT)                                              0.0405                         0.0924     2.2240 r
  rptr_empty/n78 (net)                          2       1.7497                                             0.0000     2.2240 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0405    0.0000               0.0000     2.2240 r
  data arrival time                                                                                                   2.2240

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.9000 r
  library setup time                                                                                      -0.1317     1.7683
  data required time                                                                                                  1.7683
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.7683
  data arrival time                                                                                                  -2.2240
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4557


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[7] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[7] (net)              1       1.4259                                             0.0000     0.1029 f
  U30/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U30/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n41 (net)                      1       0.5678                                             0.0000     0.1134 r
  U22/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U22/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n42 (net)                      1       0.7413                                             0.0000     0.1494 r
  U14/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U14/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n30 (net)                      1       1.4299                                             0.0000     0.1925 r
  U52/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U52/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n20 (net)                      1      21.0310                                             0.0000     0.2500 r
  U53/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U53/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n17 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_7__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_7_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_7_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[6] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[6] (net)              1       1.4259                                             0.0000     0.1029 f
  U29/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U29/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n39 (net)                      1       0.5678                                             0.0000     0.1134 r
  U21/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U21/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n40 (net)                      1       0.7413                                             0.0000     0.1494 r
  U13/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U13/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n29 (net)                      1       1.4299                                             0.0000     0.1925 r
  U54/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U54/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n19 (net)                      1      21.0310                                             0.0000     0.2500 r
  U55/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U55/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n18 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_6__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[5] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[5] (net)              1       1.4259                                             0.0000     0.1029 f
  U31/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U31/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n43 (net)                      1       0.5678                                             0.0000     0.1134 r
  U23/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U23/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n44 (net)                      1       0.7413                                             0.0000     0.1494 r
  U15/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U15/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n31 (net)                      1       1.4299                                             0.0000     0.1925 r
  U50/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U50/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n21 (net)                      1      21.0310                                             0.0000     0.2500 r
  U51/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U51/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n16 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_5__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[4] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[4] (net)              1       1.4259                                             0.0000     0.1029 f
  U32/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U32/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n45 (net)                      1       0.5678                                             0.0000     0.1134 r
  U24/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U24/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n46 (net)                      1       0.7413                                             0.0000     0.1494 r
  U16/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U16/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n32 (net)                      1       1.4299                                             0.0000     0.1925 r
  U48/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U48/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n22 (net)                      1      21.0310                                             0.0000     0.2500 r
  U49/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U49/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n15 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_4__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[3] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[3] (net)              1       1.4259                                             0.0000     0.1029 f
  U33/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U33/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n47 (net)                      1       0.5678                                             0.0000     0.1134 r
  U25/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U25/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n48 (net)                      1       0.7413                                             0.0000     0.1494 r
  U17/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U17/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n33 (net)                      1       1.4299                                             0.0000     0.1925 r
  U46/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U46/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n23 (net)                      1      21.0310                                             0.0000     0.2500 r
  U47/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U47/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n14 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_3__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[2] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[2] (net)              1       1.4259                                             0.0000     0.1029 f
  U34/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U34/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n49 (net)                      1       0.5678                                             0.0000     0.1134 r
  U26/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U26/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n50 (net)                      1       0.7413                                             0.0000     0.1494 r
  U18/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U18/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n34 (net)                      1       1.4299                                             0.0000     0.1925 r
  U44/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U44/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n24 (net)                      1      21.0310                                             0.0000     0.2500 r
  U45/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U45/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n13 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_2__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[1] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[1] (net)              1       1.4259                                             0.0000     0.1029 f
  U35/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U35/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n51 (net)                      1       0.5678                                             0.0000     0.1134 r
  U27/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U27/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n52 (net)                      1       0.7413                                             0.0000     0.1494 r
  U19/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U19/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n35 (net)                      1       1.4299                                             0.0000     0.1925 r
  U42/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U42/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n25 (net)                      1      21.0310                                             0.0000     0.2500 r
  U43/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U43/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n12 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_1__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                      0.0000     0.1000 f
  wdata_in[0] (in)                                           0.0029                         0.0029     0.1029 f
  wdata_in[0] (net)              1       1.4259                                             0.0000     0.1029 f
  U36/A (INVX2_RVT)                                0.0000    0.0029    0.0000               0.0000     0.1029 f
  U36/Y (INVX2_RVT)                                          0.0061                         0.0105     0.1134 r
  n53 (net)                      1       0.5678                                             0.0000     0.1134 r
  U28/A (NBUFFX2_RVT)                              0.0000    0.0061    0.0000               0.0000     0.1134 r
  U28/Y (NBUFFX2_RVT)                                        0.0201                         0.0360     0.1494 r
  n54 (net)                      1       0.7413                                             0.0000     0.1494 r
  U20/A (NBUFFX4_RVT)                              0.0000    0.0201    0.0000               0.0000     0.1494 r
  U20/Y (NBUFFX4_RVT)                                        0.0216                         0.0431     0.1925 r
  n36 (net)                      1       1.4299                                             0.0000     0.1925 r
  U40/A (NBUFFX8_RVT)                              0.0000    0.0216    0.0000               0.0000     0.1925 r
  U40/Y (NBUFFX8_RVT)                                        0.0375                         0.0575     0.2500 r
  n26 (net)                      1      21.0310                                             0.0000     0.2500 r
  U41/A (INVX32_RVT)                               0.0000    0.0375    0.0000               0.0000     0.2500 r
  U41/Y (INVX32_RVT)                                         0.6625                         0.4924     0.7423 f
  n11 (net)                      1     2574.0898                                            0.0000     0.7423 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.6625    0.0000               0.0000     0.7423 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1570                         0.4645     1.2068 f
  io_r_wdata_in_0__net (net)     1       0.5083                                             0.0000     1.2068 f
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     1.2068 f
  data arrival time                                                                                    1.2068

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               0.1000     1.1000
  clock uncertainty                                                                        -0.1000     1.0000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     1.0000 r
  library setup time                                                                       -0.1428     0.8572
  data required time                                                                                   0.8572
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8572
  data arrival time                                                                                   -1.2068
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3496


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[7] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n88 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     0.4039 r
  fifomem/U29/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U29/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U37/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U37/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[7] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[6] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n80 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     0.4039 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U36/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U36/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[6] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[5] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n72 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     0.4039 r
  fifomem/U27/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U27/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U35/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U35/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[5] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[4] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n64 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     0.4039 r
  fifomem/U26/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U26/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U34/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U34/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[4] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[3] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n56 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     0.4039 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U33/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U33/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[3] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[2] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n48 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     0.4039 r
  fifomem/U24/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U24/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U32/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U32/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[2] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[1] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n40 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     0.4039 r
  fifomem/U23/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U23/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U31/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U31/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[1] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: fifomem/genblk1_3__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3332    0.0000               0.0000     0.1000 r
  fifomem/genblk1_3__U/O2[0] (SRAMLP2RW128x8)                               0.0755                         0.2363     0.3363 f
  fifomem/n32 (net)                             1       0.5752                                             0.0000     0.3363 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0755    0.0000               0.0000     0.3363 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0575                         0.0676     0.4039 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     0.4039 r
  fifomem/U22/A1 (OR2X2_RVT)                                      0.0000    0.0575    0.0000               0.0000     0.4039 r
  fifomem/U22/Y (OR2X2_RVT)                                                 0.0430                         0.0866     0.4905 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     0.4905 r
  fifomem/U30/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     0.4905 r
  fifomem/U30/Y (INVX8_RVT)                                                 0.0391                         0.0352     0.5257 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.5257 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5257 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.5257 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     0.5257 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     1.9090 f
  rdata[0] (net)                                1     1433.3115                                            0.0000     1.9090 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     1.9090 f
  data arrival time                                                                                                   1.9090

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.9090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0090


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3332    0.0000               0.0000     0.1000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0842                         0.2307     0.3307 r
  rptr_empty/rempty_BAR (net)                   4       4.4049                                             0.0000     0.3307 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.3307 r
  io_t_rempty_net (net)                                 4.4049                                             0.0000     0.3307 r
  U57/A (INVX4_RVT)                                               0.0000    0.0842    0.0000               0.0000     0.3307 r
  U57/Y (INVX4_RVT)                                                         0.0744                         0.0644     0.3951 f
  n60 (net)                                     1      21.8502                                             0.0000     0.3951 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0744    0.0000               0.0000     0.3951 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8857                         1.3959     1.7911 f
  rempty (net)                                  1     1433.3115                                            0.0000     1.7911 f
  rempty (out)                                                    0.0000    0.8857    0.0000               0.0000     1.7911 f
  data arrival time                                                                                                   1.7911

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7911
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8911


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3332    0.0000               0.0000     0.1000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0672                         0.2014     0.3014 r
  wptr_full/wfull_BAR (net)                     3       3.8273                                             0.0000     0.3014 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.3014 r
  io_t_wfull_net (net)                                  3.8273                                             0.0000     0.3014 r
  U58/A (INVX4_RVT)                                               0.0000    0.0672    0.0000               0.0000     0.3014 r
  U58/Y (INVX4_RVT)                                                         0.0678                         0.0606     0.3620 f
  n59 (net)                                     1      21.8502                                             0.0000     0.3620 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0678    0.0000               0.0000     0.3620 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8868                         1.3936     1.7556 f
  wfull (net)                                   1     1433.3115                                            0.0000     1.7556 f
  wfull (out)                                                     0.0000    0.8868    0.0000               0.0000     1.7556 f
  data arrival time                                                                                                   1.7556

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              0.1000     2.1000
  clock uncertainty                                                                                       -0.2000     1.9000
  output external delay                                                                                   -1.0000     0.9000
  data required time                                                                                                  0.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000
  data arrival time                                                                                                  -1.7556
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8556


1
