E:/xsc/pro/git_pro/pythonToolsForVerilog/sim/topTest/top_case0.sv