// Seed: 4005604857
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_0 = (1) >= 1 & 1;
  assign module_1.type_1 = 0;
  wand id_10 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  wor   id_2,
    input  wand  id_3,
    output uwire id_4,
    input  wire  id_5,
    input  uwire id_6
);
  assign id_4 = id_5;
  uwire id_8 = 1;
  wor   id_9;
  assign id_9 = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8
  );
endmodule
