Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1eb419e5da9429d963f1270f068df95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.DualPortRam [dualportram_default]
Compiling architecture rtl of entity xil_defaultlib.BitSync [bitsync_default]
Compiling architecture rtl of entity xil_defaultlib.HandshakeSync [handshakesync_default]
Compiling architecture rtl of entity xil_defaultlib.Fifo [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.TX [\TX(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.RX [\RX(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.uart_tb
Built simulation snapshot uart_tb_behav
