Total verification running time: 00:00:54
Result: Proved
Path: P4xos/acceptor.p4

[P4 + P4LTL->Boogie]:
P4xos/acceptor.p4(16): [--Wwarn=deprecated] warning: mark_to_drop: Using deprecated feature mark_to_drop. Please use mark_to_drop(standard_metadata) instead.
        mark_to_drop();
        ^^^^^^^^^^^^
/home/p4ltl/Desktop/P4B-Translator/build/p4include/v1model.p4(416)
extern void mark_to_drop();
            ^^^^^^^^^^^^
P4xos/acceptor.p4(12): [--Wwarn=unused] warning: learner_mac_address: unused instance
    register<bit<48>>(1) learner_mac_address;
                         ^^^^^^^^^^^^^^^^^^^
P4xos/acceptor.p4(13): [--Wwarn=unused] warning: learner_address: unused instance
    register<bit<32>>(1) learner_address;
                         ^^^^^^^^^^^^^^^
P4LTL parsing result: ([]((AP(((hdr.paxos.rnd == b) && (!(drop)))) ==> (X(([](AP(((hdr.paxos.rnd < b) ==> drop)))))))))

P4LTL parsing result: ([](AP((((valid(hdr.ipv4) && valid(hdr.paxos)) && (!(valid(hdr.arp)))) && (hdr.paxos.inst == a)))))

//#LTLProperty:
 ([]((AP(((_p4ltl_1 == true) && (!(drop)))) ==> (X(([](AP(((_p4ltl_0 == true) ==> drop)))))))))
//#LTLFairness:
 ([](AP((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))) && (_p4ltl_2 == true)))))
backend cpu time 0.056833 s
program cpu time 0.413369 s

[Boogie Line Num]
1007 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-09 00:23:51,912 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-09 00:23:51,914 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-09 00:23:51,942 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-09 00:23:51,943 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-09 00:23:51,943 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-09 00:23:51,944 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-09 00:23:51,945 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-09 00:23:51,946 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-09 00:23:51,947 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-09 00:23:51,947 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-09 00:23:51,948 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-02-09 00:23:51,949 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-09 00:23:51,949 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-09 00:23:51,950 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-09 00:23:51,952 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-09 00:23:51,952 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-09 00:23:51,953 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-09 00:23:51,954 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-09 00:23:51,955 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-09 00:23:51,957 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-09 00:23:51,957 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-09 00:23:51,959 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-09 00:23:51,959 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-09 00:23:51,961 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-09 00:23:51,961 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-09 00:23:51,961 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-09 00:23:51,961 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-09 00:23:51,962 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-09 00:23:51,962 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-09 00:23:51,962 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-09 00:23:51,963 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-09 00:23:51,963 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-09 00:23:51,964 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-09 00:23:51,964 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-09 00:23:51,965 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-09 00:23:51,965 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-09 00:23:51,965 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-09 00:23:51,966 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-09 00:23:51,966 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-09 00:23:51,966 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-09 00:23:51,967 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-09 00:23:51,968 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-09 00:23:51,968 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-09 00:23:51,976 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-09 00:23:51,976 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-09 00:23:51,977 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-09 00:23:51,977 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-09 00:23:51,978 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-09 00:23:51,978 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-09 00:23:51,978 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-09 00:23:51,978 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-09 00:23:51,978 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-09 00:23:51,978 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-09 00:23:51,978 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-09 00:23:51,979 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-09 00:23:51,979 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-09 00:23:51,980 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-09 00:23:51,980 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-09 00:23:51,981 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-09 00:23:51,982 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-09 00:23:52,233 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-09 00:23:52,251 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-09 00:23:52,252 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-09 00:23:52,253 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-09 00:23:52,254 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-09 00:23:52,255 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-09 00:23:52,255 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-09 00:23:52,291 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-09 00:23:52,292 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-09 00:23:52,293 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-09 00:23:52,293 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-09 00:23:52,293 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-09 00:23:52,304 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,305 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,315 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,316 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,329 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,336 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,340 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,342 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-09 00:23:52,343 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-09 00:23:52,343 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-09 00:23:52,345 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-09 00:23:52,348 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/1) ...
[2023-02-09 00:23:52,351 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP(((_p4ltl_1 == true) && (!(drop)))) ==> (X(([](AP(((_p4ltl_0 == true) ==> drop)))))))))
[2023-02-09 00:23:52,351 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP(((_p4ltl_1 == true) && (!(drop)))) ==> (X(([](AP(((_p4ltl_0 == true) ==> drop)))))))))
[2023-02-09 00:23:52,351 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP(((_p4ltl_1 == true) && (!(drop)))) ==> (X(([](AP(((_p4ltl_0 == true) ==> drop)))))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: !
Token: (
Token: drop
Token: )
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: X
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: ==>
Token: drop
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-09 00:23:52,361 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP(((_p4ltl_1 == true) && (!(drop)))) ==> (X(([](AP(((_p4ltl_0 == true) ==> drop)))))))))
[2023-02-09 00:23:52,362 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( _p4ltl_1==true && (!(drop)) )) ==> ( X(( [](AP(( _p4ltl_0==true ==> drop ))) )) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class ast.Drop
==== class: class ast.UnaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.Drop
[2023-02-09 00:23:52,364 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))) && (_p4ltl_2 == true)))))
[2023-02-09 00:23:52,364 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))) && (_p4ltl_2 == true)))))
[2023-02-09 00:23:52,364 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))) && (_p4ltl_2 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: hdr.ipv4.valid
Token: ==
Token: true
Token: &&
Token: hdr.paxos.valid
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: !
Token: (
Token: hdr.arp.valid
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-09 00:23:52,365 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))) && (_p4ltl_2 == true)))))
[2023-02-09 00:23:52,365 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( ( ( hdr.ipv4.valid==true && hdr.paxos.valid==true ) && (!(hdr.arp.valid==true)) ) && _p4ltl_2==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-09 00:23:52,367 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-09 00:23:52,367 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-09 00:23:52,497 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 09.02 12:23:52 PropertyContainer
[2023-02-09 00:23:52,498 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-09 00:23:52,500 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-09 00:23:52,501 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-09 00:23:52,501 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-09 00:23:52,506 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/2) ...
[2023-02-09 00:23:52,516 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:23:52,576 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-09 00:23:52,576 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-09 00:23:52,576 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-09 00:23:52,576 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-09 00:23:52,576 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-09 00:23:52,577 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-09 00:23:52,577 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop given in one single declaration
[2023-02-09 00:23:52,577 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop
[2023-02-09 00:23:52,577 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop
[2023-02-09 00:23:52,577 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_4 given in one single declaration
[2023-02-09 00:23:52,577 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_4
[2023-02-09 00:23:52,577 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_4
[2023-02-09 00:23:52,577 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_5 given in one single declaration
[2023-02-09 00:23:52,577 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_5
[2023-02-09 00:23:52,577 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_5
[2023-02-09 00:23:52,578 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_6 given in one single declaration
[2023-02-09 00:23:52,578 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_6
[2023-02-09 00:23:52,578 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_6
[2023-02-09 00:23:52,578 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_TopParser given in one single declaration
[2023-02-09 00:23:52,578 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_TopParser
[2023-02-09 00:23:52,578 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_TopParser
[2023-02-09 00:23:52,578 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-09 00:23:52,578 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-09 00:23:52,578 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-09 00:23:52,578 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure acceptor_tbl_0.apply given in one single declaration
[2023-02-09 00:23:52,578 INFO  L130     BoogieDeclarations]: Found specification of procedure acceptor_tbl_0.apply
[2023-02-09 00:23:52,579 INFO  L138     BoogieDeclarations]: Found implementation of procedure acceptor_tbl_0.apply
[2023-02-09 00:23:52,579 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure arp_tbl_0.apply given in one single declaration
[2023-02-09 00:23:52,579 INFO  L130     BoogieDeclarations]: Found specification of procedure arp_tbl_0.apply
[2023-02-09 00:23:52,579 INFO  L138     BoogieDeclarations]: Found implementation of procedure arp_tbl_0.apply
[2023-02-09 00:23:52,579 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-02-09 00:23:52,579 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-02-09 00:23:52,579 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-02-09 00:23:52,579 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-09 00:23:52,579 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-09 00:23:52,579 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-09 00:23:52,579 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure forward given in one single declaration
[2023-02-09 00:23:52,579 INFO  L130     BoogieDeclarations]: Found specification of procedure forward
[2023-02-09 00:23:52,579 INFO  L138     BoogieDeclarations]: Found implementation of procedure forward
[2023-02-09 00:23:52,580 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_1a given in one single declaration
[2023-02-09 00:23:52,580 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_1a
[2023-02-09 00:23:52,580 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_1a
[2023-02-09 00:23:52,580 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_2a given in one single declaration
[2023-02-09 00:23:52,580 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_2a
[2023-02-09 00:23:52,580 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_2a
[2023-02-09 00:23:52,580 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_arp_reply given in one single declaration
[2023-02-09 00:23:52,580 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_arp_reply
[2023-02-09 00:23:52,580 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_arp_reply
[2023-02-09 00:23:52,580 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_arp_request given in one single declaration
[2023-02-09 00:23:52,580 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_arp_request
[2023-02-09 00:23:52,580 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_arp_request
[2023-02-09 00:23:52,581 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_icmp_reply given in one single declaration
[2023-02-09 00:23:52,581 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_icmp_reply
[2023-02-09 00:23:52,581 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_icmp_reply
[2023-02-09 00:23:52,581 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_icmp_request given in one single declaration
[2023-02-09 00:23:52,581 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_icmp_request
[2023-02-09 00:23:52,581 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_icmp_request
[2023-02-09 00:23:52,581 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-09 00:23:52,581 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-09 00:23:52,581 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-09 00:23:52,581 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure icmp_tbl_0.apply given in one single declaration
[2023-02-09 00:23:52,581 INFO  L130     BoogieDeclarations]: Found specification of procedure icmp_tbl_0.apply
[2023-02-09 00:23:52,581 INFO  L138     BoogieDeclarations]: Found implementation of procedure icmp_tbl_0.apply
[2023-02-09 00:23:52,581 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-09 00:23:52,581 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-09 00:23:52,582 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-09 00:23:52,582 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_address_0.write given in one single declaration
[2023-02-09 00:23:52,582 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_address_0.write
[2023-02-09 00:23:52,582 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_address_0.write
[2023-02-09 00:23:52,582 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_mac_address_0.write given in one single declaration
[2023-02-09 00:23:52,582 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_mac_address_0.write
[2023-02-09 00:23:52,582 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_mac_address_0.write
[2023-02-09 00:23:52,582 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-09 00:23:52,582 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-09 00:23:52,582 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-09 00:23:52,582 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-09 00:23:52,582 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-09 00:23:52,582 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-09 00:23:52,583 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-09 00:23:52,583 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure my_ip_address_0.write given in one single declaration
[2023-02-09 00:23:52,583 INFO  L130     BoogieDeclarations]: Found specification of procedure my_ip_address_0.write
[2023-02-09 00:23:52,583 INFO  L138     BoogieDeclarations]: Found implementation of procedure my_ip_address_0.write
[2023-02-09 00:23:52,583 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure my_mac_address_0.write given in one single declaration
[2023-02-09 00:23:52,583 INFO  L130     BoogieDeclarations]: Found specification of procedure my_mac_address_0.write
[2023-02-09 00:23:52,583 INFO  L138     BoogieDeclarations]: Found implementation of procedure my_mac_address_0.write
[2023-02-09 00:23:52,583 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_arp given in one single declaration
[2023-02-09 00:23:52,583 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_arp
[2023-02-09 00:23:52,583 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_arp
[2023-02-09 00:23:52,583 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_icmp given in one single declaration
[2023-02-09 00:23:52,583 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_icmp
[2023-02-09 00:23:52,583 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_icmp
[2023-02-09 00:23:52,583 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_ipv4 given in one single declaration
[2023-02-09 00:23:52,583 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_ipv4
[2023-02-09 00:23:52,584 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_ipv4
[2023-02-09 00:23:52,584 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_paxos given in one single declaration
[2023-02-09 00:23:52,584 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_paxos
[2023-02-09 00:23:52,584 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_paxos
[2023-02-09 00:23:52,584 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_udp given in one single declaration
[2023-02-09 00:23:52,584 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_udp
[2023-02-09 00:23:52,584 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_udp
[2023-02-09 00:23:52,584 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure place_holder_table_0.apply given in one single declaration
[2023-02-09 00:23:52,584 INFO  L130     BoogieDeclarations]: Found specification of procedure place_holder_table_0.apply
[2023-02-09 00:23:52,584 INFO  L138     BoogieDeclarations]: Found implementation of procedure place_holder_table_0.apply
[2023-02-09 00:23:52,584 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure read_round given in one single declaration
[2023-02-09 00:23:52,584 INFO  L130     BoogieDeclarations]: Found specification of procedure read_round
[2023-02-09 00:23:52,584 INFO  L138     BoogieDeclarations]: Found implementation of procedure read_round
[2023-02-09 00:23:52,584 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerAcceptorID_0.write given in one single declaration
[2023-02-09 00:23:52,584 INFO  L130     BoogieDeclarations]: Found specification of procedure registerAcceptorID_0.write
[2023-02-09 00:23:52,585 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerAcceptorID_0.write
[2023-02-09 00:23:52,585 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerRound_0.write given in one single declaration
[2023-02-09 00:23:52,585 INFO  L130     BoogieDeclarations]: Found specification of procedure registerRound_0.write
[2023-02-09 00:23:52,585 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerRound_0.write
[2023-02-09 00:23:52,585 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerVRound_0.write given in one single declaration
[2023-02-09 00:23:52,585 INFO  L130     BoogieDeclarations]: Found specification of procedure registerVRound_0.write
[2023-02-09 00:23:52,585 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerVRound_0.write
[2023-02-09 00:23:52,585 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerValue_0.write given in one single declaration
[2023-02-09 00:23:52,585 INFO  L130     BoogieDeclarations]: Found specification of procedure registerValue_0.write
[2023-02-09 00:23:52,585 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerValue_0.write
[2023-02-09 00:23:52,585 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-09 00:23:52,585 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-09 00:23:52,585 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-09 00:23:52,585 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-09 00:23:52,586 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-09 00:23:52,586 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-09 00:23:52,586 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure transport_tbl_0.apply given in one single declaration
[2023-02-09 00:23:52,586 INFO  L130     BoogieDeclarations]: Found specification of procedure transport_tbl_0.apply
[2023-02-09 00:23:52,586 INFO  L138     BoogieDeclarations]: Found implementation of procedure transport_tbl_0.apply
[2023-02-09 00:23:52,586 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-09 00:23:52,586 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-09 00:23:52,586 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-09 00:23:52,628 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-09 00:23:52,630 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-09 00:23:52,840 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-09 00:23:52,850 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-09 00:23:52,850 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-09 00:23:52,852 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 09.02 12:23:52 BoogieIcfgContainer
[2023-02-09 00:23:52,853 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 09.02 12:23:52" (2/2) ...
[2023-02-09 00:23:52,853 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-09 00:23:52,853 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@4d372c21 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 09.02 12:23:52, skipping insertion in model container
[2023-02-09 00:23:52,853 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-09 00:23:52,854 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-09 00:23:52,854 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-09 00:23:52,854 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-09 00:23:52,855 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 09.02 12:23:52" (2/3) ...
[2023-02-09 00:23:52,855 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( ( ( hdr.ipv4.valid==true && hdr.paxos.valid==true ) && (!(hdr.arp.valid==true)) ) && _p4ltl_2==true ))) )) || ( ( [](( AP(( _p4ltl_1==true && (!(drop)) )) ==> ( X(( [](AP(( _p4ltl_0==true ==> drop ))) )) ) )) ))
[2023-02-09 00:23:52,865 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-09 00:23:52,879 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( ( [] ( c ) ) ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-02-09 00:23:52,885 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( ( [] ( c ) ) ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-02-09 00:23:52,902 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && !(hdr.arp.valid == true)) && _p4ltl_2 == true)) )) || ( ( [](( (_p4ltl_1 == true && !drop) ==> ( X(( []((_p4ltl_0 == true ==> drop)) )) ) )) ))
[2023-02-09 00:23:52,902 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 09.02 12:23:52 NWAContainer
[2023-02-09 00:23:52,902 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-09 00:23:52,903 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-02-09 00:23:52,903 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-02-09 00:23:52,904 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-02-09 00:23:52,905 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 09.02 12:23:52" (3/4) ...
[2023-02-09 00:23:52,905 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@69b0eb94 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 09.02 12:23:52, skipping insertion in model container
[2023-02-09 00:23:52,906 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 09.02 12:23:52" (4/4) ...
[2023-02-09 00:23:52,908 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-02-09 00:23:52,909 INFO  L110   BuchiProductObserver]: Initial RCFG 322 locations, 397 edges
[2023-02-09 00:23:52,910 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-09 00:23:52,912 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-09 00:23:52,912 INFO  L189       ProductGenerator]: +++++ Call method name: registerValue_0.write
[2023-02-09 00:23:52,912 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-09 00:23:52,912 INFO  L189       ProductGenerator]: +++++ Call method name: handle_arp_request
[2023-02-09 00:23:52,912 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-09 00:23:52,912 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-09 00:23:52,912 INFO  L189       ProductGenerator]: +++++ Call method name: arp_tbl_0.apply
[2023-02-09 00:23:52,913 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_6
[2023-02-09 00:23:52,913 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_6
[2023-02-09 00:23:52,913 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-09 00:23:52,913 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L860-1
[2023-02-09 00:23:52,913 INFO  L189       ProductGenerator]: +++++ Call method name: transport_tbl_0.apply
[2023-02-09 00:23:52,913 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_5
[2023-02-09 00:23:52,913 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_5
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_4
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_4
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: handle_icmp_request
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: parse_icmp
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: parse_arp
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: icmp_tbl_0.apply
[2023-02-09 00:23:52,914 INFO  L189       ProductGenerator]: +++++ Call method name: handle_1a
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_TopParser
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: forward
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: _drop
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: _drop
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: read_round
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: registerVRound_0.write
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-09 00:23:52,915 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: acceptor_tbl_0.apply
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: handle_icmp_reply
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: parse_paxos
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: handle_2a
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: place_holder_table_0.apply
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: parse_ipv4
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: parse_udp
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-09 00:23:52,916 INFO  L189       ProductGenerator]: +++++ Call method name: handle_arp_reply
[2023-02-09 00:23:52,917 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-09 00:23:52,921 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-09 00:23:52,922 INFO  L277       ProductGenerator]: ==== location: L652
[2023-02-09 00:23:52,922 INFO  L277       ProductGenerator]: ==== location: learner_mac_address_0.writeEXIT
[2023-02-09 00:23:52,922 INFO  L277       ProductGenerator]: ==== location: L791
[2023-02-09 00:23:52,922 INFO  L277       ProductGenerator]: ==== location: L699
[2023-02-09 00:23:52,922 INFO  L277       ProductGenerator]: ==== location: L737
[2023-02-09 00:23:52,922 INFO  L277       ProductGenerator]: ==== location: registerVRound_0.writeEXIT
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: handle_2aEXIT
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeEXIT
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: acceptor_tbl_0.applyEXIT
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: L677
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: L705
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: L903-1
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: L846
[2023-02-09 00:23:52,923 INFO  L277       ProductGenerator]: ==== location: L666
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: _drop_4ENTRY
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestEXIT
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: L682
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: transport_tbl_0.applyENTRY
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: L725
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: L622
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: L781
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: L730
[2023-02-09 00:23:52,924 INFO  L277       ProductGenerator]: ==== location: arp_tbl_0.applyENTRY
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L668
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L645
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L687
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L688
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L921
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: handle_icmp_replyEXIT
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: place_holder_table_0.applyEXIT
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L584
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: L749
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: arp_tbl_0.applyEXIT
[2023-02-09 00:23:52,925 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L601
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L892
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L747
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeFINAL
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: parse_arpFINAL
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L539
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L707
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L741
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-02-09 00:23:52,926 INFO  L277       ProductGenerator]: ==== location: L921-1
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestFINAL
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: _drop_4EXIT
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: L736
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: L820
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: registerAcceptorID_0.writeENTRY
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: my_mac_address_0.writeFINAL
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: learner_address_0.writeENTRY
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: mainProcedureENTRY
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: L795
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: L712
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: L719
[2023-02-09 00:23:52,927 INFO  L277       ProductGenerator]: ==== location: L762
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: parse_udpENTRY
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L572
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L646
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L703
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: parse_paxosFINAL
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L798-1
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L714
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L641
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: L842
[2023-02-09 00:23:52,928 INFO  L277       ProductGenerator]: ==== location: _drop_6ENTRY
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L654
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L657
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L542
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L930
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L698
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L746
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L772
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: read_roundFINAL
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L620
[2023-02-09 00:23:52,929 INFO  L277       ProductGenerator]: ==== location: L851
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L716
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L723
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L812-1
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: _drop_6FINAL
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L571
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L617
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: forwardEXIT
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L523
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L852
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L683
[2023-02-09 00:23:52,930 INFO  L277       ProductGenerator]: ==== location: L619
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestENTRY
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L901
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L735
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: learner_mac_address_0.writeENTRY
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L702
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: handle_2aENTRY
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L691
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L588
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L733
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L724
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L758
[2023-02-09 00:23:52,931 INFO  L277       ProductGenerator]: ==== location: L981
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: _drop_5EXIT
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: parse_ipv4ENTRY
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: L655
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: L726
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: acceptor_tbl_0.applyENTRY
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: L807
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: L728
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeENTRY
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: L548
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: L732
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-09 00:23:52,932 INFO  L277       ProductGenerator]: ==== location: _dropFINAL
[2023-02-09 00:23:52,933 INFO  L277       ProductGenerator]: ==== location: L713
[2023-02-09 00:23:52,933 INFO  L277       ProductGenerator]: ==== location: L860-1
[2023-02-09 00:23:52,933 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-09 00:23:52,933 INFO  L310       ProductGenerator]: ####final State Node: L860-1
[2023-02-09 00:23:52,933 INFO  L310       ProductGenerator]: ####final State Node: L860
[2023-02-09 00:23:52,935 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L860-1_accept_S3
[2023-02-09 00:23:52,935 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L860_accept_S3
[2023-02-09 00:23:52,937 INFO  L479       ProductGenerator]: L652_accept_S3 --> L652_accept_S3
[2023-02-09 00:23:52,937 INFO  L479       ProductGenerator]: L652_T0_S2 --> L652_T0_S2
[2023-02-09 00:23:52,937 INFO  L479       ProductGenerator]: L652_T1_init --> L652_T1_init
[2023-02-09 00:23:52,937 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_accept_S3 --> learner_mac_address_0.writeEXIT_accept_S3
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_T0_S2 --> learner_mac_address_0.writeEXIT_T0_S2
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_T1_init --> learner_mac_address_0.writeEXIT_T1_init
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L791_accept_S3 --> L791_accept_S3
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L791_T0_S2 --> L791_T0_S2
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L791_T1_init --> L791_T1_init
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L791_accept_S3 --> L791_accept_S3
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L791_T0_S2 --> L791_T0_S2
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L791_T1_init --> L791_T1_init
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L699_accept_S3 --> L699_accept_S3
[2023-02-09 00:23:52,938 INFO  L479       ProductGenerator]: L699_T0_S2 --> L699_T0_S2
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L699_T1_init --> L699_T1_init
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L737_accept_S3 --> L737_accept_S3
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L737_T0_S2 --> L737_T0_S2
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L737_T1_init --> L737_T1_init
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L677_accept_S3 --> L677_accept_S3
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L677_T0_S2 --> L677_T0_S2
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L677_T1_init --> L677_T1_init
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L705_accept_S3 --> L705_accept_S3
[2023-02-09 00:23:52,939 INFO  L479       ProductGenerator]: L705_T0_S2 --> L705_T0_S2
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L705_T1_init --> L705_T1_init
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L903-1_accept_S3 --> L903-1_accept_S3
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L903-1_T0_S2 --> L903-1_T0_S2
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L903-1_T1_init --> L903-1_T1_init
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L846_accept_S3 --> L846_accept_S3
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L846_T0_S2 --> L846_T0_S2
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L846_T1_init --> L846_T1_init
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L846_accept_S3 --> L846_accept_S3
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L846_T0_S2 --> L846_T0_S2
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L846_T1_init --> L846_T1_init
[2023-02-09 00:23:52,940 INFO  L479       ProductGenerator]: L666_accept_S3 --> L666_accept_S3
[2023-02-09 00:23:52,941 INFO  L479       ProductGenerator]: L666_T0_S2 --> L666_T0_S2
[2023-02-09 00:23:52,941 INFO  L479       ProductGenerator]: L666_T1_init --> L666_T1_init
[2023-02-09 00:23:52,941 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-02-09 00:23:52,961 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-02-09 00:23:52,964 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: L682_accept_S3 --> L682_accept_S3
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: L682_T0_S2 --> L682_T0_S2
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: L682_T1_init --> L682_T1_init
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S3 --> transport_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_S2 --> transport_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T1_init --> transport_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:52,973 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S3 --> transport_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_S2 --> transport_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T1_init --> transport_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L725_accept_S3 --> L725_accept_S3
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L725_T0_S2 --> L725_T0_S2
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L725_T1_init --> L725_T1_init
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L622_accept_S3 --> L622_accept_S3
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L622_T0_S2 --> L622_T0_S2
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L622_T1_init --> L622_T1_init
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L781_accept_S3 --> L781_accept_S3
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L781_T0_S2 --> L781_T0_S2
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L781_T1_init --> L781_T1_init
[2023-02-09 00:23:52,974 INFO  L479       ProductGenerator]: L730_accept_S3 --> L730_accept_S3
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: L730_T0_S2 --> L730_T0_S2
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: L730_T1_init --> L730_T1_init
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_accept_S3 --> arp_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T0_S2 --> arp_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T1_init --> arp_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_accept_S3 --> arp_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T0_S2 --> arp_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T1_init --> arp_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: egressFINAL_accept_S3 --> egressFINAL_accept_S3
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: L668_accept_S3 --> L668_accept_S3
[2023-02-09 00:23:52,975 INFO  L479       ProductGenerator]: L668_T0_S2 --> L668_T0_S2
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L668_T1_init --> L668_T1_init
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L645_accept_S3 --> L645_accept_S3
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L645_T0_S2 --> L645_T0_S2
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L645_T1_init --> L645_T1_init
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L687_accept_S3 --> L687_accept_S3
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L688_accept_S3 --> L688_accept_S3
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L688_T0_S2 --> L688_T0_S2
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L688_T1_init --> L688_T1_init
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L921_accept_S3 --> L921_accept_S3
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L921_T0_S2 --> L921_T0_S2
[2023-02-09 00:23:52,976 INFO  L479       ProductGenerator]: L921_T1_init --> L921_T1_init
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L921_accept_S3 --> L921_accept_S3
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L921_T0_S2 --> L921_T0_S2
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L921_T1_init --> L921_T1_init
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L584_accept_S3 --> L584_accept_S3
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L584_T0_S2 --> L584_T0_S2
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L584_T1_init --> L584_T1_init
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L749_accept_S3 --> L749_accept_S3
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L749_T0_S2 --> L749_T0_S2
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: L749_T1_init --> L749_T1_init
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S3 --> mainProcedureFINAL_accept_S3
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-02-09 00:23:52,977 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-02-09 00:23:52,977 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-02-09 00:23:52,978 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-02-09 00:23:52,978 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-02-09 00:23:52,978 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:52,978 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:52,978 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:52,978 INFO  L479       ProductGenerator]: L747_accept_S3 --> L747_accept_S3
[2023-02-09 00:23:52,978 INFO  L479       ProductGenerator]: L747_T0_S2 --> L747_T0_S2
[2023-02-09 00:23:52,978 INFO  L479       ProductGenerator]: L747_T1_init --> L747_T1_init
[2023-02-09 00:23:52,978 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_accept_S3 --> registerRound_0.writeFINAL_accept_S3
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_T0_S2 --> registerRound_0.writeFINAL_T0_S2
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_T1_init --> registerRound_0.writeFINAL_T1_init
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: parse_arpFINAL_accept_S3 --> parse_arpFINAL_accept_S3
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: parse_arpFINAL_T0_S2 --> parse_arpFINAL_T0_S2
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: parse_arpFINAL_T1_init --> parse_arpFINAL_T1_init
[2023-02-09 00:23:52,979 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-02-09 00:23:52,979 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-02-09 00:23:52,979 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: L707_accept_S3 --> L707_accept_S3
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: L707_T0_S2 --> L707_T0_S2
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: L707_T1_init --> L707_T1_init
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S3 --> mainProcedureEXIT_accept_S3
[2023-02-09 00:23:52,979 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L741_accept_S3 --> L741_accept_S3
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L741_T0_S2 --> L741_T0_S2
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L741_T1_init --> L741_T1_init
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L921-1_accept_S3 --> L921-1_accept_S3
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L921-1_T0_S2 --> L921-1_T0_S2
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L921-1_T1_init --> L921-1_T1_init
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_accept_S3 --> handle_icmp_requestFINAL_accept_S3
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_T0_S2 --> handle_icmp_requestFINAL_T0_S2
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_T1_init --> handle_icmp_requestFINAL_T1_init
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L736_accept_S3 --> L736_accept_S3
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L736_T0_S2 --> L736_T0_S2
[2023-02-09 00:23:52,980 INFO  L479       ProductGenerator]: L736_T1_init --> L736_T1_init
[2023-02-09 00:23:52,980 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-02-09 00:23:52,981 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-02-09 00:23:52,981 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_accept_S3 --> registerAcceptorID_0.writeENTRY_accept_S3
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_T0_S2 --> registerAcceptorID_0.writeENTRY_T0_S2
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_T1_init --> registerAcceptorID_0.writeENTRY_T1_init
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_accept_S3 --> my_mac_address_0.writeFINAL_accept_S3
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_T0_S2 --> my_mac_address_0.writeFINAL_T0_S2
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_T1_init --> my_mac_address_0.writeFINAL_T1_init
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_accept_S3 --> learner_address_0.writeENTRY_accept_S3
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_T0_S2 --> learner_address_0.writeENTRY_T0_S2
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_T1_init --> learner_address_0.writeENTRY_T1_init
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: mainProcedureENTRY_accept_S3 --> mainProcedureENTRY_accept_S3
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: mainProcedureENTRY_T0_S2 --> mainProcedureENTRY_T0_S2
[2023-02-09 00:23:52,981 INFO  L479       ProductGenerator]: mainProcedureENTRY_T1_init --> mainProcedureENTRY_T1_init
[2023-02-09 00:23:52,982 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-09 00:23:52,982 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-09 00:23:52,982 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L712_accept_S3 --> L712_accept_S3
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L712_T0_S2 --> L712_T0_S2
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L712_T1_init --> L712_T1_init
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L719_accept_S3 --> L719_accept_S3
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L719_T0_S2 --> L719_T0_S2
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L719_T1_init --> L719_T1_init
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L762_accept_S3 --> L762_accept_S3
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: parse_udpENTRY_accept_S3 --> parse_udpENTRY_accept_S3
[2023-02-09 00:23:52,982 INFO  L479       ProductGenerator]: parse_udpENTRY_T0_S2 --> parse_udpENTRY_T0_S2
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: parse_udpENTRY_T1_init --> parse_udpENTRY_T1_init
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L572_accept_S3 --> L572_accept_S3
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L572_T0_S2 --> L572_T0_S2
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L572_T1_init --> L572_T1_init
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L646_accept_S3 --> L646_accept_S3
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L646_T0_S2 --> L646_T0_S2
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L646_T1_init --> L646_T1_init
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L703_accept_S3 --> L703_accept_S3
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L703_T0_S2 --> L703_T0_S2
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L703_T1_init --> L703_T1_init
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: parse_paxosFINAL_accept_S3 --> parse_paxosFINAL_accept_S3
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: parse_paxosFINAL_T0_S2 --> parse_paxosFINAL_T0_S2
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: parse_paxosFINAL_T1_init --> parse_paxosFINAL_T1_init
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L798-1_accept_S3 --> L798-1_accept_S3
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L798-1_T0_S2 --> L798-1_T0_S2
[2023-02-09 00:23:52,983 INFO  L479       ProductGenerator]: L798-1_T1_init --> L798-1_T1_init
[2023-02-09 00:23:52,984 INFO  L479       ProductGenerator]: L714_accept_S3 --> L714_accept_S3
[2023-02-09 00:23:52,984 INFO  L479       ProductGenerator]: L714_T0_S2 --> L714_T0_S2
[2023-02-09 00:23:52,984 INFO  L479       ProductGenerator]: L714_T1_init --> L714_T1_init
[2023-02-09 00:23:52,984 INFO  L479       ProductGenerator]: L641_accept_S3 --> L641_accept_S3
[2023-02-09 00:23:52,984 INFO  L479       ProductGenerator]: L641_T0_S2 --> L641_T0_S2
[2023-02-09 00:23:52,984 INFO  L479       ProductGenerator]: L641_T1_init --> L641_T1_init
[2023-02-09 00:23:52,984 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-09 00:23:52,984 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-09 00:23:52,984 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-09 00:23:52,984 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-02-09 00:23:52,988 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-02-09 00:23:52,990 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-02-09 00:23:52,993 INFO  L479       ProductGenerator]: L654_accept_S3 --> L654_accept_S3
[2023-02-09 00:23:52,993 INFO  L479       ProductGenerator]: L654_T0_S2 --> L654_T0_S2
[2023-02-09 00:23:52,993 INFO  L479       ProductGenerator]: L654_T1_init --> L654_T1_init
[2023-02-09 00:23:52,993 INFO  L479       ProductGenerator]: L657_accept_S3 --> L657_accept_S3
[2023-02-09 00:23:52,993 INFO  L479       ProductGenerator]: L657_T0_S2 --> L657_T0_S2
[2023-02-09 00:23:52,993 INFO  L479       ProductGenerator]: L657_T1_init --> L657_T1_init
[2023-02-09 00:23:52,993 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-02-09 00:23:52,993 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-02-09 00:23:52,993 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-02-09 00:23:52,993 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-09 00:23:52,993 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-09 00:23:52,994 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L698_accept_S3 --> L698_accept_S3
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L698_T0_S2 --> L698_T0_S2
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L698_T1_init --> L698_T1_init
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L746_accept_S3 --> L746_accept_S3
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L746_T0_S2 --> L746_T0_S2
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L746_T1_init --> L746_T1_init
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L772_accept_S3 --> L772_accept_S3
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L772_T0_S2 --> L772_T0_S2
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L772_T1_init --> L772_T1_init
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: read_roundFINAL_accept_S3 --> read_roundFINAL_accept_S3
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: read_roundFINAL_T0_S2 --> read_roundFINAL_T0_S2
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: read_roundFINAL_T1_init --> read_roundFINAL_T1_init
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L620_accept_S3 --> L620_accept_S3
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L620_T0_S2 --> L620_T0_S2
[2023-02-09 00:23:52,994 INFO  L479       ProductGenerator]: L620_T1_init --> L620_T1_init
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L851_accept_S3 --> L851_accept_S3
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L851_T0_S2 --> L851_T0_S2
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L851_T1_init --> L851_T1_init
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L716_accept_S3 --> L716_accept_S3
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L716_T0_S2 --> L716_T0_S2
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L716_T1_init --> L716_T1_init
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L723_accept_S3 --> L723_accept_S3
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L723_T0_S2 --> L723_T0_S2
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L723_T1_init --> L723_T1_init
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S3 --> NoAction_0FINAL_accept_S3
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L812-1_accept_S3 --> L812-1_accept_S3
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L812-1_T0_S2 --> L812-1_T0_S2
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L812-1_T1_init --> L812-1_T1_init
[2023-02-09 00:23:52,995 INFO  L479       ProductGenerator]: L812-1_accept_S3 --> L812-1_accept_S3
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L812-1_T0_S2 --> L812-1_T0_S2
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L812-1_T1_init --> L812-1_T1_init
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: _drop_6FINAL_accept_S3 --> _drop_6FINAL_accept_S3
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: _drop_6FINAL_T0_S2 --> _drop_6FINAL_T0_S2
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: _drop_6FINAL_T1_init --> _drop_6FINAL_T1_init
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L571_accept_S3 --> L571_accept_S3
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L571_T0_S2 --> L571_T0_S2
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L571_T1_init --> L571_T1_init
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L617_accept_S3 --> L617_accept_S3
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L617_T0_S2 --> L617_T0_S2
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L617_T1_init --> L617_T1_init
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L523_accept_S3 --> L523_accept_S3
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L523_T0_S2 --> L523_T0_S2
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L523_T1_init --> L523_T1_init
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L523_accept_S3 --> L523_accept_S3
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L523_T0_S2 --> L523_T0_S2
[2023-02-09 00:23:52,996 INFO  L479       ProductGenerator]: L523_T1_init --> L523_T1_init
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L852_accept_S3 --> L852_accept_S3
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L852_T0_S2 --> L852_T0_S2
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L852_T1_init --> L852_T1_init
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L683_accept_S3 --> L683_accept_S3
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L683_T0_S2 --> L683_T0_S2
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L683_T1_init --> L683_T1_init
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L619_accept_S3 --> L619_accept_S3
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L619_T0_S2 --> L619_T0_S2
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: L619_T1_init --> L619_T1_init
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_accept_S3 --> handle_icmp_requestENTRY_accept_S3
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_T0_S2 --> handle_icmp_requestENTRY_T0_S2
[2023-02-09 00:23:52,997 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_T1_init --> handle_icmp_requestENTRY_T1_init
[2023-02-09 00:23:52,997 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-02-09 00:23:52,997 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-02-09 00:23:52,997 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L735_accept_S3 --> L735_accept_S3
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L735_T0_S2 --> L735_T0_S2
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L735_T1_init --> L735_T1_init
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_accept_S3 --> learner_mac_address_0.writeENTRY_accept_S3
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_T0_S2 --> learner_mac_address_0.writeENTRY_T0_S2
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_T1_init --> learner_mac_address_0.writeENTRY_T1_init
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L702_accept_S3 --> L702_accept_S3
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L702_T0_S2 --> L702_T0_S2
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L702_T1_init --> L702_T1_init
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: handle_2aENTRY_accept_S3 --> handle_2aENTRY_accept_S3
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: handle_2aENTRY_T0_S2 --> handle_2aENTRY_T0_S2
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: handle_2aENTRY_T1_init --> handle_2aENTRY_T1_init
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L691_accept_S3 --> L691_accept_S3
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L691_T0_S2 --> L691_T0_S2
[2023-02-09 00:23:52,998 INFO  L479       ProductGenerator]: L691_T1_init --> L691_T1_init
[2023-02-09 00:23:52,999 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:52,999 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:52,999 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L733_accept_S3 --> L733_accept_S3
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L733_T0_S2 --> L733_T0_S2
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L733_T1_init --> L733_T1_init
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L724_accept_S3 --> L724_accept_S3
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L724_T0_S2 --> L724_T0_S2
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L724_T1_init --> L724_T1_init
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L758_accept_S3 --> L758_accept_S3
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L758_T0_S2 --> L758_T0_S2
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L758_T1_init --> L758_T1_init
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L981_accept_S3 --> L981_accept_S3
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L981_T0_S2 --> L981_T0_S2
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L981_T1_init --> L981_T1_init
[2023-02-09 00:23:52,999 INFO  L479       ProductGenerator]: L981_accept_S3 --> L981_accept_S3
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L981_T0_S2 --> L981_T0_S2
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L981_T1_init --> L981_T1_init
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_accept_S3 --> parse_ipv4ENTRY_accept_S3
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T0_S2 --> parse_ipv4ENTRY_T0_S2
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T1_init --> parse_ipv4ENTRY_T1_init
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L655_accept_S3 --> L655_accept_S3
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L655_T0_S2 --> L655_T0_S2
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L655_T1_init --> L655_T1_init
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L726_accept_S3 --> L726_accept_S3
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L726_T0_S2 --> L726_T0_S2
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: L726_T1_init --> L726_T1_init
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S3 --> havocProcedureFINAL_accept_S3
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_accept_S3 --> acceptor_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:53,000 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T0_S2 --> acceptor_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T1_init --> acceptor_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_accept_S3 --> acceptor_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T0_S2 --> acceptor_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T1_init --> acceptor_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:53,001 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-02-09 00:23:53,001 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-02-09 00:23:53,001 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: L728_accept_S3 --> L728_accept_S3
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: L728_T0_S2 --> L728_T0_S2
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: L728_T1_init --> L728_T1_init
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_accept_S3 --> registerRound_0.writeENTRY_accept_S3
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_T0_S2 --> registerRound_0.writeENTRY_T0_S2
[2023-02-09 00:23:53,001 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_T1_init --> registerRound_0.writeENTRY_T1_init
[2023-02-09 00:23:53,001 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-09 00:23:53,001 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-09 00:23:53,002 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L732_accept_S3 --> L732_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L732_T0_S2 --> L732_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L732_T1_init --> L732_T1_init
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: startENTRY_accept_S3 --> startENTRY_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: _dropFINAL_accept_S3 --> _dropFINAL_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: _dropFINAL_T0_S2 --> _dropFINAL_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: _dropFINAL_T1_init --> _dropFINAL_T1_init
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L713_accept_S3 --> L713_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L713_T0_S2 --> L713_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L713_T1_init --> L713_T1_init
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L860-1_accept_S3 --> L860-1_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L860-1_T0_S2 --> L860-1_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L860-1_T1_init --> L860-1_T1_init
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L860-1_accept_S3 --> L860-1_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L860-1_T0_S2 --> L860-1_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L860-1_T1_init --> L860-1_T1_init
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L748_accept_S3 --> L748_accept_S3
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L748_T0_S2 --> L748_T0_S2
[2023-02-09 00:23:53,002 INFO  L479       ProductGenerator]: L748_T1_init --> L748_T1_init
[2023-02-09 00:23:53,003 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_accept_S3 --> learner_mac_address_0.writeFINAL_accept_S3
[2023-02-09 00:23:53,003 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_T0_S2 --> learner_mac_address_0.writeFINAL_T0_S2
[2023-02-09 00:23:53,003 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_T1_init --> learner_mac_address_0.writeFINAL_T1_init
[2023-02-09 00:23:53,003 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-09 00:23:53,003 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-09 00:23:53,003 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-09 00:23:53,003 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-02-09 00:23:53,006 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-02-09 00:23:53,008 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-02-09 00:23:53,010 INFO  L479       ProductGenerator]: L778_accept_S3 --> L778_accept_S3
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L778_T0_S2 --> L778_T0_S2
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L778_T1_init --> L778_T1_init
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L597_accept_S3 --> L597_accept_S3
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L597_T0_S2 --> L597_T0_S2
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L597_T1_init --> L597_T1_init
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_accept_S3 --> my_ip_address_0.writeFINAL_accept_S3
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_T0_S2 --> my_ip_address_0.writeFINAL_T0_S2
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_T1_init --> my_ip_address_0.writeFINAL_T1_init
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L684_accept_S3 --> L684_accept_S3
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L684_T0_S2 --> L684_T0_S2
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L684_T1_init --> L684_T1_init
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L777_accept_S3 --> L777_accept_S3
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L777_T0_S2 --> L777_T0_S2
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L777_T1_init --> L777_T1_init
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L765_accept_S3 --> L765_accept_S3
[2023-02-09 00:23:53,011 INFO  L479       ProductGenerator]: L765_T0_S2 --> L765_T0_S2
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L765_T1_init --> L765_T1_init
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L626_accept_S3 --> L626_accept_S3
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L626_T0_S2 --> L626_T0_S2
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L626_T1_init --> L626_T1_init
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L729_accept_S3 --> L729_accept_S3
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L729_T0_S2 --> L729_T0_S2
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L729_T1_init --> L729_T1_init
[2023-02-09 00:23:53,012 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-09 00:23:53,012 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-09 00:23:53,012 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L704_accept_S3 --> L704_accept_S3
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L704_T0_S2 --> L704_T0_S2
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L704_T1_init --> L704_T1_init
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L933-1_accept_S3 --> L933-1_accept_S3
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L933-1_T0_S2 --> L933-1_T0_S2
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L933-1_T1_init --> L933-1_T1_init
[2023-02-09 00:23:53,012 INFO  L479       ProductGenerator]: L706_accept_S3 --> L706_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L706_T0_S2 --> L706_T0_S2
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L706_T1_init --> L706_T1_init
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: acceptFINAL_accept_S3 --> acceptFINAL_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_accept_S3 --> registerAcceptorID_0.writeEXIT_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_T0_S2 --> registerAcceptorID_0.writeEXIT_T0_S2
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_T1_init --> registerAcceptorID_0.writeEXIT_T1_init
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L569_accept_S3 --> L569_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L569_T0_S2 --> L569_T0_S2
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L569_T1_init --> L569_T1_init
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: _drop_5FINAL_accept_S3 --> _drop_5FINAL_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: _drop_5FINAL_T0_S2 --> _drop_5FINAL_T0_S2
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: _drop_5FINAL_T1_init --> _drop_5FINAL_T1_init
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L721_accept_S3 --> L721_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L721_T0_S2 --> L721_T0_S2
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L721_T1_init --> L721_T1_init
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L663_accept_S3 --> L663_accept_S3
[2023-02-09 00:23:53,013 INFO  L479       ProductGenerator]: L663_T0_S2 --> L663_T0_S2
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: L663_T1_init --> L663_T1_init
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: L709_accept_S3 --> L709_accept_S3
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: L709_T0_S2 --> L709_T0_S2
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: L709_T1_init --> L709_T1_init
[2023-02-09 00:23:53,014 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-09 00:23:53,014 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-09 00:23:53,014 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-09 00:23:53,014 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-02-09 00:23:53,014 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-02-09 00:23:53,014 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_accept_S3 --> learner_address_0.writeEXIT_accept_S3
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_T0_S2 --> learner_address_0.writeEXIT_T0_S2
[2023-02-09 00:23:53,014 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_T1_init --> learner_address_0.writeEXIT_T1_init
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: L644_accept_S3 --> L644_accept_S3
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: L644_T0_S2 --> L644_T0_S2
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: L644_T1_init --> L644_T1_init
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_accept_S3 --> registerVRound_0.writeFINAL_accept_S3
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_T0_S2 --> registerVRound_0.writeFINAL_T0_S2
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_T1_init --> registerVRound_0.writeFINAL_T1_init
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S3 --> havocProcedureENTRY_accept_S3
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: _drop_4FINAL_accept_S3 --> _drop_4FINAL_accept_S3
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: _drop_4FINAL_T0_S2 --> _drop_4FINAL_T0_S2
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: _drop_4FINAL_T1_init --> _drop_4FINAL_T1_init
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_accept_S3 --> handle_arp_requestENTRY_accept_S3
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_T0_S2 --> handle_arp_requestENTRY_T0_S2
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_T1_init --> handle_arp_requestENTRY_T1_init
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: L779_accept_S3 --> L779_accept_S3
[2023-02-09 00:23:53,015 INFO  L479       ProductGenerator]: L779_T0_S2 --> L779_T0_S2
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L779_T1_init --> L779_T1_init
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L624_accept_S3 --> L624_accept_S3
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L624_T0_S2 --> L624_T0_S2
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L624_T1_init --> L624_T1_init
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L658_accept_S3 --> L658_accept_S3
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L658_T0_S2 --> L658_T0_S2
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L658_T1_init --> L658_T1_init
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L662_accept_S3 --> L662_accept_S3
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L662_T0_S2 --> L662_T0_S2
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L662_T1_init --> L662_T1_init
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L643_accept_S3 --> L643_accept_S3
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L643_T0_S2 --> L643_T0_S2
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L643_T1_init --> L643_T1_init
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L673_accept_S3 --> L673_accept_S3
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L673_T0_S2 --> L673_T0_S2
[2023-02-09 00:23:53,016 INFO  L479       ProductGenerator]: L673_T1_init --> L673_T1_init
[2023-02-09 00:23:53,016 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-09 00:23:53,017 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-09 00:23:53,017 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: mainFINAL_accept_S3 --> mainFINAL_accept_S3
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_accept_S3 --> registerValue_0.writeFINAL_accept_S3
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_T0_S2 --> registerValue_0.writeFINAL_T0_S2
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_T1_init --> registerValue_0.writeFINAL_T1_init
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: parse_icmpFINAL_accept_S3 --> parse_icmpFINAL_accept_S3
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: parse_icmpFINAL_T0_S2 --> parse_icmpFINAL_T0_S2
[2023-02-09 00:23:53,017 INFO  L479       ProductGenerator]: parse_icmpFINAL_T1_init --> parse_icmpFINAL_T1_init
[2023-02-09 00:23:53,017 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-09 00:23:53,017 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-09 00:23:53,017 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L548-1_accept_S3 --> L548-1_accept_S3
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L548-1_T0_S2 --> L548-1_T0_S2
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L548-1_T1_init --> L548-1_T1_init
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L711_accept_S3 --> L711_accept_S3
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L711_T0_S2 --> L711_T0_S2
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L711_T1_init --> L711_T1_init
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L727_accept_S3 --> L727_accept_S3
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L727_T0_S2 --> L727_T0_S2
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L727_T1_init --> L727_T1_init
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L739_accept_S3 --> L739_accept_S3
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L739_T0_S2 --> L739_T0_S2
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L739_T1_init --> L739_T1_init
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L740_accept_S3 --> L740_accept_S3
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L740_T0_S2 --> L740_T0_S2
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: L740_T1_init --> L740_T1_init
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_accept_S3 --> my_mac_address_0.writeENTRY_accept_S3
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_T0_S2 --> my_mac_address_0.writeENTRY_T0_S2
[2023-02-09 00:23:53,018 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_T1_init --> my_mac_address_0.writeENTRY_T1_init
[2023-02-09 00:23:53,019 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-02-09 00:23:53,019 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-02-09 00:23:53,019 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L697_accept_S3 --> L697_accept_S3
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L697_T0_S2 --> L697_T0_S2
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L697_T1_init --> L697_T1_init
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L685_accept_S3 --> L685_accept_S3
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L685_T0_S2 --> L685_T0_S2
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L685_T1_init --> L685_T1_init
[2023-02-09 00:23:53,019 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-02-09 00:23:53,019 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-02-09 00:23:53,019 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L582_accept_S3 --> L582_accept_S3
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L582_T0_S2 --> L582_T0_S2
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L582_T1_init --> L582_T1_init
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L541_accept_S3 --> L541_accept_S3
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L541_T0_S2 --> L541_T0_S2
[2023-02-09 00:23:53,019 INFO  L479       ProductGenerator]: L541_T1_init --> L541_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L541_accept_S3 --> L541_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L541_T0_S2 --> L541_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L541_T1_init --> L541_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L858_accept_S3 --> L858_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L858_T0_S2 --> L858_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L858_T1_init --> L858_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L768_accept_S3 --> L768_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L768_T0_S2 --> L768_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L768_T1_init --> L768_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L771_accept_S3 --> L771_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L771_T0_S2 --> L771_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L771_T1_init --> L771_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L627_accept_S3 --> L627_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L627_T0_S2 --> L627_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L627_T1_init --> L627_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L759_accept_S3 --> L759_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L759_T0_S2 --> L759_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L759_T1_init --> L759_T1_init
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L670_accept_S3 --> L670_accept_S3
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L670_T0_S2 --> L670_T0_S2
[2023-02-09 00:23:53,020 INFO  L479       ProductGenerator]: L670_T1_init --> L670_T1_init
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L656_accept_S3 --> L656_accept_S3
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L656_T0_S2 --> L656_T0_S2
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L656_T1_init --> L656_T1_init
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L669_accept_S3 --> L669_accept_S3
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L669_T0_S2 --> L669_T0_S2
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L669_T1_init --> L669_T1_init
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L722_accept_S3 --> L722_accept_S3
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L722_T0_S2 --> L722_T0_S2
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L722_T1_init --> L722_T1_init
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L848_accept_S3 --> L848_accept_S3
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L848_T0_S2 --> L848_T0_S2
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: L848_T1_init --> L848_T1_init
[2023-02-09 00:23:53,021 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-02-09 00:23:53,021 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-02-09 00:23:53,021 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: forwardENTRY_accept_S3 --> forwardENTRY_accept_S3
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: forwardENTRY_T0_S2 --> forwardENTRY_T0_S2
[2023-02-09 00:23:53,021 INFO  L479       ProductGenerator]: forwardENTRY_T1_init --> forwardENTRY_T1_init
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:53,022 INFO  L479       ProductGenerator]: L708_accept_S3 --> L708_accept_S3
[2023-02-09 00:23:53,022 INFO  L479       ProductGenerator]: L708_T0_S2 --> L708_T0_S2
[2023-02-09 00:23:53,022 INFO  L479       ProductGenerator]: L708_T1_init --> L708_T1_init
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-09 00:23:53,022 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-09 00:23:53,022 INFO  L479       ProductGenerator]: L667_accept_S3 --> L667_accept_S3
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L667_T0_S2 --> L667_T0_S2
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L667_T1_init --> L667_T1_init
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L718_accept_S3 --> L718_accept_S3
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L718_T0_S2 --> L718_T0_S2
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L718_T1_init --> L718_T1_init
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L753_accept_S3 --> L753_accept_S3
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L753_T0_S2 --> L753_T0_S2
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L753_T1_init --> L753_T1_init
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L738_accept_S3 --> L738_accept_S3
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L738_T0_S2 --> L738_T0_S2
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L738_T1_init --> L738_T1_init
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L694_accept_S3 --> L694_accept_S3
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L694_T0_S2 --> L694_T0_S2
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L694_T1_init --> L694_T1_init
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L819_accept_S3 --> L819_accept_S3
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L819_T0_S2 --> L819_T0_S2
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L819_T1_init --> L819_T1_init
[2023-02-09 00:23:53,023 INFO  L479       ProductGenerator]: L819_accept_S3 --> L819_accept_S3
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L819_T0_S2 --> L819_T0_S2
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L819_T1_init --> L819_T1_init
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_accept_S3 --> icmp_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T0_S2 --> icmp_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T1_init --> icmp_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_accept_S3 --> icmp_tbl_0.applyENTRY_accept_S3
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T0_S2 --> icmp_tbl_0.applyENTRY_T0_S2
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T1_init --> icmp_tbl_0.applyENTRY_T1_init
[2023-02-09 00:23:53,024 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-09 00:23:53,024 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-09 00:23:53,024 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L769_accept_S3 --> L769_accept_S3
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L769_T0_S2 --> L769_T0_S2
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L769_T1_init --> L769_T1_init
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L763_accept_S3 --> L763_accept_S3
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L763_T0_S2 --> L763_T0_S2
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L763_T1_init --> L763_T1_init
[2023-02-09 00:23:53,024 INFO  L479       ProductGenerator]: L676_accept_S3 --> L676_accept_S3
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L676_T0_S2 --> L676_T0_S2
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L676_T1_init --> L676_T1_init
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L847-1_accept_S3 --> L847-1_accept_S3
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L847-1_T0_S2 --> L847-1_T0_S2
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L847-1_T1_init --> L847-1_T1_init
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L984-1_accept_S3 --> L984-1_accept_S3
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L984-1_T0_S2 --> L984-1_T0_S2
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L984-1_T1_init --> L984-1_T1_init
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L696_accept_S3 --> L696_accept_S3
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L696_T0_S2 --> L696_T0_S2
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L696_T1_init --> L696_T1_init
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_accept_S3 --> handle_arp_requestFINAL_accept_S3
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_T0_S2 --> handle_arp_requestFINAL_T0_S2
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_T1_init --> handle_arp_requestFINAL_T1_init
[2023-02-09 00:23:53,025 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-09 00:23:53,025 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-09 00:23:53,025 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L674_accept_S3 --> L674_accept_S3
[2023-02-09 00:23:53,025 INFO  L479       ProductGenerator]: L674_T0_S2 --> L674_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L674_T1_init --> L674_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L701_accept_S3 --> L701_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L701_T0_S2 --> L701_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L701_T1_init --> L701_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L618_accept_S3 --> L618_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L618_T0_S2 --> L618_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L618_T1_init --> L618_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_accept_S3 --> handle_arp_replyFINAL_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_T0_S2 --> handle_arp_replyFINAL_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_T1_init --> handle_arp_replyFINAL_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L1000-1_accept_S3 --> L1000-1_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L1000-1_T0_S2 --> L1000-1_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L1000-1_T1_init --> L1000-1_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L755_accept_S3 --> L755_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L755_T0_S2 --> L755_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L755_T1_init --> L755_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L586_accept_S3 --> L586_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L586_T0_S2 --> L586_T0_S2
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L586_T1_init --> L586_T1_init
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L757_accept_S3 --> L757_accept_S3
[2023-02-09 00:23:53,026 INFO  L479       ProductGenerator]: L757_T0_S2 --> L757_T0_S2
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L757_T1_init --> L757_T1_init
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L680_accept_S3 --> L680_accept_S3
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L680_T0_S2 --> L680_T0_S2
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L680_T1_init --> L680_T1_init
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L750_accept_S3 --> L750_accept_S3
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L750_T0_S2 --> L750_T0_S2
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L750_T1_init --> L750_T1_init
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L686_accept_S3 --> L686_accept_S3
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L686_T0_S2 --> L686_T0_S2
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L686_T1_init --> L686_T1_init
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L774_accept_S3 --> L774_accept_S3
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-02-09 00:23:53,027 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-09 00:23:53,027 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-09 00:23:53,027 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L695_accept_S3 --> L695_accept_S3
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L695_T0_S2 --> L695_T0_S2
[2023-02-09 00:23:53,027 INFO  L479       ProductGenerator]: L695_T1_init --> L695_T1_init
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:53,028 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_accept_S3 --> registerVRound_0.writeENTRY_accept_S3
[2023-02-09 00:23:53,028 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_T0_S2 --> registerVRound_0.writeENTRY_T0_S2
[2023-02-09 00:23:53,028 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_T1_init --> registerVRound_0.writeENTRY_T1_init
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-02-09 00:23:53,028 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-02-09 00:23:53,028 INFO  L479       ProductGenerator]: L690_accept_S3 --> L690_accept_S3
[2023-02-09 00:23:53,028 INFO  L479       ProductGenerator]: L690_T0_S2 --> L690_T0_S2
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L690_T1_init --> L690_T1_init
[2023-02-09 00:23:53,029 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-02-09 00:23:53,029 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-02-09 00:23:53,029 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L810_accept_S3 --> L810_accept_S3
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L810_T0_S2 --> L810_T0_S2
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L810_T1_init --> L810_T1_init
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L810_accept_S3 --> L810_accept_S3
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L810_T0_S2 --> L810_T0_S2
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: L810_T1_init --> L810_T1_init
[2023-02-09 00:23:53,029 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-09 00:23:53,029 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-09 00:23:53,029 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S3 --> verifyChecksumFINAL_accept_S3
[2023-02-09 00:23:53,029 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L742_accept_S3 --> L742_accept_S3
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L742_T0_S2 --> L742_T0_S2
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L742_T1_init --> L742_T1_init
[2023-02-09 00:23:53,030 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-02-09 00:23:53,030 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-02-09 00:23:53,030 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-02-09 00:23:53,030 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:53,030 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:53,030 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L679_accept_S3 --> L679_accept_S3
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L679_T0_S2 --> L679_T0_S2
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L679_T1_init --> L679_T1_init
[2023-02-09 00:23:53,030 INFO  L479       ProductGenerator]: L761_accept_S3 --> L761_accept_S3
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: L761_T0_S2 --> L761_T0_S2
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: L761_T1_init --> L761_T1_init
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: parse_icmpENTRY_accept_S3 --> parse_icmpENTRY_accept_S3
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: parse_icmpENTRY_T0_S2 --> parse_icmpENTRY_T0_S2
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: parse_icmpENTRY_T1_init --> parse_icmpENTRY_T1_init
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: parse_arpENTRY_accept_S3 --> parse_arpENTRY_accept_S3
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: parse_arpENTRY_T0_S2 --> parse_arpENTRY_T0_S2
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: parse_arpENTRY_T1_init --> parse_arpENTRY_T1_init
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: L752_accept_S3 --> L752_accept_S3
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: L752_T0_S2 --> L752_T0_S2
[2023-02-09 00:23:53,031 INFO  L479       ProductGenerator]: L752_T1_init --> L752_T1_init
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L678_accept_S3 --> L678_accept_S3
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L678_T0_S2 --> L678_T0_S2
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L678_T1_init --> L678_T1_init
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L692_accept_S3 --> L692_accept_S3
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L692_T0_S2 --> L692_T0_S2
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L692_T1_init --> L692_T1_init
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: handle_1aFINAL_accept_S3 --> handle_1aFINAL_accept_S3
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: handle_1aFINAL_T0_S2 --> handle_1aFINAL_T0_S2
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: handle_1aFINAL_T1_init --> handle_1aFINAL_T1_init
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L731_accept_S3 --> L731_accept_S3
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L731_T0_S2 --> L731_T0_S2
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L731_T1_init --> L731_T1_init
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: handle_1aENTRY_accept_S3 --> handle_1aENTRY_accept_S3
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: handle_1aENTRY_T0_S2 --> handle_1aENTRY_T0_S2
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: handle_1aENTRY_T1_init --> handle_1aENTRY_T1_init
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L660_accept_S3 --> L660_accept_S3
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L660_T0_S2 --> L660_T0_S2
[2023-02-09 00:23:53,032 INFO  L479       ProductGenerator]: L660_T1_init --> L660_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L754_accept_S3 --> L754_accept_S3
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L754_T0_S2 --> L754_T0_S2
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L754_T1_init --> L754_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S3 --> computeChecksumFINAL_accept_S3
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L671_accept_S3 --> L671_accept_S3
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L671_T0_S2 --> L671_T0_S2
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L671_T1_init --> L671_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L751_accept_S3 --> L751_accept_S3
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L751_T0_S2 --> L751_T0_S2
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L751_T1_init --> L751_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L659_accept_S3 --> L659_accept_S3
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L659_T0_S2 --> L659_T0_S2
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L659_T1_init --> L659_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L756_accept_S3 --> L756_accept_S3
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L756_T0_S2 --> L756_T0_S2
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: L756_T1_init --> L756_T1_init
[2023-02-09 00:23:53,033 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_accept_S3 --> registerValue_0.writeENTRY_accept_S3
[2023-02-09 00:23:53,034 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_T0_S2 --> registerValue_0.writeENTRY_T0_S2
[2023-02-09 00:23:53,034 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_T1_init --> registerValue_0.writeENTRY_T1_init
[2023-02-09 00:23:53,034 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-02-09 00:23:53,037 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-02-09 00:23:53,038 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-02-09 00:23:53,041 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-02-09 00:23:53,041 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-02-09 00:23:53,041 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L720_accept_S3 --> L720_accept_S3
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L720_T0_S2 --> L720_T0_S2
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L720_T1_init --> L720_T1_init
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L764_accept_S3 --> L764_accept_S3
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L764_T0_S2 --> L764_T0_S2
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L764_T1_init --> L764_T1_init
[2023-02-09 00:23:53,041 INFO  L479       ProductGenerator]: L693_accept_S3 --> L693_accept_S3
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L693_T0_S2 --> L693_T0_S2
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L693_T1_init --> L693_T1_init
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L544_accept_S3 --> L544_accept_S3
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L544_T0_S2 --> L544_T0_S2
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L544_T1_init --> L544_T1_init
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L544_accept_S3 --> L544_accept_S3
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L544_T0_S2 --> L544_T0_S2
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L544_T1_init --> L544_T1_init
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L715_accept_S3 --> L715_accept_S3
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L715_T0_S2 --> L715_T0_S2
[2023-02-09 00:23:53,042 INFO  L479       ProductGenerator]: L715_T1_init --> L715_T1_init
[2023-02-09 00:23:53,042 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-02-09 00:23:53,043 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-02-09 00:23:53,043 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L794_accept_S3 --> L794_accept_S3
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L794_accept_S3 --> L794_accept_S3
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L766_accept_S3 --> L766_accept_S3
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L766_T0_S2 --> L766_T0_S2
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L766_T1_init --> L766_T1_init
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L625_accept_S3 --> L625_accept_S3
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L625_T0_S2 --> L625_T0_S2
[2023-02-09 00:23:53,043 INFO  L479       ProductGenerator]: L625_T1_init --> L625_T1_init
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: L681_accept_S3 --> L681_accept_S3
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: L681_T0_S2 --> L681_T0_S2
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: L681_T1_init --> L681_T1_init
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: read_roundENTRY_accept_S3 --> read_roundENTRY_accept_S3
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: read_roundENTRY_T0_S2 --> read_roundENTRY_T0_S2
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: read_roundENTRY_T1_init --> read_roundENTRY_T1_init
[2023-02-09 00:23:53,044 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:53,044 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:53,044 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: L665_accept_S3 --> L665_accept_S3
[2023-02-09 00:23:53,044 INFO  L479       ProductGenerator]: L665_T0_S2 --> L665_T0_S2
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L665_T1_init --> L665_T1_init
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L526_accept_S3 --> L526_accept_S3
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L526_T0_S2 --> L526_T0_S2
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L526_T1_init --> L526_T1_init
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L526_accept_S3 --> L526_accept_S3
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L526_T0_S2 --> L526_T0_S2
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L526_T1_init --> L526_T1_init
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L996_accept_S3 --> L996_accept_S3
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L996_T0_S2 --> L996_T0_S2
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L996_T1_init --> L996_T1_init
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L996_accept_S3 --> L996_accept_S3
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L996_T0_S2 --> L996_T0_S2
[2023-02-09 00:23:53,045 INFO  L479       ProductGenerator]: L996_T1_init --> L996_T1_init
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L700_accept_S3 --> L700_accept_S3
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L700_T0_S2 --> L700_T0_S2
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L700_T1_init --> L700_T1_init
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L773_accept_S3 --> L773_accept_S3
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L773_T0_S2 --> L773_T0_S2
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L773_T1_init --> L773_T1_init
[2023-02-09 00:23:53,046 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-09 00:23:53,046 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-09 00:23:53,046 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L767_accept_S3 --> L767_accept_S3
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L767_T0_S2 --> L767_T0_S2
[2023-02-09 00:23:53,046 INFO  L479       ProductGenerator]: L767_T1_init --> L767_T1_init
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L664_accept_S3 --> L664_accept_S3
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L664_T0_S2 --> L664_T0_S2
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L664_T1_init --> L664_T1_init
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L675_accept_S3 --> L675_accept_S3
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L675_T0_S2 --> L675_T0_S2
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L675_T1_init --> L675_T1_init
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L570_accept_S3 --> L570_accept_S3
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L570_T0_S2 --> L570_T0_S2
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L570_T1_init --> L570_T1_init
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L775_accept_S3 --> L775_accept_S3
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L775_T0_S2 --> L775_T0_S2
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: L775_T1_init --> L775_T1_init
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_accept_S3 --> handle_icmp_replyFINAL_accept_S3
[2023-02-09 00:23:53,047 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_T0_S2 --> handle_icmp_replyFINAL_T0_S2
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_T1_init --> handle_icmp_replyFINAL_T1_init
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L743_accept_S3 --> L743_accept_S3
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L743_T0_S2 --> L743_T0_S2
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L743_T1_init --> L743_T1_init
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L770_accept_S3 --> L770_accept_S3
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L770_T0_S2 --> L770_T0_S2
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L770_T1_init --> L770_T1_init
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_accept_S3 --> my_mac_address_0.writeEXIT_accept_S3
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_T0_S2 --> my_mac_address_0.writeEXIT_T0_S2
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_T1_init --> my_mac_address_0.writeEXIT_T1_init
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L642_accept_S3 --> L642_accept_S3
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L642_T0_S2 --> L642_T0_S2
[2023-02-09 00:23:53,048 INFO  L479       ProductGenerator]: L642_T1_init --> L642_T1_init
[2023-02-09 00:23:53,049 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-02-09 00:23:53,049 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-02-09 00:23:53,049 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L734_accept_S3 --> L734_accept_S3
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L661_accept_S3 --> L661_accept_S3
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L661_T0_S2 --> L661_T0_S2
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L661_T1_init --> L661_T1_init
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_accept_S3 --> my_ip_address_0.writeENTRY_accept_S3
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_T0_S2 --> my_ip_address_0.writeENTRY_T0_S2
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_T1_init --> my_ip_address_0.writeENTRY_T1_init
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L780_accept_S3 --> L780_accept_S3
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L780_T0_S2 --> L780_T0_S2
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L780_T1_init --> L780_T1_init
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L745_accept_S3 --> L745_accept_S3
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L745_T0_S2 --> L745_T0_S2
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L745_T1_init --> L745_T1_init
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L760_accept_S3 --> L760_accept_S3
[2023-02-09 00:23:53,049 INFO  L479       ProductGenerator]: L760_T0_S2 --> L760_T0_S2
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L760_T1_init --> L760_T1_init
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L710_accept_S3 --> L710_accept_S3
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L710_T0_S2 --> L710_T0_S2
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L710_T1_init --> L710_T1_init
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L653_accept_S3 --> L653_accept_S3
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L653_T0_S2 --> L653_T0_S2
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L653_T1_init --> L653_T1_init
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_accept_S3 --> learner_address_0.writeFINAL_accept_S3
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_T0_S2 --> learner_address_0.writeFINAL_T0_S2
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_T1_init --> learner_address_0.writeFINAL_T1_init
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L672_accept_S3 --> L672_accept_S3
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L672_T0_S2 --> L672_T0_S2
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L672_T1_init --> L672_T1_init
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L900_accept_S3 --> L900_accept_S3
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L900_T0_S2 --> L900_T0_S2
[2023-02-09 00:23:53,050 INFO  L479       ProductGenerator]: L900_T1_init --> L900_T1_init
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L900_accept_S3 --> L900_accept_S3
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L900_T0_S2 --> L900_T0_S2
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L900_T1_init --> L900_T1_init
[2023-02-09 00:23:53,051 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-09 00:23:53,051 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-09 00:23:53,051 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: parse_paxosENTRY_accept_S3 --> parse_paxosENTRY_accept_S3
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: parse_paxosENTRY_T0_S2 --> parse_paxosENTRY_T0_S2
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: parse_paxosENTRY_T1_init --> parse_paxosENTRY_T1_init
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_accept_S3 --> _parser_TopParserFINAL_accept_S3
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_T0_S2 --> _parser_TopParserFINAL_T0_S2
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_T1_init --> _parser_TopParserFINAL_T1_init
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L811_accept_S3 --> L811_accept_S3
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L811_accept_S3 --> L811_accept_S3
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: forwardFINAL_accept_S3 --> forwardFINAL_accept_S3
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: forwardFINAL_T0_S2 --> forwardFINAL_T0_S2
[2023-02-09 00:23:53,051 INFO  L479       ProductGenerator]: forwardFINAL_T1_init --> forwardFINAL_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L776_accept_S3 --> L776_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L776_T0_S2 --> L776_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L776_T1_init --> L776_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_accept_S3 --> registerAcceptorID_0.writeFINAL_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_T0_S2 --> registerAcceptorID_0.writeFINAL_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_T1_init --> registerAcceptorID_0.writeFINAL_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L903_accept_S3 --> L903_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L903_T0_S2 --> L903_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L903_T1_init --> L903_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L903_accept_S3 --> L903_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L903_T0_S2 --> L903_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L903_T1_init --> L903_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L573_accept_S3 --> L573_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L573_T0_S2 --> L573_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L573_T1_init --> L573_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L810-1_accept_S3 --> L810-1_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L810-1_T0_S2 --> L810-1_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L810-1_T1_init --> L810-1_T1_init
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L689_accept_S3 --> L689_accept_S3
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L689_T0_S2 --> L689_T0_S2
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L689_T1_init --> L689_T1_init
[2023-02-09 00:23:53,052 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-02-09 00:23:53,052 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-02-09 00:23:53,052 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-02-09 00:23:53,052 INFO  L479       ProductGenerator]: L530-1_accept_S3 --> L530-1_accept_S3
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L530-1_T0_S2 --> L530-1_T0_S2
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L530-1_T1_init --> L530-1_T1_init
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_accept_S3 --> my_ip_address_0.writeEXIT_accept_S3
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_T0_S2 --> my_ip_address_0.writeEXIT_T0_S2
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_T1_init --> my_ip_address_0.writeEXIT_T1_init
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L984_accept_S3 --> L984_accept_S3
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L984_T0_S2 --> L984_T0_S2
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L984_T1_init --> L984_T1_init
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L984_accept_S3 --> L984_accept_S3
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L984_T0_S2 --> L984_T0_S2
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: L984_T1_init --> L984_T1_init
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S3 --> place_holder_table_0.applyENTRY_accept_S3
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_S2 --> place_holder_table_0.applyENTRY_T0_S2
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T1_init --> place_holder_table_0.applyENTRY_T1_init
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S3 --> place_holder_table_0.applyENTRY_accept_S3
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_S2 --> place_holder_table_0.applyENTRY_T0_S2
[2023-02-09 00:23:53,053 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T1_init --> place_holder_table_0.applyENTRY_T1_init
[2023-02-09 00:23:53,053 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-09 00:23:53,054 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-09 00:23:53,054 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-09 00:23:53,057 INFO  L479       ProductGenerator]: L744_accept_S3 --> L744_accept_S3
[2023-02-09 00:23:53,057 INFO  L479       ProductGenerator]: L744_T0_S2 --> L744_T0_S2
[2023-02-09 00:23:53,057 INFO  L479       ProductGenerator]: L744_T1_init --> L744_T1_init
[2023-02-09 00:23:53,057 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-09 00:23:53,057 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-09 00:23:53,057 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-09 00:23:53,057 INFO  L479       ProductGenerator]: handle_2aFINAL_accept_S3 --> handle_2aFINAL_accept_S3
[2023-02-09 00:23:53,058 INFO  L479       ProductGenerator]: handle_2aFINAL_T0_S2 --> handle_2aFINAL_T0_S2
[2023-02-09 00:23:53,058 INFO  L479       ProductGenerator]: handle_2aFINAL_T1_init --> handle_2aFINAL_T1_init
[2023-02-09 00:23:53,058 INFO  L479       ProductGenerator]: L717_accept_S3 --> L717_accept_S3
[2023-02-09 00:23:53,058 INFO  L479       ProductGenerator]: L717_T0_S2 --> L717_T0_S2
[2023-02-09 00:23:53,058 INFO  L479       ProductGenerator]: L717_T1_init --> L717_T1_init
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerVRound_0.writeEXIT to L601
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L841
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_2aEXIT to L530-1
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to handle_1aFINAL
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to L599-1
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptor_tbl_0.applyEXIT to L814-1
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_icmp_requestEXIT to L798-1
[2023-02-09 00:23:53,058 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_icmp_replyEXIT to L798-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from place_holder_table_0.applyEXIT to egressFINAL
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from arp_tbl_0.applyEXIT to L810-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L846
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_4EXIT to L1000-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_4EXIT to L1000-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_TopParserFINAL
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from forwardEXIT to L1000-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L933-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L933-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_5EXIT to L548-1
[2023-02-09 00:23:53,059 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_5EXIT to L548-1
[2023-02-09 00:23:53,060 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L860-1
[2023-02-09 00:23:53,060 INFO  L749       ProductGenerator]: ==== Handling return program step: #405#return;
[2023-02-09 00:23:53,060 INFO  L749       ProductGenerator]: ==== Handling return program step: #405#return;
[2023-02-09 00:23:53,060 INFO  L749       ProductGenerator]: ==== Handling return program step: #405#return;
[2023-02-09 00:23:53,060 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_icmpEXIT to L903-1
[2023-02-09 00:23:53,060 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_1aEXIT to L530-1
[2023-02-09 00:23:53,060 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from read_roundEXIT to L812-1
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_ipv4EXIT to L984-1
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L844
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_TopParserEXIT to L842
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_arpEXIT to L984-1
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_arp_replyEXIT to L548-1
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L843
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_arp_requestEXIT to L548-1
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_udpEXIT to L903-1
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_icmpFINAL
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_arpFINAL
[2023-02-09 00:23:53,061 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_paxosFINAL
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from icmp_tbl_0.applyEXIT to L810-1
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerValue_0.writeEXIT to handle_2aFINAL
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_6EXIT to L798-1
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_6EXIT to L798-1
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_paxosEXIT to L921-1
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L845
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from transport_tbl_0.applyEXIT to L810-1
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _dropEXIT to L530-1
[2023-02-09 00:23:53,062 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _dropEXIT to L530-1
[2023-02-09 00:23:53,253 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-09 00:23:53,254 INFO  L110   BuchiProductObserver]: BuchiProgram size 1217 locations, 1575 edges
[2023-02-09 00:23:53,255 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 09.02 12:23:53 BoogieIcfgContainer
[2023-02-09 00:23:53,255 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-02-09 00:23:53,256 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-09 00:23:53,256 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-09 00:23:53,259 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-09 00:23:53,259 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 09.02 12:23:53" (1/1) ...
[2023-02-09 00:23:53,314 INFO  L313           BlockEncoder]: Initial Icfg 1217 locations, 1575 edges
[2023-02-09 00:23:53,315 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-09 00:23:53,315 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-09 00:23:53,315 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-09 00:23:53,316 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-09 00:23:53,316 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-09 00:23:53,323 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-02-09 00:23:53,433 INFO  L71     MaximizeFinalStates]: 399 new accepting states
[2023-02-09 00:23:53,437 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-09 00:23:53,440 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-09 00:23:53,440 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-09 00:23:53,444 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-09 00:23:53,445 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-09 00:23:53,446 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-09 00:23:53,447 INFO  L313           BlockEncoder]: Encoded RCFG 1206 locations, 1559 edges
[2023-02-09 00:23:53,447 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 09.02 12:23:53 BasicIcfg
[2023-02-09 00:23:53,447 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-09 00:23:53,448 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-09 00:23:53,448 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-09 00:23:53,451 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-09 00:23:53,451 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-09 00:23:53,452 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 09.02 12:23:52" (1/6) ...
[2023-02-09 00:23:53,458 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@39c9b917 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 09.02 12:23:53, skipping insertion in model container
[2023-02-09 00:23:53,458 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-09 00:23:53,458 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 09.02 12:23:52" (2/6) ...
[2023-02-09 00:23:53,459 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@39c9b917 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 09.02 12:23:53, skipping insertion in model container
[2023-02-09 00:23:53,459 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-09 00:23:53,459 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 09.02 12:23:52" (3/6) ...
[2023-02-09 00:23:53,460 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@39c9b917 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 09.02 12:23:53, skipping insertion in model container
[2023-02-09 00:23:53,460 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-09 00:23:53,460 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 09.02 12:23:52" (4/6) ...
[2023-02-09 00:23:53,460 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@39c9b917 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 09.02 12:23:53, skipping insertion in model container
[2023-02-09 00:23:53,460 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-09 00:23:53,460 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 09.02 12:23:53" (5/6) ...
[2023-02-09 00:23:53,460 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@39c9b917 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 09.02 12:23:53, skipping insertion in model container
[2023-02-09 00:23:53,461 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-09 00:23:53,461 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 09.02 12:23:53" (6/6) ...
[2023-02-09 00:23:53,464 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-09 00:23:53,512 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-09 00:23:53,513 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-09 00:23:53,513 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-09 00:23:53,513 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-09 00:23:53,513 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-09 00:23:53,513 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-09 00:23:53,513 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-09 00:23:53,513 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-09 00:23:53,518 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1206 states, 971 states have (on average 1.0731204943357364) internal successors, (1042), 946 states have internal predecessors, (1042), 130 states have call successors, (130), 130 states have call predecessors, (130), 105 states have return successors, (387), 129 states have call predecessors, (387), 129 states have call successors, (387)
[2023-02-09 00:23:53,559 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:23:53,559 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:23:53,560 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:23:53,573 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:53,573 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:53,573 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-09 00:23:53,575 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1206 states, 971 states have (on average 1.0731204943357364) internal successors, (1042), 946 states have internal predecessors, (1042), 130 states have call successors, (130), 130 states have call predecessors, (130), 105 states have return successors, (387), 129 states have call predecessors, (387), 129 states have call successors, (387)
[2023-02-09 00:23:53,588 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:23:53,588 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:23:53,589 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:23:53,592 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:53,592 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:53,606 INFO  L752   eck$LassoCheckResult]: Stem: 130#ULTIMATE.startENTRY_NONWAtrue [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 269#mainProcedureENTRY_T1_inittrue [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 43#L858_T1_inittrue [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 629#L860-1_T1_inittrue [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 771#L860_T1_inittrue [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1000#L860_T1_init-D39true [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1055#mainENTRY_T1_inittrue [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1070#mainENTRY_T1_init-D69true [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 351#havocProcedureENTRY_T1_inittrue [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 569#L652_T1_inittrue [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 1148#L653_T1_inittrue [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 603#L654_T1_inittrue [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 1191#L655_T1_inittrue [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1179#L656_T1_inittrue [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1121#L657_T1_inittrue [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 101#L658_T1_inittrue [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 583#L659_T1_inittrue [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 746#L660_T1_inittrue [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 894#L661_T1_inittrue [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 533#L662_T1_inittrue [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 635#L663_T1_inittrue [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1048#L664_T1_inittrue [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 627#L665_T1_inittrue [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 38#L666_T1_inittrue [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 123#L667_T1_inittrue [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 1065#L668_T1_inittrue [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 448#L669_T1_inittrue [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 943#L670_T1_inittrue [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 708#L671_T1_inittrue [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 457#L672_T1_inittrue [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 394#L673_T1_inittrue [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 930#L674_T1_inittrue [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1006#L675_T1_inittrue [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 151#L676_T1_inittrue [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 1037#L677_T1_inittrue [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 697#L678_T1_inittrue [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 262#L679_T1_inittrue [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1172#L680_T1_inittrue [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1095#L681_T1_inittrue [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 487#L682_T1_inittrue [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 501#L683_T1_inittrue [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 964#L684_T1_inittrue [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 617#L685_T1_inittrue [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 813#L686_T1_inittrue [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 689#L687_T1_inittrue [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 354#L688_T1_inittrue [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 647#L689_T1_inittrue [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 425#L690_T1_inittrue [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 158#L691_T1_inittrue [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 128#L692_T1_inittrue [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 664#L693_T1_inittrue [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 253#L694_T1_inittrue [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 387#L695_T1_inittrue [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 922#L696_T1_inittrue [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 692#L697_T1_inittrue [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 1019#L698_T1_inittrue [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 751#L699_T1_inittrue [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 29#L700_T1_inittrue [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 199#L701_T1_inittrue [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 956#L702_T1_inittrue [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 1062#L703_T1_inittrue [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 990#L704_T1_inittrue [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 65#L705_T1_inittrue [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 784#L706_T1_inittrue [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 1196#L707_T1_inittrue [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 441#L708_T1_inittrue [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 596#L709_T1_inittrue [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 966#L710_T1_inittrue [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 437#L711_T1_inittrue [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 801#L712_T1_inittrue [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 1011#L713_T1_inittrue [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 632#L714_T1_inittrue [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 100#L715_T1_inittrue [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 916#L716_T1_inittrue [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 332#L717_T1_inittrue [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 329#L718_T1_inittrue [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 832#L719_T1_inittrue [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 532#L720_T1_inittrue [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 704#L721_T1_inittrue [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 753#L722_T1_inittrue [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 895#L723_T1_inittrue [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 395#L724_T1_inittrue [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 320#L725_T1_inittrue [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 768#L726_T1_inittrue [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 1078#L727_T1_inittrue [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 180#L728_T1_inittrue [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 517#L729_T1_inittrue [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 494#L730_T1_inittrue [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 103#L731_T1_inittrue [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 311#L732_T1_inittrue [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 797#L733_T1_inittrue [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 426#L734_T1_inittrue [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 775#L735_T1_inittrue [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 256#L736_T1_inittrue [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 1124#L737_T1_inittrue [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 677#L738_T1_inittrue [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 873#L739_T1_inittrue [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 341#L740_T1_inittrue [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 657#L741_T1_inittrue [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 584#L742_T1_inittrue [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 392#L743_T1_inittrue [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 944#L744_T1_inittrue [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 543#L745_T1_inittrue [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 445#L746_T1_inittrue [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 250#L747_T1_inittrue [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 932#L748_T1_inittrue [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 918#L749_T1_inittrue [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 289#L750_T1_inittrue [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 398#L751_T1_inittrue [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 830#L752_T1_inittrue [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 1020#L753_T1_inittrue [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 879#L754_T1_inittrue [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 76#L755_T1_inittrue [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 658#L756_T1_inittrue [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 780#L757_T1_inittrue [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 826#L758_T1_inittrue [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 59#L759_T1_inittrue [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 970#L760_T1_inittrue [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 507#L761_T1_inittrue [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 634#L762_T1_inittrue [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 699#L763_T1_inittrue [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 502#L764_T1_inittrue [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 679#L765_T1_inittrue [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 68#L766_T1_inittrue [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 557#L767_T1_inittrue [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 78#L768_T1_inittrue [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 933#L769_T1_inittrue [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 512#L770_T1_inittrue [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 245#L771_T1_inittrue [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 1100#L772_T1_inittrue [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 923#L773_T1_inittrue [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 297#L774_T1_inittrue [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 127#L775_T1_inittrue [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 244#L776_T1_inittrue [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 148#L777_T1_inittrue [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 535#L778_T1_inittrue [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 1109#L779_T1_inittrue [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 465#L780_T1_inittrue [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 810#L781_T1_inittrue [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 1186#havocProcedureFINAL_T1_inittrue [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 72#havocProcedureEXIT_T1_inittrue >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 589#L841-D135true [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 162#L841_T1_inittrue [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 716#L841_T1_init-D60true [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 841#_parser_TopParserENTRY_T1_inittrue [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1142#_parser_TopParserENTRY_T1_init-D114true [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 687#startENTRY_T1_inittrue [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 110#L981_T1_inittrue [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 564#L984_T1_inittrue [2720] L984_T1_init-->L984-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_22 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 565#L984-1_T1_inittrue [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 402#startEXIT_T1_inittrue >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52#_parser_TopParserFINAL-D174true [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 735#_parser_TopParserFINAL_T1_inittrue [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 648#_parser_TopParserEXIT_T1_inittrue >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 597#L842-D210true [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 497#L842_T1_inittrue [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 146#L842_T1_init-D18true [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 318#verifyChecksumFINAL_T1_inittrue [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1033#verifyChecksumEXIT_T1_inittrue >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 347#L843-D219true [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 815#L843_T1_inittrue [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 446#L843_T1_init-D126true [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 777#ingressENTRY_T1_inittrue [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 495#L810_T1_inittrue [2654] L810_T1_init-->L810-1_T1_init: Formula: (not v_hdr.ipv4.valid_31)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_31}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_31}  AuxVars[]  AssignedVars[] 442#L810-1_T1_inittrue [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 643#ingressEXIT_T1_inittrue >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1204#L844-D207true [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 272#L844_T1_inittrue [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 563#L844_T1_init-D54true [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 874#egressENTRY_T1_inittrue [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1052#egressENTRY_T1_init-D108true [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 725#place_holder_table_0.applyENTRY_T1_inittrue [2883] place_holder_table_0.applyENTRY_T1_init-->L930_T1_init: Formula: (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 447#L930_T1_inittrue [2604] L930_T1_init-->L930_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 260#L930_T1_init-D24true [2419] L930_T1_init-D24-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 193#NoAction_0FINAL_T1_inittrue [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20#NoAction_0EXIT_T1_inittrue >[3681] NoAction_0EXIT_T1_init-->L933-1-D180: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1147#L933-1-D180true [3302] L933-1-D180-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 600#L933-1_T1_inittrue [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 323#place_holder_table_0.applyEXIT_T1_inittrue >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 271#egressFINAL-D156true [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 516#egressFINAL_T1_inittrue [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1026#egressEXIT_T1_inittrue >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 438#L845-D252true [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1162#L845_T1_inittrue [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 939#L845_T1_init-D45true [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1008#computeChecksumFINAL_T1_inittrue [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1149#computeChecksumEXIT_T1_inittrue >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 981#L846-D165true [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31#L846_T1_inittrue [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 1042#L847-1_T1_inittrue [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 385#L851_T1_inittrue [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 536#L852_T1_inittrue [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 945#mainFINAL_T1_inittrue [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 954#mainEXIT_T1_inittrue >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 205#L860-1-D192true [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 476#L860-1_T0_S2true [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 461#L860_T0_S2true [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 274#L860_T0_S2-D38true [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 136#mainENTRY_T0_S2true [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 680#mainENTRY_T0_S2-D68true [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 550#havocProcedureENTRY_T0_S2true [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 239#L652_T0_S2true [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 1090#L653_T0_S2true [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 962#L654_T0_S2true [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 276#L655_T0_S2true [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 450#L656_T0_S2true [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1097#L657_T0_S2true [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 1023#L658_T0_S2true [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 683#L659_T0_S2true [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 478#L660_T0_S2true [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 905#L661_T0_S2true [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37#L662_T0_S2true [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 1092#L663_T0_S2true [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 406#L664_T0_S2true [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 62#L665_T0_S2true [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 618#L666_T0_S2true [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1128#L667_T0_S2true [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 57#L668_T0_S2true [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 503#L669_T0_S2true [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 941#L670_T0_S2true [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 696#L671_T0_S2true [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 330#L672_T0_S2true [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 645#L673_T0_S2true [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 367#L674_T0_S2true [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 56#L675_T0_S2true [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 812#L676_T0_S2true [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 666#L677_T0_S2true [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1182#L678_T0_S2true [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 793#L679_T0_S2true [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 436#L680_T0_S2true [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 51#L681_T0_S2true [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 413#L682_T0_S2true [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 113#L683_T0_S2true [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 957#L684_T0_S2true [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 455#L685_T0_S2true [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 927#L686_T0_S2true [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 554#L687_T0_S2true [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 883#L688_T0_S2true [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 560#L689_T0_S2true [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 504#L690_T0_S2true [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 9#L691_T0_S2true [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 396#L692_T0_S2true [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 143#L693_T0_S2true [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 1144#L694_T0_S2true [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 551#L695_T0_S2true [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 357#L696_T0_S2true [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 763#L697_T0_S2true [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 358#L698_T0_S2true [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 805#L699_T0_S2true [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 646#L700_T0_S2true [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 430#L701_T0_S2true [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 131#L702_T0_S2true [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 849#L703_T0_S2true [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 489#L704_T0_S2true [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 19#L705_T0_S2true [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 710#L706_T0_S2true [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 203#L707_T0_S2true [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 834#L708_T0_S2true [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 1049#L709_T0_S2true [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 828#L710_T0_S2true [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 946#L711_T0_S2true [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 422#L712_T0_S2true [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 1155#L713_T0_S2true [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 867#L714_T0_S2true [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 814#L715_T0_S2true [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 32#L716_T0_S2true [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 439#L717_T0_S2true [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 1001#L718_T0_S2true [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 978#L719_T0_S2true [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 288#L720_T0_S2true [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 898#L721_T0_S2true [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 670#L722_T0_S2true [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 342#L723_T0_S2true [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 785#L724_T0_S2true [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 464#L725_T0_S2true [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 345#L726_T0_S2true [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 931#L727_T0_S2true [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 500#L728_T0_S2true [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 671#L729_T0_S2true [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 900#L730_T0_S2true [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 147#L731_T0_S2true [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 468#L732_T0_S2true [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 909#L733_T0_S2true [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 432#L734_T0_S2true [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 105#L735_T0_S2true [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 1004#L736_T0_S2true [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 544#L737_T0_S2true [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 782#L738_T0_S2true [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 602#L739_T0_S2true [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 791#L740_T0_S2true [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 214#L741_T0_S2true [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 1016#L742_T0_S2true [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 1151#L743_T0_S2true [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 364#L744_T0_S2true [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 1120#L745_T0_S2true [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 537#L746_T0_S2true [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 819#L747_T0_S2true [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 310#L748_T0_S2true [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 1150#L749_T0_S2true [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 1041#L750_T0_S2true [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 907#L751_T0_S2true [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 842#L752_T0_S2true [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 871#L753_T0_S2true [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 302#L754_T0_S2true [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 764#L755_T0_S2true [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 588#L756_T0_S2true [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 587#L757_T0_S2true [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 196#L758_T0_S2true [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 373#L759_T0_S2true [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 669#L760_T0_S2true [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 88#L761_T0_S2true [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 1188#L762_T0_S2true [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 492#L763_T0_S2true [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 24#L764_T0_S2true [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 1081#L765_T0_S2true [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 1046#L766_T0_S2true [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 906#L767_T0_S2true [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 662#L768_T0_S2true [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 282#L769_T0_S2true [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 462#L770_T0_S2true [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 418#L771_T0_S2true [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 908#L772_T0_S2true [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 926#L773_T0_S2true [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 717#L774_T0_S2true [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 1181#L775_T0_S2true [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 1053#L776_T0_S2true [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 967#L777_T0_S2true [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 70#L778_T0_S2true [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 316#L779_T0_S2true [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 485#L780_T0_S2true [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 301#L781_T0_S2true [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 1166#havocProcedureFINAL_T0_S2true [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 948#havocProcedureEXIT_T0_S2true >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1131#L841-D134true [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 338#L841_T0_S2true [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 414#L841_T0_S2-D59true [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 427#_parser_TopParserENTRY_T0_S2true [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 636#_parser_TopParserENTRY_T0_S2-D113true [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 668#startENTRY_T0_S2true [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 538#L981_T0_S2true [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 1024#L984_T0_S2true [3186] L984_T0_S2-->L984-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_28 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 169#L984-1_T0_S2true [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 528#startEXIT_T0_S2true >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 779#_parser_TopParserFINAL-D173true [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 748#_parser_TopParserFINAL_T0_S2true [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 559#_parser_TopParserEXIT_T0_S2true >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 58#L842-D209true [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 286#L842_T0_S2true [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1010#L842_T0_S2-D17true [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 887#verifyChecksumFINAL_T0_S2true [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1067#verifyChecksumEXIT_T0_S2true >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 268#L843-D218true [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 216#L843_T0_S2true [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 362#L843_T0_S2-D125true [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 292#ingressENTRY_T0_S2true [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 792#L810_T0_S2true [2956] L810_T0_S2-->L810-1_T0_S2: Formula: (not v_hdr.ipv4.valid_33)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_33}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_33}  AuxVars[]  AssignedVars[] 641#L810-1_T0_S2true [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 591#ingressEXIT_T0_S2true >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1163#L844-D206true [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 731#L844_T0_S2true [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 298#L844_T0_S2-D53true [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 897#egressENTRY_T0_S2true [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 928#egressENTRY_T0_S2-D107true [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 361#place_holder_table_0.applyENTRY_T0_S2true [2521] place_holder_table_0.applyENTRY_T0_S2-->L933_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 625#L933_T0_S2true [2784] L933_T0_S2-->L933_T0_S2-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 724#L933_T0_S2-D74true [2881] L933_T0_S2-D74-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 593#NoAction_0FINAL_T0_S2true [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 750#NoAction_0EXIT_T0_S2true >[3483] NoAction_0EXIT_T0_S2-->L933-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 117#L933-1-D182true [2274] L933-1-D182-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1073#L933-1_T0_S2true [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 95#place_holder_table_0.applyEXIT_T0_S2true >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 521#egressFINAL-D155true [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26#egressFINAL_T0_S2true [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 890#egressEXIT_T0_S2true >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 168#L845-D251true [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 698#L845_T0_S2true [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 733#L845_T0_S2-D44true [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 592#computeChecksumFINAL_T0_S2true [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 663#computeChecksumEXIT_T0_S2true >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1027#L846-D164true [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 232#L846_T0_S2true [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 881#L847-1_T0_S2true [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 914#L851_T0_S2true [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 237#L852_T0_S2true [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 275#mainFINAL_T0_S2true [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1178#mainEXIT_T0_S2true >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 115#L860-1-D191true [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 1013#L860-1_accept_S3true 
[2023-02-09 00:23:53,616 INFO  L754   eck$LassoCheckResult]: Loop: 1013#L860-1_accept_S3true [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 93#L860_accept_S3true [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 267#L860_accept_S3-D37true [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 458#mainENTRY_accept_S3true [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 89#mainENTRY_accept_S3-D67true [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1154#havocProcedureENTRY_accept_S3true [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 98#L652_accept_S3true [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 571#L653_accept_S3true [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 334#L654_accept_S3true [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 1116#L655_accept_S3true [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 50#L656_accept_S3true [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 206#L657_accept_S3true [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 116#L658_accept_S3true [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 631#L659_accept_S3true [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 703#L660_accept_S3true [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 1197#L661_accept_S3true [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 831#L662_accept_S3true [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 758#L663_accept_S3true [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 353#L664_accept_S3true [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 540#L665_accept_S3true [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 471#L666_accept_S3true [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 545#L667_accept_S3true [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 376#L668_accept_S3true [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 384#L669_accept_S3true [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 53#L670_accept_S3true [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 674#L671_accept_S3true [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 1022#L672_accept_S3true [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 913#L673_accept_S3true [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 296#L674_accept_S3true [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 718#L675_accept_S3true [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 79#L676_accept_S3true [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 33#L677_accept_S3true [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 958#L678_accept_S3true [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 306#L679_accept_S3true [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 745#L680_accept_S3true [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 938#L681_accept_S3true [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 604#L682_accept_S3true [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 843#L683_accept_S3true [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 183#L684_accept_S3true [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 620#L685_accept_S3true [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 150#L686_accept_S3true [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 195#L687_accept_S3true [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 372#L688_accept_S3true [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 399#L689_accept_S3true [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 254#L690_accept_S3true [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 1103#L691_accept_S3true [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 744#L692_accept_S3true [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 3#L693_accept_S3true [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 270#L694_accept_S3true [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 122#L695_accept_S3true [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 833#L696_accept_S3true [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 224#L697_accept_S3true [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 694#L698_accept_S3true [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 929#L699_accept_S3true [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 807#L700_accept_S3true [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 953#L701_accept_S3true [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 192#L702_accept_S3true [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 838#L703_accept_S3true [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 374#L704_accept_S3true [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 770#L705_accept_S3true [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 160#L706_accept_S3true [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 963#L707_accept_S3true [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 976#L708_accept_S3true [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 691#L709_accept_S3true [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 264#L710_accept_S3true [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 411#L711_accept_S3true [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 1159#L712_accept_S3true [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 1031#L713_accept_S3true [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 1088#L714_accept_S3true [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 1017#L715_accept_S3true [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 452#L716_accept_S3true [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 741#L717_accept_S3true [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 729#L718_accept_S3true [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 258#L719_accept_S3true [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 685#L720_accept_S3true [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 139#L721_accept_S3true [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 997#L722_accept_S3true [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 1060#L723_accept_S3true [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 1015#L724_accept_S3true [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 541#L725_accept_S3true [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 728#L726_accept_S3true [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 484#L727_accept_S3true [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 141#L728_accept_S3true [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 730#L729_accept_S3true [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 13#L730_accept_S3true [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 475#L731_accept_S3true [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 44#L732_accept_S3true [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 1202#L733_accept_S3true [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 82#L734_accept_S3true [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 355#L735_accept_S3true [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 509#L736_accept_S3true [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 862#L737_accept_S3true [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 1112#L738_accept_S3true [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 606#L739_accept_S3true [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 45#L740_accept_S3true [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 378#L741_accept_S3true [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 326#L742_accept_S3true [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 860#L743_accept_S3true [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 1119#L744_accept_S3true [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 876#L745_accept_S3true [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 924#L746_accept_S3true [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 973#L747_accept_S3true [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 515#L748_accept_S3true [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 431#L749_accept_S3true [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 959#L750_accept_S3true [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 293#L751_accept_S3true [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 1061#L752_accept_S3true [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 233#L753_accept_S3true [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 207#L754_accept_S3true [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 1117#L755_accept_S3true [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 129#L756_accept_S3true [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 765#L757_accept_S3true [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 969#L758_accept_S3true [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 947#L759_accept_S3true [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 1175#L760_accept_S3true [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 732#L761_accept_S3true [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 652#L762_accept_S3true [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 915#L763_accept_S3true [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 1101#L764_accept_S3true [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 755#L765_accept_S3true [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 1115#L766_accept_S3true [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 307#L767_accept_S3true [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 368#L768_accept_S3true [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 145#L769_accept_S3true [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 388#L770_accept_S3true [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 707#L771_accept_S3true [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 984#L772_accept_S3true [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 891#L773_accept_S3true [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 853#L774_accept_S3true [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 637#L775_accept_S3true [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 935#L776_accept_S3true [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 872#L777_accept_S3true [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 1165#L778_accept_S3true [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 473#L779_accept_S3true [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 74#L780_accept_S3true [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 226#L781_accept_S3true [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 161#havocProcedureFINAL_accept_S3true [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 678#havocProcedureEXIT_accept_S3true >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 839#L841-D133true [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 408#L841_accept_S3true [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 811#L841_accept_S3-D58true [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 998#_parser_TopParserENTRY_accept_S3true [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 167#_parser_TopParserENTRY_accept_S3-D112true [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1094#startENTRY_accept_S3true [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1139#L981_accept_S3true [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 69#L984_accept_S3true [2227] L984_accept_S3-->L984-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_30 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 467#L984-1_accept_S3true [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1108#startEXIT_accept_S3true >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 649#_parser_TopParserFINAL-D172true [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 348#_parser_TopParserFINAL_accept_S3true [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 75#_parser_TopParserEXIT_accept_S3true >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 542#L842-D208true [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1171#L842_accept_S3true [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 324#L842_accept_S3-D16true [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 510#verifyChecksumFINAL_accept_S3true [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1193#verifyChecksumEXIT_accept_S3true >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 595#L843-D217true [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 251#L843_accept_S3true [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 390#L843_accept_S3-D124true [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 971#ingressENTRY_accept_S3true [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 1156#L810_accept_S3true [3310] L810_accept_S3-->L810-1_accept_S3: Formula: (not v_hdr.ipv4.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_29}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_29}  AuxVars[]  AssignedVars[] 173#L810-1_accept_S3true [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 999#ingressEXIT_accept_S3true >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 736#L844-D205true [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 359#L844_accept_S3true [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 230#L844_accept_S3-D52true [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 599#egressENTRY_accept_S3true [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 313#egressENTRY_accept_S3-D106true [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1152#place_holder_table_0.applyENTRY_accept_S3true [3306] place_holder_table_0.applyENTRY_accept_S3-->L930_accept_S3: Formula: (= v_place_holder_table_0.action_run_17 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  AuxVars[]  AssignedVars[] 1063#L930_accept_S3true [3222] L930_accept_S3-->L930_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1051#L930_accept_S3-D22true [3209] L930_accept_S3-D22-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 829#NoAction_0FINAL_accept_S3true [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 309#NoAction_0EXIT_accept_S3true >[3371] NoAction_0EXIT_accept_S3-->L933-1-D178: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 522#L933-1-D178true [2679] L933-1-D178-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 695#L933-1_accept_S3true [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 870#place_holder_table_0.applyEXIT_accept_S3true >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1028#egressFINAL-D154true [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 474#egressFINAL_accept_S3true [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 531#egressEXIT_accept_S3true >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 90#L845-D250true [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 80#L845_accept_S3true [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 513#L845_accept_S3-D43true [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 711#computeChecksumFINAL_accept_S3true [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 126#computeChecksumEXIT_accept_S3true >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 803#L846-D163true [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1104#L846_accept_S3true [3262] L846_accept_S3-->L847-1_accept_S3: Formula: v_forward_26  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 1123#L847-1_accept_S3true [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 720#L851_accept_S3true [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 1206#L852_accept_S3true [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 155#mainFINAL_accept_S3true [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1169#mainEXIT_accept_S3true >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 573#L860-1-D190true [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 1013#L860-1_accept_S3true 
[2023-02-09 00:23:53,624 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:23:53,625 INFO  L85        PathProgramCache]: Analyzing trace with hash -1270589681, now seen corresponding path program 1 times
[2023-02-09 00:23:53,632 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:23:53,632 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [572591575]
[2023-02-09 00:23:53,633 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:23:53,633 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:23:53,714 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:53,908 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:53,927 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,062 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:54,070 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,100 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:23:54,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,115 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:54,116 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,117 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-02-09 00:23:54,119 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,142 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 155
[2023-02-09 00:23:54,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,147 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-09 00:23:54,149 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,151 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:54,151 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,153 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:54,153 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,155 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 178
[2023-02-09 00:23:54,156 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,159 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-09 00:23:54,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,193 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:54,199 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,214 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:23:54,216 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,217 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:54,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,219 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-02-09 00:23:54,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,221 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 155
[2023-02-09 00:23:54,223 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-09 00:23:54,226 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,227 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:54,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,228 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:54,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,230 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 178
[2023-02-09 00:23:54,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:54,234 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-09 00:23:54,234 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:23:54,234 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [572591575]
[2023-02-09 00:23:54,235 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [572591575] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-09 00:23:54,235 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-09 00:23:54,235 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-02-09 00:23:54,236 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2034597507]
[2023-02-09 00:23:54,237 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-09 00:23:54,241 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:23:54,242 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:23:54,265 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-02-09 00:23:54,265 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-02-09 00:23:54,268 INFO  L87              Difference]: Start difference. First operand  has 1206 states, 971 states have (on average 1.0731204943357364) internal successors, (1042), 946 states have internal predecessors, (1042), 130 states have call successors, (130), 130 states have call predecessors, (130), 105 states have return successors, (387), 129 states have call predecessors, (387), 129 states have call successors, (387) Second operand  has 8 states, 8 states have (on average 43.25) internal successors, (346), 3 states have internal predecessors, (346), 3 states have call successors, (21), 6 states have call predecessors, (21), 2 states have return successors, (20), 3 states have call predecessors, (20), 3 states have call successors, (20)
[2023-02-09 00:23:56,501 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:23:56,501 INFO  L93              Difference]: Finished difference Result 1574 states and 1698 transitions.
[2023-02-09 00:23:56,502 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2023-02-09 00:23:56,505 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1574 states and 1698 transitions.
[2023-02-09 00:23:56,514 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:23:56,524 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1574 states to 1250 states and 1340 transitions.
[2023-02-09 00:23:56,525 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 415
[2023-02-09 00:23:56,526 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 415
[2023-02-09 00:23:56,526 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1250 states and 1340 transitions.
[2023-02-09 00:23:56,531 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:23:56,532 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1250 states and 1340 transitions.
[2023-02-09 00:23:56,543 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1250 states and 1340 transitions.
[2023-02-09 00:23:56,569 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1250 to 1179.
[2023-02-09 00:23:56,570 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1179 states, 953 states have (on average 1.0650577124868836) internal successors, (1015), 931 states have internal predecessors, (1015), 124 states have call successors, (124), 124 states have call predecessors, (124), 102 states have return successors, (123), 123 states have call predecessors, (123), 123 states have call successors, (123)
[2023-02-09 00:23:56,573 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1179 states to 1179 states and 1262 transitions.
[2023-02-09 00:23:56,574 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1179 states and 1262 transitions.
[2023-02-09 00:23:56,575 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1179 states and 1262 transitions.
[2023-02-09 00:23:56,575 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-09 00:23:56,575 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1179 states and 1262 transitions.
[2023-02-09 00:23:56,580 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:23:56,580 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:23:56,580 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:23:56,583 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:56,583 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:56,588 INFO  L752   eck$LassoCheckResult]: Stem: 3670#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3854#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 3669#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 3671#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3640#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4597#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3634#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4720#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4209#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 4210#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 4443#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4470#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 4471#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4735#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4732#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3798#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 3799#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4454#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 4581#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4409#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 4410#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4496#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4489#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 3654#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3655#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 3842#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4325#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4326#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4557#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 4339#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4262#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4263#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4673#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3900#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 3901#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4549#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4076#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4077#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4726#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4368#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 4369#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 4380#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 4484#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 4485#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 4542#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 4214#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 4215#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 4299#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 3911#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 3852#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 3853#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 4058#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 4059#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 4254#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 4544#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 4545#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 4583#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 3633#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 3635#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 3981#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 4686#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4699#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 3718#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3719#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 4603#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 4317#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 4318#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 4465#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 4311#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4312#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 4611#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4494#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 3796#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3797#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 4179#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4176#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 4177#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4406#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 4407#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 4552#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 4584#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4264#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 4160#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4161#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4596#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 3943#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 3944#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 4374#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 3803#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 3804#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 4148#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 4296#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 4297#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 4064#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 4065#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4531#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 4532#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 4192#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 4193#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 4451#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 4260#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4261#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 4420#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4320#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 4055#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 4056#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 4669#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4111#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 4112#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4266#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 4629#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 4652#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 3740#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 3741#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 4518#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 4601#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 3701#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 3702#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 4386#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 4387#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 4495#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 4381#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 4382#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 3720#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 3721#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 3746#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 3747#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 4391#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4047#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4048#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4670#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4123#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 3848#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 3849#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 3892#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 3893#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 4411#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 4344#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 4345#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 4620#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3731#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3732#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3684#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3917#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3601#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4632#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4540#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3815#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 3816#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 3780#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4442#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4178#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4158#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 4159#L903_T1_init [2724] L903_T1_init-->L903-1_T1_init: Formula: (not (= v_hdr.ipv4.protocol_28 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_28}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_28}  AuxVars[]  AssignedVars[] 4092#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3779#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3600#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3602#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4269#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3683#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3685#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4508#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4466#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3888#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3887#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3889#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4157#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4203#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3864#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4321#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4322#ingressENTRY_T1_init [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 4375#L810_T1_init [2653] L810_T1_init-->L811_T1_init: Formula: v_hdr.ipv4.valid_30  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_30}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_30}  AuxVars[]  AssignedVars[] 4376#L811_T1_init [2713] L811_T1_init-->L819_T1_init: Formula: (not v_hdr.paxos.valid_30)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_30}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[] 4434#L819_T1_init [3137] L819_T1_init-->L810-1_T1_init: Formula: (not v_hdr.icmp.valid_26)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_26}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_26}  AuxVars[]  AssignedVars[] 4154#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4316#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4505#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4082#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4084#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4165#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4648#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4569#place_holder_table_0.applyENTRY_T1_init [2883] place_holder_table_0.applyENTRY_T1_init-->L930_T1_init: Formula: (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 3608#L930_T1_init [2604] L930_T1_init-->L930_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4070#L930_T1_init-D24 [2419] L930_T1_init-D24-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3970#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3607#NoAction_0EXIT_T1_init >[3681] NoAction_0EXIT_T1_init-->L933-1-D180: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3610#L933-1-D180 [3302] L933-1-D180-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4467#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4164#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4081#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4083#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4396#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4313#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4314#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4676#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4677#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4704#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4696#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3639#L846_T1_init [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 3642#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 4250#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 4251#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 4412#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4680#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3987#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 3825#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3699#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4086#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3577#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3866#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4424#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 4039#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4040#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4687#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 4088#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4089#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4324#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4709#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 4537#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4358#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 4359#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3649#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 3650#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4275#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3707#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 3708#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4486#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 3696#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3697#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 4383#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4548#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 4173#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4174#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4232#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3694#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3695#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4525#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4526#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 4606#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4310#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3681#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3682#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 3821#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 3822#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 4333#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 4334#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 4428#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 4429#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 4436#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 4384#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 3576#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 3578#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 3879#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 3880#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 4425#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 4219#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 4220#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 4221#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 4222#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 4507#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 4302#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 3855#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 3856#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4370#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 3605#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3606#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 3984#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 3985#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 4631#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 4627#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 4628#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4292#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 4293#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4643#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 4621#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3643#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 3644#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4315#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 4695#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4109#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 4110#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 4527#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 4194#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4195#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 4343#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4201#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4202#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 4378#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 4379#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 4528#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 3890#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 3891#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 4347#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 4305#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 3805#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 3806#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 4421#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4422#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 4468#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 4469#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 3998#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 3999#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 4706#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4228#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 4229#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4413#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 4414#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 4146#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 4147#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4715#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 4664#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4633#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 4634#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 4129#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 4130#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 4456#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 4455#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 3973#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 3974#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 4236#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 3771#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 3772#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 4372#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 3620#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 3621#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 4717#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 4663#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 4523#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 4098#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 4099#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4288#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4289#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4665#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4561#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 4562#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 4719#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 4691#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 3725#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 3726#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 4155#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 4127#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 4128#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4683#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4684#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4187#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4188#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3753#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4298#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4497#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4415#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 4416#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 3752#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3754#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4069#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4519#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 4265#L903_T0_S2 [2556] L903_T0_S2-->L903-1_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_22 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 4217#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4218#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4388#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3929#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3930#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4403#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4580#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4435#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3698#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3700#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4108#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4654#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4655#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4080#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3593#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4002#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4116#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 4117#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 4169#L811_T0_S2 [2487] L811_T0_S2-->L819_T0_S2: Formula: (not v_hdr.paxos.valid_32)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_32}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_32}  AuxVars[]  AssignedVars[] 3592#L819_T0_S2 [2169] L819_T0_S2-->L810-1_T0_S2: Formula: (not v_hdr.icmp.valid_28)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_28}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_28}  AuxVars[]  AssignedVars[] 3595#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4457#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4458#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3626#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4124#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3785#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4660#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4223#place_holder_table_0.applyENTRY_T0_S2 [2520] place_holder_table_0.applyENTRY_T0_S2-->L930_T0_S2: Formula: (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 4224#L930_T0_S2 [2750] L930_T0_S2-->L930_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4463#L930_T0_S2-D23 [3198] L930_T0_S2-D23-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4461#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4462#NoAction_0EXIT_T0_S2 >[3390] NoAction_0EXIT_T0_S2-->L933-1-D179: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4035#L933-1-D179 [2394] L933-1-D179-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3830#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3784#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3786#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3625#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3627#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3927#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3928#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4550#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4459#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4460#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4524#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4029#L846_T0_S2 [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 4031#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 4653#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 4036#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 4037#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4087#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3824#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 3826#L860-1_accept_S3 
[2023-02-09 00:23:56,589 INFO  L754   eck$LassoCheckResult]: Loop: 3826#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3750#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3781#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3562#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3773#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3774#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 3792#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 3793#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4180#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 4181#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3679#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3680#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3827#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 3828#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4492#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 4551#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4630#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 4590#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4212#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4213#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 4351#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4352#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 4239#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4240#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 3686#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3687#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 4530#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4666#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4121#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4122#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3748#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3645#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3646#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4136#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4137#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4579#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4472#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4473#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 3951#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 3952#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 3896#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 3897#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 3972#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 4235#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 4060#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 4061#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 4578#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 3561#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 3563#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 3839#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 3840#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 4015#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 4016#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 4546#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 4615#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 4616#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 3968#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 3969#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4237#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 4238#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3913#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 3914#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 4688#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 4543#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 4074#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 4075#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4282#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 4711#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4712#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 4707#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 4328#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 4329#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4572#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 4067#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4068#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 3871#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 3872#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 4701#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4705#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 4418#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4419#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4365#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 3875#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 3876#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 3587#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 3588#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 3665#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 3666#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 3755#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 3756#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 4216#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 4389#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4642#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 4475#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 3667#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 3668#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 4170#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 4171#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4641#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 4649#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4650#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 4671#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 4395#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 4303#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4304#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 4118#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4119#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 4032#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 3988#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 3989#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 3850#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 3851#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 4593#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 4681#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 4682#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 4573#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 4512#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 4513#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 4667#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 4585#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 4586#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 4138#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 4139#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 3885#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 3886#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4253#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4555#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4657#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4635#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 4498#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 4499#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 4646#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 4647#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 4354#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 3735#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 3736#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 3915#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3916#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4533#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3738#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4278#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3723#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3925#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3926#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4724#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 3722#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 3724#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4661#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3994#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 3995#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 4244#L903_accept_S3 [2541] L903_accept_S3-->L903-1_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_26 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_26}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_26}  AuxVars[]  AssignedVars[] 4245#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4175#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4071#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4072#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4346#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4509#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4204#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3737#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3739#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4167#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4166#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4168#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4390#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4464#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3590#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4057#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4256#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 4692#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 3811#L811_accept_S3 [2263] L811_accept_S3-->L819_accept_S3: Formula: (not v_hdr.paxos.valid_34)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_34}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_34}  AuxVars[]  AssignedVars[] 3812#L819_accept_S3 [3163] L819_accept_S3-->L810-1_accept_S3: Formula: (not v_hdr.icmp.valid_30)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_30}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_30}  AuxVars[]  AssignedVars[] 3937#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3938#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4574#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4027#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4026#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3860#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4150#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4151#place_holder_table_0.applyENTRY_accept_S3 [3306] place_holder_table_0.applyENTRY_accept_S3-->L930_accept_S3: Formula: (= v_place_holder_table_0.action_run_17 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  AuxVars[]  AssignedVars[] 4143#L930_accept_S3 [3222] L930_accept_S3-->L930_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4718#L930_accept_S3-D22 [3209] L930_accept_S3-D22-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4294#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4142#NoAction_0EXIT_accept_S3 >[3371] NoAction_0EXIT_accept_S3-->L933-1-D178: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4144#L933-1-D178 [2679] L933-1-D178-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4398#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4547#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4645#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4355#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4356#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3775#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3749#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3751#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4392#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3846#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3847#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4613#L846_accept_S3 [3262] L846_accept_S3-->L847-1_accept_S3: Formula: v_forward_26  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 4728#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 4565#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 4566#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 3905#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3906#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4447#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 3826#L860-1_accept_S3 
[2023-02-09 00:23:56,590 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:23:56,590 INFO  L85        PathProgramCache]: Analyzing trace with hash 2117868261, now seen corresponding path program 1 times
[2023-02-09 00:23:56,590 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:23:56,590 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1822645310]
[2023-02-09 00:23:56,590 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:23:56,591 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:23:56,618 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,701 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:56,713 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,776 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:56,780 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:23:56,791 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,796 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:56,797 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,801 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:56,802 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,803 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 158
[2023-02-09 00:23:56,803 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,811 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 163
[2023-02-09 00:23:56,813 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,815 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-02-09 00:23:56,817 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,818 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:56,819 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,820 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:56,821 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,821 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 188
[2023-02-09 00:23:56,822 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,825 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 206
[2023-02-09 00:23:56,854 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,865 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:56,868 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,874 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:23:56,875 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,876 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:56,877 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,877 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:56,878 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,878 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 158
[2023-02-09 00:23:56,879 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,880 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 163
[2023-02-09 00:23:56,881 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,882 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-02-09 00:23:56,882 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,883 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:56,883 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,884 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:56,884 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,884 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 188
[2023-02-09 00:23:56,885 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:56,886 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-09 00:23:56,886 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:23:56,886 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1822645310]
[2023-02-09 00:23:56,886 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1822645310] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-09 00:23:56,886 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-09 00:23:56,886 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-09 00:23:56,886 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [474879677]
[2023-02-09 00:23:56,886 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-09 00:23:56,887 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:23:56,887 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:23:56,887 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-09 00:23:56,888 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=46, Unknown=0, NotChecked=0, Total=72
[2023-02-09 00:23:56,888 INFO  L87              Difference]: Start difference. First operand 1179 states and 1262 transitions. cyclomatic complexity: 86 Second operand  has 9 states, 9 states have (on average 40.22222222222222) internal successors, (362), 3 states have internal predecessors, (362), 3 states have call successors, (23), 7 states have call predecessors, (23), 2 states have return successors, (22), 3 states have call predecessors, (22), 3 states have call successors, (22)
[2023-02-09 00:23:58,825 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:23:58,825 INFO  L93              Difference]: Finished difference Result 1568 states and 1686 transitions.
[2023-02-09 00:23:58,825 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. 
[2023-02-09 00:23:58,825 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1568 states and 1686 transitions.
[2023-02-09 00:23:58,831 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:23:58,835 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1568 states to 1100 states and 1160 transitions.
[2023-02-09 00:23:58,835 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 365
[2023-02-09 00:23:58,836 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 365
[2023-02-09 00:23:58,836 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1100 states and 1160 transitions.
[2023-02-09 00:23:58,837 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:23:58,837 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1100 states and 1160 transitions.
[2023-02-09 00:23:58,838 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1100 states and 1160 transitions.
[2023-02-09 00:23:58,847 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1100 to 1047.
[2023-02-09 00:23:58,848 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1047 states, 857 states have (on average 1.044340723453909) internal successors, (895), 841 states have internal predecessors, (895), 103 states have call successors, (103), 103 states have call predecessors, (103), 87 states have return successors, (102), 102 states have call predecessors, (102), 102 states have call successors, (102)
[2023-02-09 00:23:58,849 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1047 states to 1047 states and 1100 transitions.
[2023-02-09 00:23:58,850 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1047 states and 1100 transitions.
[2023-02-09 00:23:58,850 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1047 states and 1100 transitions.
[2023-02-09 00:23:58,850 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-09 00:23:58,850 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1047 states and 1100 transitions.
[2023-02-09 00:23:58,852 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:23:58,853 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:23:58,853 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:23:58,855 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:58,855 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:23:58,858 INFO  L752   eck$LassoCheckResult]: Stem: 7254#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7417#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 7253#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 7255#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7226#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8074#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7221#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8185#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7725#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 7726#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 7940#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7966#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 7967#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8197#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8196#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7370#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 7371#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7949#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 8061#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7910#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 7911#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7988#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7981#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 7235#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7236#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 7404#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7830#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 7831#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8041#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 7844#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7774#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7775#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8141#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7454#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 7455#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8035#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 7595#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7596#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8190#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7870#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 7871#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 7883#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 7976#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 7977#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 8028#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 7730#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 7731#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 7806#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 7463#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 7415#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 7416#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 7579#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 7580#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 7766#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 8030#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 8031#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 8062#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 7220#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 7222#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 7515#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 8152#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8164#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 7293#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 7294#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 8079#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 7823#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 7824#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 7961#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 7818#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 7819#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 8086#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 7986#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 7368#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 7369#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 7694#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 7690#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 7691#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 7908#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 7909#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8038#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 8064#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 7776#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 7676#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 7677#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 8073#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 7489#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 7490#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 7877#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 7375#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 7376#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 7665#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 7807#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 7808#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 7585#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 7586#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8017#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 8018#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 7708#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 7709#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 7950#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 7772#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 7773#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 7921#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 7827#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 7576#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 7577#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 8137#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 7629#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 7630#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 7778#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 8100#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 8121#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 7315#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 7316#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 8005#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8077#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 7277#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 7278#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 7889#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 7890#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 7987#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 7884#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 7885#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 7295#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 7296#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 7321#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 7322#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 7894#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 7572#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 7573#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8138#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 7641#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 7411#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 7412#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 7448#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 7449#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 7912#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 7848#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 7849#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 8092#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7306#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7307#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7268#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7468#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7190#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8104#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8026#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7386#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 7387#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 7353#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7939#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7695#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 7674#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 7675#L903_T1_init [2723] L903_T1_init-->L904_T1_init: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 7162#L904_T1_init [2912] L904_T1_init-->L904_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8063#L904_T1_init-D81 [3102] L904_T1_init-D81-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8145#parse_udpENTRY_T1_init [3321] parse_udpENTRY_T1_init-->L921_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 7544#L921_T1_init [2382] L921_T1_init-->L922_T1_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 7161#L922_T1_init [2160] L922_T1_init-->L922_T1_init-D123: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7163#L922_T1_init-D123 [2282] L922_T1_init-D123-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7405#parse_paxosENTRY_T1_init [3342] parse_paxosENTRY_T1_init-->L913_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 7247#L913_T1_init [2530] L913_T1_init-->L913_T1_init-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7246#L913_T1_init-D102 [2199] L913_T1_init-D102-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7248#acceptFINAL_T1_init [2354] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7516#acceptEXIT_T1_init >[3669] acceptEXIT_T1_init-->parse_paxosFINAL-D234: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7651#parse_paxosFINAL-D234 [2464] parse_paxosFINAL-D234-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7652#parse_paxosFINAL_T1_init [2878] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7998#parse_paxosEXIT_T1_init >[3467] parse_paxosEXIT_T1_init-->L921-1-D249: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7779#L921-1-D249 [2559] L921-1-D249-->L921-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7780#L921-1_T1_init [3254] L921-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7452#parse_udpEXIT_T1_init >[3527] parse_udpEXIT_T1_init-->L903-1-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7453#L903-1-D225 [2437] L903-1-D225-->L903-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7611#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7352#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7189#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7191#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7782#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7267#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7269#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7997#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7962#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7444#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7443#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7445#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7673#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7719#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7427#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7828#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7829#ingressENTRY_T1_init [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 7878#L810_T1_init [2653] L810_T1_init-->L811_T1_init: Formula: v_hdr.ipv4.valid_30  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_30}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_30}  AuxVars[]  AssignedVars[] 7879#L811_T1_init [2712] L811_T1_init-->L812_T1_init: Formula: v_hdr.paxos.valid_29  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 7238#L812_T1_init [3340] L812_T1_init-->L812_T1_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8163#L812_T1_init-D57 [3149] L812_T1_init-D57-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7237#read_roundENTRY_T1_init [2196] read_roundENTRY_T1_init-->read_roundFINAL_T1_init: Formula: (= (select v_registerRound_0_26 v_hdr.paxos.inst_36) v_meta.paxos_metadata.round_24)  InVars {registerRound_0=v_registerRound_0_26, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24, registerRound_0=v_registerRound_0_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 7239#read_roundFINAL_T1_init [2395] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7552#read_roundEXIT_T1_init >[3447] read_roundEXIT_T1_init-->L812-1-D201: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7553#L812-1-D201 [2488] L812-1-D201-->L812-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7670#L812-1_T1_init [2475] L812-1_T1_init-->L810-1_T1_init: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_32))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 7671#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7825#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7994#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7601#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7603#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7684#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8118#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8052#place_holder_table_0.applyENTRY_T1_init [2884] place_holder_table_0.applyENTRY_T1_init-->L933_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 7196#L933_T1_init [3147] L933_T1_init-->L933_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7750#L933_T1_init-D75 [2529] L933_T1_init-D75-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7506#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7194#NoAction_0EXIT_T1_init >[3697] NoAction_0EXIT_T1_init-->L933-1-D183: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7198#L933-1-D183 [3002] L933-1-D183-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7963#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7683#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7600#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7602#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7899#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7821#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7822#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8143#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8144#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8169#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8161#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7225#L846_T1_init [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 7228#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 7763#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 7764#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 7913#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8146#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7520#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 7391#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7275#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7606#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7168#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7429#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7925#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 7565#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 7566#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8153#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 7609#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7610#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7833#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8174#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 8023#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7861#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 7862#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7233#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 7234#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7786#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7283#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 7284#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7978#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 7272#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7273#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 7887#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8034#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 7692#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7693#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7748#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7270#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7271#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8011#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8012#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 8082#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7817#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7263#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7264#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 7388#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 7389#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 7838#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 7839#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 7926#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 7927#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 7933#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 7886#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 7167#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 7169#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 7437#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 7438#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 7924#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 7735#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 7736#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 7737#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 7738#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 7995#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 7811#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 7418#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 7419#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 7873#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 7192#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 7193#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 7517#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 7518#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 8101#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8097#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 8098#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 7802#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 7803#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8113#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 8093#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 7223#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 7224#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 7820#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 8159#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 7627#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 7628#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8013#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 7710#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 7711#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 7847#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 7717#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 7718#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 7881#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 7882#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 8014#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 7446#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 7447#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 7851#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 7814#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 7377#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 7378#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 7922#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 7923#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 7964#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 7965#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 7529#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 7530#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 8171#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 7744#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 7745#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 7914#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 7915#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 7663#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 7664#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8180#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 8132#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8102#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 8103#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 7646#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 7647#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 7952#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 7951#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 7509#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 7510#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 7752#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 7346#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 7347#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 7874#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 7207#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 7208#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8182#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 8131#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8009#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 7616#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 7617#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 7797#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 7798#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8133#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 8043#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8044#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 8184#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 8157#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 7300#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 7301#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 7672#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 7642#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 7643#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8149#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8150#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7703#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7704#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7328#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7805#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7989#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7916#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 7917#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 7327#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7329#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7589#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8004#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 7777#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 7480#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8142#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8189#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 8056#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 7366#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7481#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8015#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 7333#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7367#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7604#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7332#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7334#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7742#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7743#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7947#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7948#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8167#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8168#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7733#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7734#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7891#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7476#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7477#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7906#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8060#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7932#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7274#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7276#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7623#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8123#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8124#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7599#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7342#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7531#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7633#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 7634#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 7685#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 7257#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7397#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7398#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 7539#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7256#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7258#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8081#L812-1_T0_S2 [2953] L812-1_T0_S2-->L810-1_T0_S2: Formula: (not (<= v_meta.paxos_metadata.round_23 v_hdr.paxos.rnd_36))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  AuxVars[]  AssignedVars[] 7343#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7953#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7954#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7213#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7640#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7357#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8128#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7739#place_holder_table_0.applyENTRY_T0_S2 [2520] place_holder_table_0.applyENTRY_T0_S2-->L930_T0_S2: Formula: (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 7740#L930_T0_S2 [2750] L930_T0_S2-->L930_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7959#L930_T0_S2-D23 [3198] L930_T0_S2-D23-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7957#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7958#NoAction_0EXIT_T0_S2 >[3390] NoAction_0EXIT_T0_S2-->L933-1-D179: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7561#L933-1-D179 [2394] L933-1-D179-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7396#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7356#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7358#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7212#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7214#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7474#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7475#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8036#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7955#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7956#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8010#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7555#L846_T0_S2 [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 7557#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 8122#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 7562#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 7563#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7605#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7390#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 7392#L860-1_accept_S3 
[2023-02-09 00:23:58,860 INFO  L754   eck$LassoCheckResult]: Loop: 7392#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7325#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7351#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7156#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7348#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7349#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 7364#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 7365#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7696#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 7697#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7261#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7262#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7393#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 7394#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7984#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 8037#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8099#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 8069#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7728#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7729#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 7855#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7856#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 7755#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7756#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 7265#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7266#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 8016#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8134#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7637#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7638#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7323#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 7229#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7230#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 7653#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7654#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8059#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7968#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 7969#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 7493#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 7494#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 7450#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 7451#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 7508#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 7751#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 7581#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 7582#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 8057#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 7155#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 7157#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 7401#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 7402#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 7542#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 7543#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 8032#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 8090#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 8091#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 7504#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 7505#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 7753#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 7754#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 7464#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 7465#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 8154#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 8029#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 7593#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 7594#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 7793#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 8176#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8177#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 8172#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 7835#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 7836#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 8053#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 7587#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 7588#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 7431#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 7432#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 8166#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 8170#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 7919#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 7920#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 7868#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 7435#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 7436#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 7178#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 7179#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 7249#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 7250#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 7330#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 7331#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 7732#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 7892#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8112#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 7970#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 7251#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 7252#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 7686#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 7687#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 8111#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 8119#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8120#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 8139#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 7898#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 7812#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 7813#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 7635#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 7636#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 7558#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 7521#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 7522#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 7413#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 7414#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8072#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 8147#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 8148#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 8054#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 7999#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 8000#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8135#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 8065#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8066#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 7655#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 7656#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 7441#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 7442#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 7765#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 8040#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8126#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 8105#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 7990#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 7991#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 8116#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 8117#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 7858#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 7308#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 7309#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 7466#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7467#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8019#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7313#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7787#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7298#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7470#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7471#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8188#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 7297#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 7299#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8129#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7524#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 7525#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 7760#L903_accept_S3 [2540] L903_accept_S3-->L904_accept_S3: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 7210#L904_accept_S3 [2646] L904_accept_S3-->L904_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7857#L904_accept_S3-D79 [2629] L904_accept_S3-D79-->parse_udpENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7209#parse_udpENTRY_accept_S3 [2178] parse_udpENTRY_accept_S3-->L921_accept_S3: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 7211#L921_accept_S3 [3014] L921_accept_S3-->L922_accept_S3: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 7159#L922_accept_S3 [2732] L922_accept_S3-->L922_accept_S3-D121: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7173#L922_accept_S3-D121 [2164] L922_accept_S3-D121-->parse_paxosENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7174#parse_paxosENTRY_accept_S3 [3110] parse_paxosENTRY_accept_S3-->L913_accept_S3: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 7614#L913_accept_S3 [3151] L913_accept_S3-->L913_accept_S3-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8165#L913_accept_S3-D100 [3312] L913_accept_S3-D100-->acceptFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8191#acceptFINAL_accept_S3 [3255] acceptFINAL_accept_S3-->acceptEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7613#acceptEXIT_accept_S3 >[3449] acceptEXIT_accept_S3-->parse_paxosFINAL-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7615#parse_paxosFINAL-D232 [2560] parse_paxosFINAL-D232-->parse_paxosFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7781#parse_paxosFINAL_accept_S3 [3301] parse_paxosFINAL_accept_S3-->parse_paxosEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7158#parse_paxosEXIT_accept_S3 >[3651] parse_paxosEXIT_accept_S3-->L921-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7160#L921-1-D247 [2747] L921-1-D247-->L921-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7845#L921-1_accept_S3 [2619] L921-1_accept_S3-->parse_udpEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7846#parse_udpEXIT_accept_S3 >[3581] parse_udpEXIT_accept_S3-->L903-1-D223: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8083#L903-1-D223 [2958] L903-1-D223-->L903-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8084#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7689#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7590#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7591#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7850#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7996#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7720#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7312#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7314#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7681#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7680#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7682#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7893#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7960#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7181#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7578#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7768#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 8158#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 7382#L811_accept_S3 [2262] L811_accept_S3-->L812_accept_S3: Formula: v_hdr.paxos.valid_33  InVars {hdr.paxos.valid=v_hdr.paxos.valid_33}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_33}  AuxVars[]  AssignedVars[] 7231#L812_accept_S3 [2190] L812_accept_S3-->L812_accept_S3-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7232#L812_accept_S3-D55 [2409] L812_accept_S3-D55-->read_roundENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7502#read_roundENTRY_accept_S3 [2343] read_roundENTRY_accept_S3-->read_roundFINAL_accept_S3: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_38) v_meta.paxos_metadata.round_26)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, meta.paxos_metadata.round=v_meta.paxos_metadata.round_26, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 7503#read_roundFINAL_accept_S3 [3108] read_roundFINAL_accept_S3-->read_roundEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8114#read_roundEXIT_accept_S3 >[3638] read_roundEXIT_accept_S3-->L812-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7180#L812-1-D199 [2166] L812-1-D199-->L812-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7182#L812-1_accept_S3 [2329] L812-1_accept_S3-->L810-1_accept_S3: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 7484#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7485#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8055#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7551#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7550#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7423#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7666#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7667#place_holder_table_0.applyENTRY_accept_S3 [3306] place_holder_table_0.applyENTRY_accept_S3-->L930_accept_S3: Formula: (= v_place_holder_table_0.action_run_17 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  AuxVars[]  AssignedVars[] 7658#L930_accept_S3 [3222] L930_accept_S3-->L930_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8183#L930_accept_S3-D22 [3209] L930_accept_S3-D22-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7804#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7657#NoAction_0EXIT_accept_S3 >[3371] NoAction_0EXIT_accept_S3-->L933-1-D178: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7659#L933-1-D178 [2679] L933-1-D178-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7901#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8033#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8115#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7859#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7860#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7350#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7324#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7326#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7897#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7409#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7410#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8088#L846_accept_S3 [3262] L846_accept_S3-->L847-1_accept_S3: Formula: v_forward_26  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 8193#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 8045#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 8046#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 7459#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7460#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7942#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 7392#L860-1_accept_S3 
[2023-02-09 00:23:58,860 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:23:58,860 INFO  L85        PathProgramCache]: Analyzing trace with hash 840208814, now seen corresponding path program 1 times
[2023-02-09 00:23:58,861 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:23:58,861 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1116838069]
[2023-02-09 00:23:58,861 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:23:58,861 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:23:58,885 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:58,993 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,005 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,075 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:59,082 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,101 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:23:59,104 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,112 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:59,113 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,120 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,121 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,126 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,127 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,132 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:23:59,133 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,134 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:59,134 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,135 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:23:59,136 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,148 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:23:59,151 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,170 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,171 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,172 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-09 00:23:59,174 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,175 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:59,175 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,176 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:59,176 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,177 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 212
[2023-02-09 00:23:59,178 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,180 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 230
[2023-02-09 00:23:59,193 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,211 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:59,216 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:23:59,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,229 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:59,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,233 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,234 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,235 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,236 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,237 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:23:59,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,239 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:59,240 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,241 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:23:59,241 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,242 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:23:59,244 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,246 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:23:59,247 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-09 00:23:59,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,250 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:23:59,250 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,251 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:23:59,252 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,252 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 212
[2023-02-09 00:23:59,253 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:23:59,255 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-09 00:23:59,255 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:23:59,255 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1116838069]
[2023-02-09 00:23:59,255 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1116838069] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-09 00:23:59,256 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-09 00:23:59,256 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-09 00:23:59,256 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [549198922]
[2023-02-09 00:23:59,256 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-09 00:23:59,256 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:23:59,257 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:23:59,257 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-09 00:23:59,257 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=52, Invalid=104, Unknown=0, NotChecked=0, Total=156
[2023-02-09 00:23:59,257 INFO  L87              Difference]: Start difference. First operand 1047 states and 1100 transitions. cyclomatic complexity: 56 Second operand  has 13 states, 13 states have (on average 30.307692307692307) internal successors, (394), 4 states have internal predecessors, (394), 4 states have call successors, (31), 10 states have call predecessors, (31), 4 states have return successors, (30), 4 states have call predecessors, (30), 4 states have call successors, (30)
[2023-02-09 00:24:00,504 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:24:00,504 INFO  L93              Difference]: Finished difference Result 1244 states and 1322 transitions.
[2023-02-09 00:24:00,504 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. 
[2023-02-09 00:24:00,505 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1244 states and 1322 transitions.
[2023-02-09 00:24:00,508 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-09 00:24:00,511 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1244 states to 1244 states and 1322 transitions.
[2023-02-09 00:24:00,511 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 413
[2023-02-09 00:24:00,511 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 413
[2023-02-09 00:24:00,511 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1244 states and 1322 transitions.
[2023-02-09 00:24:00,512 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:24:00,513 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1244 states and 1322 transitions.
[2023-02-09 00:24:00,513 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1244 states and 1322 transitions.
[2023-02-09 00:24:00,524 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1244 to 1149.
[2023-02-09 00:24:00,525 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1149 states, 923 states have (on average 1.0444203683640303) internal successors, (964), 904 states have internal predecessors, (964), 118 states have call successors, (118), 118 states have call predecessors, (118), 108 states have return successors, (126), 126 states have call predecessors, (126), 117 states have call successors, (126)
[2023-02-09 00:24:00,527 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1149 states to 1149 states and 1208 transitions.
[2023-02-09 00:24:00,527 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1149 states and 1208 transitions.
[2023-02-09 00:24:00,527 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1149 states and 1208 transitions.
[2023-02-09 00:24:00,527 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-09 00:24:00,527 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1149 states and 1208 transitions.
[2023-02-09 00:24:00,529 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:24:00,529 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:24:00,529 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:24:00,531 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:00,531 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:00,534 INFO  L752   eck$LassoCheckResult]: Stem: 10654#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10823#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 10653#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 10655#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10629#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11508#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10626#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11640#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11134#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 11135#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 11361#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11389#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 11390#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11659#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11653#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10775#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 10776#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11368#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 11491#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11329#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 11330#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11414#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11407#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 10639#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10640#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 10810#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11243#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 11244#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11467#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 11257#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11186#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11187#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11587#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10860#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 10861#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11461#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 10998#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10999#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11646#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11283#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 11284#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 11296#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 11401#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 11402#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 11454#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 11140#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 11141#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 11218#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 10869#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 10821#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 10822#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 10984#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 10985#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 11178#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 11456#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 11457#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 11496#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 10625#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 10627#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10921#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 11599#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11614#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 10695#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10696#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 11513#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 11237#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 11238#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 11384#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 11231#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 11232#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 11522#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 11411#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 10773#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 10774#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 11103#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 11099#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 11100#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 11327#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 11328#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 11464#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 11498#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 11188#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 11084#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 11085#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 11507#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 10895#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 10896#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 11290#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 10780#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10781#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 11073#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 11219#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 11220#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 10990#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 10991#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 11443#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 11444#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 11117#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 11118#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 11369#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 11184#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 11185#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 11340#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 11240#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 10981#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 10982#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 11583#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 11035#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 11036#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11190#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 11540#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 11566#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 10719#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 10720#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 11430#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 11511#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 10681#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 10682#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 11302#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 11303#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 11413#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 11297#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 11298#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 10699#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 10700#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10725#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 10726#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 11308#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 10977#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 10978#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 11584#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 11046#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 10817#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 10818#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 10854#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 10855#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 11331#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 11261#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 11262#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 11529#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10710#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10711#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10670#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10874#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10595#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11545#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11452#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10790#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 10791#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 10757#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11360#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11104#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11082#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 11083#L903_T1_init [2723] L903_T1_init-->L904_T1_init: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 10567#L904_T1_init [2912] L904_T1_init-->L904_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11497#L904_T1_init-D81 [3102] L904_T1_init-D81-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11592#parse_udpENTRY_T1_init [3321] parse_udpENTRY_T1_init-->L921_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 10950#L921_T1_init [2382] L921_T1_init-->L922_T1_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 10566#L922_T1_init [2160] L922_T1_init-->L922_T1_init-D123: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10568#L922_T1_init-D123 [2282] L922_T1_init-D123-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10811#parse_paxosENTRY_T1_init [3342] parse_paxosENTRY_T1_init-->L913_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10651#L913_T1_init [2530] L913_T1_init-->L913_T1_init-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10650#L913_T1_init-D102 [2199] L913_T1_init-D102-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10652#acceptFINAL_T1_init [2354] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10922#acceptEXIT_T1_init >[3669] acceptEXIT_T1_init-->parse_paxosFINAL-D234: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11056#parse_paxosFINAL-D234 [2464] parse_paxosFINAL-D234-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11057#parse_paxosFINAL_T1_init [2878] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11424#parse_paxosEXIT_T1_init >[3467] parse_paxosEXIT_T1_init-->L921-1-D249: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11191#L921-1-D249 [2559] L921-1-D249-->L921-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11192#L921-1_T1_init [3254] L921-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10856#parse_udpEXIT_T1_init >[3527] parse_udpEXIT_T1_init-->L903-1-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10857#L903-1-D225 [2437] L903-1-D225-->L903-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11017#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10756#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10594#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10596#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11194#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10669#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10671#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11423#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11385#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10850#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10849#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10851#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11081#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11128#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10833#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11241#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11242#ingressENTRY_T1_init [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 11291#L810_T1_init [2653] L810_T1_init-->L811_T1_init: Formula: v_hdr.ipv4.valid_30  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_30}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_30}  AuxVars[]  AssignedVars[] 11292#L811_T1_init [2712] L811_T1_init-->L812_T1_init: Formula: v_hdr.paxos.valid_29  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 10642#L812_T1_init [3340] L812_T1_init-->L812_T1_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11613#L812_T1_init-D57 [3149] L812_T1_init-D57-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10641#read_roundENTRY_T1_init [2196] read_roundENTRY_T1_init-->read_roundFINAL_T1_init: Formula: (= (select v_registerRound_0_26 v_hdr.paxos.inst_36) v_meta.paxos_metadata.round_24)  InVars {registerRound_0=v_registerRound_0_26, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24, registerRound_0=v_registerRound_0_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10643#read_roundFINAL_T1_init [2395] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10958#read_roundEXIT_T1_init >[3447] read_roundEXIT_T1_init-->L812-1-D201: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10959#L812-1-D201 [2488] L812-1-D201-->L812-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11078#L812-1_T1_init [2475] L812-1_T1_init-->L810-1_T1_init: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_32))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 11079#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11236#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11420#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11008#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11009#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11092#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11563#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11687#place_holder_table_0.applyENTRY_T1_init [2883] place_holder_table_0.applyENTRY_T1_init-->L930_T1_init: Formula: (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 10600#L930_T1_init [2604] L930_T1_init-->L930_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10997#L930_T1_init-D24 [2419] L930_T1_init-D24-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10912#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10599#NoAction_0EXIT_T1_init >[3681] NoAction_0EXIT_T1_init-->L933-1-D180: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10602#L933-1-D180 [3302] L933-1-D180-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11386#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11091#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11093#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11680#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11627#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11628#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11590#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11589#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11591#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11621#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11678#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10628#L846_T1_init [2185] L846_T1_init-->L848_T1_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 10630#L848_T1_init [3061] L848_T1_init-->L847-1_T1_init: Formula: v_drop_73  InVars {}  OutVars{drop=v_drop_73}  AuxVars[]  AssignedVars[drop] 11576#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 11175#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 11176#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 11332#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11593#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10926#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 10796#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10679#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11011#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10573#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10835#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11343#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 10970#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 10971#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11600#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 11015#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11016#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11246#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11626#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 11449#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11274#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 11275#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10637#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 10638#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11198#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10687#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 10688#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11403#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 10676#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10677#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 11299#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11460#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 11101#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11102#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11160#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10674#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10675#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 11437#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11438#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 11518#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11230#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10667#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10668#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 10793#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 10794#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 11251#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 11252#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 11345#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 11346#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 11354#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 11300#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 10572#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 10574#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 10845#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 10846#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 11344#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 11145#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 11146#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 11147#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 11148#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 11421#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 11226#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10824#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 10825#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11286#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 10597#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10598#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 10923#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 10924#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 11542#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 11535#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 11536#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 11214#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 11215#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 11560#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 11530#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 10631#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 10632#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 11235#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 11608#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 11033#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 11034#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 11439#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 11119#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 11120#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 11260#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 11126#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 11127#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 11294#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 11295#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 11440#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 10852#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10853#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 11264#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 11227#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 10782#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 10783#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 11341#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 11342#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 11387#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 11388#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 10935#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 10936#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 11623#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 11156#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 11157#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 11333#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 11334#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 11071#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 11072#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 11634#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 11578#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11546#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 11547#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 11053#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 11054#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 11373#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 11372#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 10916#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 10917#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 11164#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 10752#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 10753#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 11289#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 10615#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 10616#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 11636#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 11577#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 11435#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 11022#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 11023#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11210#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 11211#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 11579#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 11470#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 11471#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 11639#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 11604#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 10708#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 10709#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 11080#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 11051#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 11052#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11596#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11597#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11112#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11113#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10732#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11221#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11415#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11335#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 11336#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 10731#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10733#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10994#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11431#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 11189#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 10886#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11588#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11647#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 11487#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 10771#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10887#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11441#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10740#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10772#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11010#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10739#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10741#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11154#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11155#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11370#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11371#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11619#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11620#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11143#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11144#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11304#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10882#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10883#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11323#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11492#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11351#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10678#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10680#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11032#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11568#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11569#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11004#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10745#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10937#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11039#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 11040#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 11095#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 10661#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10805#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10806#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10945#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10660#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10662#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11517#L812-1_T0_S2 [2953] L812-1_T0_S2-->L810-1_T0_S2: Formula: (not (<= v_meta.paxos_metadata.round_23 v_hdr.paxos.rnd_36))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  AuxVars[]  AssignedVars[] 10746#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11374#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11375#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10618#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11484#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10801#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11673#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11675#place_holder_table_0.applyENTRY_T0_S2 [2521] place_holder_table_0.applyENTRY_T0_S2-->L933_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 11380#L933_T0_S2 [2784] L933_T0_S2-->L933_T0_S2-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11477#L933_T0_S2-D74 [2881] L933_T0_S2-D74-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11378#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11381#NoAction_0EXIT_T0_S2 >[3483] NoAction_0EXIT_T0_S2-->L933-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10800#L933-1-D182 [2274] L933-1-D182-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10802#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11643#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11671#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10617#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10619#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10880#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10881#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11462#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11376#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11377#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11436#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10962#L846_T0_S2 [2391] L846_T0_S2-->L848_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 10963#L848_T0_S2 [2669] L848_T0_S2-->L847-1_T0_S2: Formula: v_drop_74  InVars {}  OutVars{drop=v_drop_74}  AuxVars[]  AssignedVars[drop] 11307#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 11567#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 10967#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 10968#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11012#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10795#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 10797#L860-1_accept_S3 
[2023-02-09 00:24:00,536 INFO  L754   eck$LassoCheckResult]: Loop: 10797#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10729#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10758#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10561#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10754#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10755#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 10769#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 10770#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11106#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 11107#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10665#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10666#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10798#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 10799#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11410#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 11463#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11541#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 11503#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11138#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11139#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 11268#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11269#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 11167#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11168#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 10672#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10673#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 11442#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11580#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11044#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11045#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10727#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10633#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10634#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 11060#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11061#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11490#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11391#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 11392#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 10899#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 10900#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 10858#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 10859#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 10914#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 11163#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 10986#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 10987#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 11489#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 10560#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 10562#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 10808#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 10809#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 10948#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 10949#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 11459#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 11527#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 11528#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10910#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 10911#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11165#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 11166#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10870#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 10871#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 11601#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 11455#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 11001#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 11002#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 11205#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 11630#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 11631#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 11624#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 11249#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 11250#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 11483#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 10992#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 10993#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 10839#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 10840#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 11618#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 11622#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 11338#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 11339#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 11281#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 10841#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 10842#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 10586#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 10587#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10656#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 10657#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 10734#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 10735#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 11142#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 11305#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 11557#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 11393#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 10658#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 10659#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 11096#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 11097#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 11555#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 11564#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 11565#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 11585#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 11313#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 11224#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 11225#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 11041#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11042#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 10960#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 10927#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 10928#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 10819#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 10820#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 11506#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 11594#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 11595#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 11485#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 11425#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 11426#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 11581#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 11499#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 11500#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 11062#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 11063#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 10847#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 10848#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11177#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 11466#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 11571#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 11549#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 11416#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 11417#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 11561#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 11562#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 11271#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 10712#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 10713#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 10872#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10873#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11445#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10717#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11199#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10702#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10876#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10877#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11645#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 10701#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 10703#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11574#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10930#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10931#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 11172#L903_accept_S3 [2540] L903_accept_S3-->L904_accept_S3: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 10613#L904_accept_S3 [2646] L904_accept_S3-->L904_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11270#L904_accept_S3-D79 [2629] L904_accept_S3-D79-->parse_udpENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10612#parse_udpENTRY_accept_S3 [2178] parse_udpENTRY_accept_S3-->L921_accept_S3: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 10614#L921_accept_S3 [3014] L921_accept_S3-->L922_accept_S3: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 10564#L922_accept_S3 [2732] L922_accept_S3-->L922_accept_S3-D121: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10578#L922_accept_S3-D121 [2164] L922_accept_S3-D121-->parse_paxosENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10579#parse_paxosENTRY_accept_S3 [3110] parse_paxosENTRY_accept_S3-->L913_accept_S3: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11020#L913_accept_S3 [3151] L913_accept_S3-->L913_accept_S3-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11615#L913_accept_S3-D100 [3312] L913_accept_S3-D100-->acceptFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11648#acceptFINAL_accept_S3 [3255] acceptFINAL_accept_S3-->acceptEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11019#acceptEXIT_accept_S3 >[3449] acceptEXIT_accept_S3-->parse_paxosFINAL-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11021#parse_paxosFINAL-D232 [2560] parse_paxosFINAL-D232-->parse_paxosFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11193#parse_paxosFINAL_accept_S3 [3301] parse_paxosFINAL_accept_S3-->parse_paxosEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10563#parse_paxosEXIT_accept_S3 >[3651] parse_paxosEXIT_accept_S3-->L921-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10565#L921-1-D247 [2747] L921-1-D247-->L921-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11258#L921-1_accept_S3 [2619] L921-1_accept_S3-->parse_udpEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11259#parse_udpEXIT_accept_S3 >[3581] parse_udpEXIT_accept_S3-->L903-1-D223: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11519#L903-1-D223 [2958] L903-1-D223-->L903-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11520#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11098#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10995#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10996#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11263#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11422#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11129#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10716#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10718#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11089#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11088#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11090#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11306#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11383#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10584#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10983#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11180#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 11605#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 10787#L811_accept_S3 [2262] L811_accept_S3-->L812_accept_S3: Formula: v_hdr.paxos.valid_33  InVars {hdr.paxos.valid=v_hdr.paxos.valid_33}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_33}  AuxVars[]  AssignedVars[] 10635#L812_accept_S3 [2190] L812_accept_S3-->L812_accept_S3-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10636#L812_accept_S3-D55 [2409] L812_accept_S3-D55-->read_roundENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10908#read_roundENTRY_accept_S3 [2343] read_roundENTRY_accept_S3-->read_roundFINAL_accept_S3: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_38) v_meta.paxos_metadata.round_26)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, meta.paxos_metadata.round=v_meta.paxos_metadata.round_26, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10909#read_roundFINAL_accept_S3 [3108] read_roundFINAL_accept_S3-->read_roundEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11558#read_roundEXIT_accept_S3 >[3638] read_roundEXIT_accept_S3-->L812-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10583#L812-1-D199 [2166] L812-1-D199-->L812-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10585#L812-1_accept_S3 [2329] L812-1_accept_S3-->L810-1_accept_S3: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 10890#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10891#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11694#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11149#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11150#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11641#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11692#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11696#place_holder_table_0.applyENTRY_accept_S3 [3306] place_holder_table_0.applyENTRY_accept_S3-->L930_accept_S3: Formula: (= v_place_holder_table_0.action_run_17 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  AuxVars[]  AssignedVars[] 11065#L930_accept_S3 [3222] L930_accept_S3-->L930_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11637#L930_accept_S3-D22 [3209] L930_accept_S3-D22-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11217#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11064#NoAction_0EXIT_accept_S3 >[3371] NoAction_0EXIT_accept_S3-->L933-1-D178: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11067#L933-1-D178 [2679] L933-1-D178-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11693#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11691#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11690#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11689#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11324#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11325#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10728#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10730#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11688#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10815#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10816#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11649#L846_accept_S3 [3261] L846_accept_S3-->L848_accept_S3: Formula: (not v_forward_25)  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 11650#L848_accept_S3 [3313] L848_accept_S3-->L847-1_accept_S3: Formula: v_drop_72  InVars {}  OutVars{drop=v_drop_72}  AuxVars[]  AssignedVars[drop] 11654#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 11472#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 11473#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 10865#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10866#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11363#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 10797#L860-1_accept_S3 
[2023-02-09 00:24:00,536 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:24:00,536 INFO  L85        PathProgramCache]: Analyzing trace with hash 1710461009, now seen corresponding path program 1 times
[2023-02-09 00:24:00,536 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:24:00,537 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1336987928]
[2023-02-09 00:24:00,537 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:00,537 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:24:00,562 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,653 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,666 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,731 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:00,736 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,749 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:00,751 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,758 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:00,760 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,766 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,768 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,773 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,776 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,782 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:00,782 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,783 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:00,784 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,785 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:00,786 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,798 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:00,801 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,807 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,808 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,809 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-09 00:24:00,810 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,811 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:00,811 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,812 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:00,813 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,813 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 212
[2023-02-09 00:24:00,814 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,816 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 231
[2023-02-09 00:24:00,826 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,840 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:00,844 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,849 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:00,850 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,852 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:00,853 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,854 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,854 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,855 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,856 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,857 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:00,857 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,858 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:00,858 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,859 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:00,860 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,861 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:00,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,863 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:00,864 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,865 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-09 00:24:00,866 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,867 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:00,867 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,868 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:00,869 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,869 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 212
[2023-02-09 00:24:00,870 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:00,872 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-09 00:24:00,872 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:24:00,872 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1336987928]
[2023-02-09 00:24:00,872 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1336987928] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-09 00:24:00,873 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-09 00:24:00,873 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-09 00:24:00,873 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [974748330]
[2023-02-09 00:24:00,873 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-09 00:24:00,873 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:24:00,873 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:24:00,874 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-09 00:24:00,874 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132
[2023-02-09 00:24:00,874 INFO  L87              Difference]: Start difference. First operand 1149 states and 1208 transitions. cyclomatic complexity: 62 Second operand  has 12 states, 12 states have (on average 33.0) internal successors, (396), 3 states have internal predecessors, (396), 2 states have call successors, (31), 10 states have call predecessors, (31), 2 states have return successors, (30), 3 states have call predecessors, (30), 2 states have call successors, (30)
[2023-02-09 00:24:03,720 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:24:03,721 INFO  L93              Difference]: Finished difference Result 1481 states and 1575 transitions.
[2023-02-09 00:24:03,723 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. 
[2023-02-09 00:24:03,724 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1481 states and 1575 transitions.
[2023-02-09 00:24:03,729 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-09 00:24:03,738 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1481 states to 1481 states and 1575 transitions.
[2023-02-09 00:24:03,738 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 492
[2023-02-09 00:24:03,739 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 492
[2023-02-09 00:24:03,739 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1481 states and 1575 transitions.
[2023-02-09 00:24:03,741 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:24:03,741 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1481 states and 1575 transitions.
[2023-02-09 00:24:03,742 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1481 states and 1575 transitions.
[2023-02-09 00:24:03,760 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1481 to 1281.
[2023-02-09 00:24:03,761 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1281 states, 1015 states have (on average 1.0482758620689656) internal successors, (1064), 994 states have internal predecessors, (1064), 136 states have call successors, (136), 136 states have call predecessors, (136), 130 states have return successors, (152), 150 states have call predecessors, (152), 135 states have call successors, (152)
[2023-02-09 00:24:03,769 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1281 states to 1281 states and 1352 transitions.
[2023-02-09 00:24:03,769 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1281 states and 1352 transitions.
[2023-02-09 00:24:03,769 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1281 states and 1352 transitions.
[2023-02-09 00:24:03,770 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-09 00:24:03,770 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1281 states and 1352 transitions.
[2023-02-09 00:24:03,773 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:24:03,774 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:24:03,774 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:24:03,775 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:03,775 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:03,777 INFO  L752   eck$LassoCheckResult]: Stem: 14388#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14555#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 14387#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 14389#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14363#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15243#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14360#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15378#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14868#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 14869#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 15098#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15127#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 15128#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15400#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15391#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14509#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 14510#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15106#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 15227#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15067#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 15068#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15154#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15147#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 14373#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14374#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 14542#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14977#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 14978#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15208#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 14993#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14917#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14918#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15326#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14593#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 14594#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15202#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 14734#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14735#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15384#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15022#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 15023#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 15035#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 15140#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 15141#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 15195#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 14873#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 14874#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 14951#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 14602#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 14551#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 14552#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 14720#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 14721#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 14908#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 15197#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 15198#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 15229#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 14359#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 14361#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 14654#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 15338#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 15351#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 14426#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 14427#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 15249#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 14970#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 14971#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 15120#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 14965#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 14966#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 15260#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 15151#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 14507#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 14508#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 14836#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 14831#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 14832#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 15065#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 15066#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 15205#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 15231#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 14919#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 14818#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 14819#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 15242#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 14629#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 14630#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 15029#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 14514#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 14515#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 14807#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 14952#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 14953#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 14726#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 14727#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 15184#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 15185#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 14851#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 14852#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 15107#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 14915#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 14916#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 15079#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 14974#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 14717#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 14718#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 15322#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 14771#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 14772#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 14921#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 15276#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 15304#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 14453#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 14454#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 15171#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 15246#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 14415#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 14416#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 15042#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 15043#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 15153#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 15036#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 15037#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 14433#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 14434#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 14459#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 14460#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 15048#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 14713#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 14714#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 15323#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 14782#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 14549#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 14550#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 14587#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 14588#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 15069#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 14999#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 15000#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 15266#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14444#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14445#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14404#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14607#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14327#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15279#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15193#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14524#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 14525#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 14490#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15097#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14837#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 14816#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 14817#L903_T1_init [2723] L903_T1_init-->L904_T1_init: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 14301#L904_T1_init [2912] L904_T1_init-->L904_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15230#L904_T1_init-D81 [3102] L904_T1_init-D81-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15330#parse_udpENTRY_T1_init [3321] parse_udpENTRY_T1_init-->L921_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 14685#L921_T1_init [2382] L921_T1_init-->L922_T1_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 14300#L922_T1_init [2160] L922_T1_init-->L922_T1_init-D123: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14302#L922_T1_init-D123 [2282] L922_T1_init-D123-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14543#parse_paxosENTRY_T1_init [3342] parse_paxosENTRY_T1_init-->L913_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 14385#L913_T1_init [2530] L913_T1_init-->L913_T1_init-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14384#L913_T1_init-D102 [2199] L913_T1_init-D102-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14386#acceptFINAL_T1_init [2354] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14655#acceptEXIT_T1_init >[3669] acceptEXIT_T1_init-->parse_paxosFINAL-D234: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14790#parse_paxosFINAL-D234 [2464] parse_paxosFINAL-D234-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14791#parse_paxosFINAL_T1_init [2878] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15165#parse_paxosEXIT_T1_init >[3467] parse_paxosEXIT_T1_init-->L921-1-D249: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14922#L921-1-D249 [2559] L921-1-D249-->L921-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14923#L921-1_T1_init [3254] L921-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14589#parse_udpEXIT_T1_init >[3527] parse_udpEXIT_T1_init-->L903-1-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14590#L903-1-D225 [2437] L903-1-D225-->L903-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14753#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14489#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14326#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14328#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14925#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14403#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14405#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15163#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15121#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14583#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14582#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14584#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14815#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14862#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14565#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14975#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14976#ingressENTRY_T1_init [2939] ingressENTRY_T1_init-->L807_T1_init: Formula: v_hdr.arp.valid_28  InVars {hdr.arp.valid=v_hdr.arp.valid_28}  OutVars{hdr.arp.valid=v_hdr.arp.valid_28}  AuxVars[]  AssignedVars[] 14323#L807_T1_init [3196] L807_T1_init-->L807_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15216#L807_T1_init-D33 [2880] L807_T1_init-D33-->arp_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14322#arp_tbl_0.applyENTRY_T1_init [2170] arp_tbl_0.applyENTRY_T1_init-->L539_T1_init: Formula: (= v_arp_tbl_0.action_run_25 arp_tbl_0.action.handle_arp_request)  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_25}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_25}  AuxVars[]  AssignedVars[] 14324#L539_T1_init [2907] L539_T1_init-->L539_T1_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14926#L539_T1_init-D9 [2561] L539_T1_init-D9-->handle_arp_requestENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14927#handle_arp_requestENTRY_T1_init [3023] handle_arp_requestENTRY_T1_init-->L617_T1_init: Formula: (= v_hdr.ethernet.srcAddr_33 v_hdr.ethernet.dstAddr_31)  InVars {hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_33}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_33, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_31}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14933#L617_T1_init [2567] L617_T1_init-->L618_T1_init: Formula: (= v_hdr.ethernet.srcAddr_34 (select v_my_mac_address_0_11 0))  InVars {my_mac_address_0=v_my_mac_address_0_11}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_34, my_mac_address_0=v_my_mac_address_0_11}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14724#L618_T1_init [2413] L618_T1_init-->L619_T1_init: Formula: (= 2 v_hdr.arp.op_22)  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_22}  AuxVars[]  AssignedVars[hdr.arp.op] 14725#L619_T1_init [2811] L619_T1_init-->L620_T1_init: Formula: (= v_hdr.arp.sha_25 v_hdr.arp.tha_24)  InVars {hdr.arp.sha=v_hdr.arp.sha_25}  OutVars{hdr.arp.tha=v_hdr.arp.tha_24, hdr.arp.sha=v_hdr.arp.sha_25}  AuxVars[]  AssignedVars[hdr.arp.tha] 14930#L620_T1_init [2566] L620_T1_init-->L622_T1_init: Formula: (= v_hdr.arp.spa_28 v_hdr.arp.tpa_24)  InVars {hdr.arp.spa=v_hdr.arp.spa_28}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_24, hdr.arp.spa=v_hdr.arp.spa_28}  AuxVars[]  AssignedVars[hdr.arp.tpa] 14931#L622_T1_init [3008] L622_T1_init-->L624_T1_init: Formula: (= v_hdr.arp.sha_27 (select v_my_mac_address_0_13 0))  InVars {my_mac_address_0=v_my_mac_address_0_13}  OutVars{my_mac_address_0=v_my_mac_address_0_13, hdr.arp.sha=v_hdr.arp.sha_27}  AuxVars[]  AssignedVars[hdr.arp.sha] 15234#L624_T1_init [2916] L624_T1_init-->L625_T1_init: Formula: (= v_hdr.arp.spa_25 (select v_my_ip_address_0_6 0))  InVars {my_ip_address_0=v_my_ip_address_0_6}  OutVars{my_ip_address_0=v_my_ip_address_0_6, hdr.arp.spa=v_hdr.arp.spa_25}  AuxVars[]  AssignedVars[hdr.arp.spa] 15235#L625_T1_init [3000] L625_T1_init-->L626_T1_init: Formula: (= v_standard_metadata.ingress_port_19 v_standard_metadata.egress_spec_23)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14635#L626_T1_init [2340] L626_T1_init-->L627_T1_init: Formula: (= v_standard_metadata.ingress_port_17 v_standard_metadata.egress_port_23)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14636#L627_T1_init [2539] L627_T1_init-->handle_arp_requestFINAL_T1_init: Formula: v_forward_32  InVars {}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[forward] 14902#handle_arp_requestFINAL_T1_init [2735] handle_arp_requestFINAL_T1_init-->handle_arp_requestEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14600#handle_arp_requestEXIT_T1_init >[3514] handle_arp_requestEXIT_T1_init-->L548-1-D222: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14601#L548-1-D222 [3152] L548-1-D222-->L548-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15352#L548-1_T1_init [2600] L548-1_T1_init-->arp_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15565#arp_tbl_0.applyEXIT_T1_init >[3465] arp_tbl_0.applyEXIT_T1_init-->L810-1-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15564#L810-1-D159 [2869] L810-1-D159-->L810-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15560#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15160#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15161#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14742#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14744#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14823#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15301#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15217#place_holder_table_0.applyENTRY_T1_init [2884] place_holder_table_0.applyENTRY_T1_init-->L933_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 14334#L933_T1_init [3147] L933_T1_init-->L933_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14892#L933_T1_init-D75 [2529] L933_T1_init-D75-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14646#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14333#NoAction_0EXIT_T1_init >[3697] NoAction_0EXIT_T1_init-->L933-1-D183: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14336#L933-1-D183 [3002] L933-1-D183-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15124#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14822#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14741#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14743#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15053#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14967#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14968#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15328#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15329#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15395#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15396#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15403#L846_T1_init [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 15404#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 15407#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 15070#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 15071#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15406#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15405#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 14530#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14413#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14746#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14307#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14567#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15082#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 14706#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 14707#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15339#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 14749#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14750#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14982#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15365#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 15190#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15013#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 15014#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14371#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 14372#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14929#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14421#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 14422#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15142#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 14410#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14411#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 15038#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15201#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 14833#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14834#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14891#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14408#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14409#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 15178#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15179#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 15255#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14964#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14401#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14402#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 14527#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 14528#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 14987#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 14988#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 15084#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 15085#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 15091#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 15039#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 14306#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 14308#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 14578#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 14579#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 15083#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 14878#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 14879#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 14880#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 14881#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 15162#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 14958#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 14556#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 14557#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 15025#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 14331#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 14332#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 14657#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 14658#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 15278#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 15274#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 15275#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 14948#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 14949#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 15296#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 15267#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 14365#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 14366#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 14969#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 15346#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 14769#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 14770#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 15180#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 14853#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 14854#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 14998#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 14860#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 14861#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 15033#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 15034#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 15181#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 14585#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 14586#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 15002#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 14961#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 14516#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 14517#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 15080#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 15081#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 15125#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 15126#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 14670#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 14671#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 15362#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 14887#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 14888#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 15072#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 15073#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 14805#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 14806#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 15373#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 15316#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 15280#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 15281#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 14788#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 14789#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 15111#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 15110#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 14649#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 14650#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 14895#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 14484#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 14485#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 15027#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 14346#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 14347#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 15375#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 15315#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 15176#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 14758#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 14759#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 14941#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 14942#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 15317#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 15210#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 15211#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 15377#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 15343#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 14438#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 14439#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 14814#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 14786#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 14787#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15335#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15336#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14846#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14847#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14466#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14954#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15155#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15074#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 15075#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 14465#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14467#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14730#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 15172#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 14920#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 14619#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15327#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15385#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 15223#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 14505#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14620#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15182#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 14474#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14506#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14745#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14473#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14475#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14885#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14886#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15108#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15109#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15356#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15357#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14876#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14877#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15044#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14615#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14616#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15062#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15228#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15090#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14412#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14414#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14768#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15306#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15307#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14740#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14480#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14672#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14775#ingressENTRY_T0_S2 [2451] ingressENTRY_T0_S2-->L807_T0_S2: Formula: v_hdr.arp.valid_32  InVars {hdr.arp.valid=v_hdr.arp.valid_32}  OutVars{hdr.arp.valid=v_hdr.arp.valid_32}  AuxVars[]  AssignedVars[] 14428#L807_T0_S2 [2998] L807_T0_S2-->L807_T0_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15015#L807_T0_S2-D32 [2637] L807_T0_S2-D32-->arp_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15016#arp_tbl_0.applyENTRY_T0_S2 [3228] arp_tbl_0.applyENTRY_T0_S2-->L539_T0_S2: Formula: (= v_arp_tbl_0.action_run_19 arp_tbl_0.action.handle_arp_request)  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_19}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_19}  AuxVars[]  AssignedVars[] 14292#L539_T0_S2 [2224] L539_T0_S2-->L539_T0_S2-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14429#L539_T0_S2-D8 [2969] L539_T0_S2-D8-->handle_arp_requestENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15263#handle_arp_requestENTRY_T0_S2 [3193] handle_arp_requestENTRY_T0_S2-->L617_T0_S2: Formula: (= v_hdr.ethernet.srcAddr_35 v_hdr.ethernet.dstAddr_32)  InVars {hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_35}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_35, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_32}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15372#L617_T0_S2 [3247] L617_T0_S2-->L618_T0_S2: Formula: (= v_hdr.ethernet.srcAddr_31 (select v_my_mac_address_0_9 0))  InVars {my_mac_address_0=v_my_mac_address_0_9}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_31, my_mac_address_0=v_my_mac_address_0_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14938#L618_T0_S2 [2573] L618_T0_S2-->L619_T0_S2: Formula: (= 2 v_hdr.arp.op_24)  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_24}  AuxVars[]  AssignedVars[hdr.arp.op] 14939#L619_T0_S2 [3029] L619_T0_S2-->L620_T0_S2: Formula: (= v_hdr.arp.sha_24 v_hdr.arp.tha_23)  InVars {hdr.arp.sha=v_hdr.arp.sha_24}  OutVars{hdr.arp.tha=v_hdr.arp.tha_23, hdr.arp.sha=v_hdr.arp.sha_24}  AuxVars[]  AssignedVars[hdr.arp.tha] 15273#L620_T0_S2 [2986] L620_T0_S2-->L622_T0_S2: Formula: (= v_hdr.arp.spa_26 v_hdr.arp.tpa_22)  InVars {hdr.arp.spa=v_hdr.arp.spa_26}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_22, hdr.arp.spa=v_hdr.arp.spa_26}  AuxVars[]  AssignedVars[hdr.arp.tpa] 14526#L622_T0_S2 [2267] L622_T0_S2-->L624_T0_S2: Formula: (= v_hdr.arp.sha_26 (select v_my_mac_address_0_12 0))  InVars {my_mac_address_0=v_my_mac_address_0_12}  OutVars{my_mac_address_0=v_my_mac_address_0_12, hdr.arp.sha=v_hdr.arp.sha_26}  AuxVars[]  AssignedVars[hdr.arp.sha] 14291#L624_T0_S2 [2157] L624_T0_S2-->L625_T0_S2: Formula: (= v_hdr.arp.spa_23 (select v_my_ip_address_0_4 0))  InVars {my_ip_address_0=v_my_ip_address_0_4}  OutVars{my_ip_address_0=v_my_ip_address_0_4, hdr.arp.spa=v_hdr.arp.spa_23}  AuxVars[]  AssignedVars[hdr.arp.spa] 14293#L625_T0_S2 [2425] L625_T0_S2-->L626_T0_S2: Formula: (= v_standard_metadata.ingress_port_21 v_standard_metadata.egress_spec_24)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14739#L626_T0_S2 [2473] L626_T0_S2-->L627_T0_S2: Formula: (= v_standard_metadata.ingress_port_20 v_standard_metadata.egress_port_25)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14811#L627_T0_S2 [2534] L627_T0_S2-->handle_arp_requestFINAL_T0_S2: Formula: v_forward_31  InVars {}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[forward] 14710#handle_arp_requestFINAL_T0_S2 [2401] handle_arp_requestFINAL_T0_S2-->handle_arp_requestEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14651#handle_arp_requestEXIT_T0_S2 >[3598] handle_arp_requestEXIT_T0_S2-->L548-1-D221: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14652#L548-1-D221 [2785] L548-1-D221-->L548-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15146#L548-1_T0_S2 [3081] L548-1_T0_S2-->arp_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15449#arp_tbl_0.applyEXIT_T0_S2 >[3405] arp_tbl_0.applyEXIT_T0_S2-->L810-1-D158: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15446#L810-1-D158 [3284] L810-1-D158-->L810-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15443#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15429#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15427#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15424#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15425#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15431#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15432#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15442#place_holder_table_0.applyENTRY_T0_S2 [2520] place_holder_table_0.applyENTRY_T0_S2-->L930_T0_S2: Formula: (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 15437#L930_T0_S2 [2750] L930_T0_S2-->L930_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15440#L930_T0_S2-D23 [3198] L930_T0_S2-D23-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15441#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15436#NoAction_0EXIT_T0_S2 >[3390] NoAction_0EXIT_T0_S2-->L933-1-D179: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15435#L933-1-D179 [2394] L933-1-D179-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15433#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15430#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15428#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15426#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15423#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15422#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15419#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15420#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15421#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15418#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15417#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15408#L846_T0_S2 [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 15409#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 15416#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 14703#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 14704#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15398#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15399#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 15103#L860-1_accept_S3 
[2023-02-09 00:24:03,779 INFO  L754   eck$LassoCheckResult]: Loop: 15103#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14463#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14491#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14295#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14486#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14487#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 14503#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 14504#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14838#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 14839#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14399#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14400#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14531#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 14532#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15150#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 15204#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15277#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 15236#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14871#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14872#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 15006#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15007#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 14898#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14899#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 14406#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14407#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 15183#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15318#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14780#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14781#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14461#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14367#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14368#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 14795#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14796#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15226#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15129#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 15130#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 14633#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 14634#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 14591#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 14592#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 14648#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 14894#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 14722#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 14723#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 15225#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 14294#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 14296#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 14540#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 14541#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 14683#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 14684#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 15199#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 15264#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 15265#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 14644#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 14645#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 14896#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 14897#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 14603#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 14604#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 15340#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 15196#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 14737#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 14738#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 14936#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 15369#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 15370#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 15363#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 14984#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 14985#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 15220#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 14728#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 14729#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 14569#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 14570#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 15354#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 15361#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 15077#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 15078#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 15020#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 14573#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 14574#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 14317#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 14318#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 14390#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 14391#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 14468#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 14469#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 14875#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 15045#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 15294#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 15131#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 14392#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 14393#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 14828#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 14829#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 15293#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 15302#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 15303#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 15324#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 15052#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 14959#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 14960#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 14777#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 14778#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 14699#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 14661#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 14662#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 14553#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 14554#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 15239#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 15333#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 15334#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 15221#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 15166#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 15167#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 15320#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 15232#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 15233#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 14797#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 14798#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 14580#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 14581#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 14909#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 15207#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 15309#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 15285#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 15156#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 15157#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 15299#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 15300#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 15009#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 14448#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 14449#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 14605#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14606#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15186#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14451#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14932#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14436#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14611#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14612#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15383#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 14435#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 14437#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15312#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14665#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 14666#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 14903#L903_accept_S3 [2540] L903_accept_S3-->L904_accept_S3: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 14349#L904_accept_S3 [2646] L904_accept_S3-->L904_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15008#L904_accept_S3-D79 [2629] L904_accept_S3-D79-->parse_udpENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14348#parse_udpENTRY_accept_S3 [2178] parse_udpENTRY_accept_S3-->L921_accept_S3: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 14350#L921_accept_S3 [3014] L921_accept_S3-->L922_accept_S3: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 14298#L922_accept_S3 [2732] L922_accept_S3-->L922_accept_S3-D121: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14312#L922_accept_S3-D121 [2164] L922_accept_S3-D121-->parse_paxosENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14313#parse_paxosENTRY_accept_S3 [3110] parse_paxosENTRY_accept_S3-->L913_accept_S3: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 14756#L913_accept_S3 [3151] L913_accept_S3-->L913_accept_S3-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15353#L913_accept_S3-D100 [3312] L913_accept_S3-D100-->acceptFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15386#acceptFINAL_accept_S3 [3255] acceptFINAL_accept_S3-->acceptEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14755#acceptEXIT_accept_S3 >[3449] acceptEXIT_accept_S3-->parse_paxosFINAL-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14757#parse_paxosFINAL-D232 [2560] parse_paxosFINAL-D232-->parse_paxosFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14924#parse_paxosFINAL_accept_S3 [3301] parse_paxosFINAL_accept_S3-->parse_paxosEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14297#parse_paxosEXIT_accept_S3 >[3651] parse_paxosEXIT_accept_S3-->L921-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14299#L921-1-D247 [2747] L921-1-D247-->L921-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14996#L921-1_accept_S3 [2619] L921-1_accept_S3-->parse_udpEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14997#parse_udpEXIT_accept_S3 >[3581] parse_udpEXIT_accept_S3-->L903-1-D223: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15256#L903-1-D223 [2958] L903-1-D223-->L903-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15257#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14835#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14732#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14733#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15001#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15164#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14863#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14450#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14452#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14825#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14824#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14826#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15046#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15119#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14320#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14719#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14911#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 15344#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 14521#L811_accept_S3 [2262] L811_accept_S3-->L812_accept_S3: Formula: v_hdr.paxos.valid_33  InVars {hdr.paxos.valid=v_hdr.paxos.valid_33}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_33}  AuxVars[]  AssignedVars[] 14369#L812_accept_S3 [2190] L812_accept_S3-->L812_accept_S3-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14370#L812_accept_S3-D55 [2409] L812_accept_S3-D55-->read_roundENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14642#read_roundENTRY_accept_S3 [2343] read_roundENTRY_accept_S3-->read_roundFINAL_accept_S3: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_38) v_meta.paxos_metadata.round_26)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, meta.paxos_metadata.round=v_meta.paxos_metadata.round_26, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 14643#read_roundFINAL_accept_S3 [3108] read_roundFINAL_accept_S3-->read_roundEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15297#read_roundEXIT_accept_S3 >[3638] read_roundEXIT_accept_S3-->L812-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14319#L812-1-D199 [2166] L812-1-D199-->L812-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14321#L812-1_accept_S3 [2329] L812-1_accept_S3-->L810-1_accept_S3: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 14623#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14624#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15508#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15011#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15506#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14561#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14809#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14810#place_holder_table_0.applyENTRY_accept_S3 [3307] place_holder_table_0.applyENTRY_accept_S3-->L933_accept_S3: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 14560#L933_accept_S3 [2289] L933_accept_S3-->L933_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14562#L933_accept_S3-D73 [2580] L933_accept_S3-D73-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14950#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14801#NoAction_0EXIT_accept_S3 >[3395] NoAction_0EXIT_accept_S3-->L933-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14804#L933-1-D181 [2977] L933-1-D181-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15550#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15549#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15367#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15010#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15012#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15505#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15503#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15504#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15507#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15502#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15501#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15387#L846_accept_S3 [3261] L846_accept_S3-->L848_accept_S3: Formula: (not v_forward_25)  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 15388#L848_accept_S3 [3313] L848_accept_S3-->L847-1_accept_S3: Formula: v_drop_72  InVars {}  OutVars{drop=v_drop_72}  AuxVars[]  AssignedVars[drop] 15392#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 15214#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 15215#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 14598#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14599#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15102#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 15103#L860-1_accept_S3 
[2023-02-09 00:24:03,780 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:24:03,780 INFO  L85        PathProgramCache]: Analyzing trace with hash -443533605, now seen corresponding path program 1 times
[2023-02-09 00:24:03,780 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:24:03,780 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [406343990]
[2023-02-09 00:24:03,780 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:03,780 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:24:03,811 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:03,942 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:03,978 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,056 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:04,064 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,080 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:04,082 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,093 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:04,095 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,100 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:04,101 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,106 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:04,107 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,112 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:04,112 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,113 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,115 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:04,115 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,129 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:04,132 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,142 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,145 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,154 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,155 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,157 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 208
[2023-02-09 00:24:04,160 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,161 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:04,162 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,162 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,163 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,163 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 224
[2023-02-09 00:24:04,164 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,166 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 242
[2023-02-09 00:24:04,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,194 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:04,199 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,206 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:04,208 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,210 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:04,211 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,212 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:04,213 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,214 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:04,215 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,216 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:04,216 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,217 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,217 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,218 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:04,219 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,220 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:04,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,224 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,225 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,226 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,228 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 208
[2023-02-09 00:24:04,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,230 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:04,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,231 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:04,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,232 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 224
[2023-02-09 00:24:04,232 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:04,234 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-09 00:24:04,234 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:24:04,234 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [406343990]
[2023-02-09 00:24:04,234 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [406343990] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-09 00:24:04,234 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-09 00:24:04,234 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-02-09 00:24:04,234 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1083527917]
[2023-02-09 00:24:04,235 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-09 00:24:04,235 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:24:04,235 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:24:04,236 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-02-09 00:24:04,236 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=61, Invalid=149, Unknown=0, NotChecked=0, Total=210
[2023-02-09 00:24:04,236 INFO  L87              Difference]: Start difference. First operand 1281 states and 1352 transitions. cyclomatic complexity: 74 Second operand  has 15 states, 15 states have (on average 27.6) internal successors, (414), 5 states have internal predecessors, (414), 5 states have call successors, (33), 11 states have call predecessors, (33), 5 states have return successors, (32), 5 states have call predecessors, (32), 5 states have call successors, (32)
[2023-02-09 00:24:05,255 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:24:05,255 INFO  L93              Difference]: Finished difference Result 1212 states and 1273 transitions.
[2023-02-09 00:24:05,256 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. 
[2023-02-09 00:24:05,256 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1212 states and 1273 transitions.
[2023-02-09 00:24:05,259 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:24:05,263 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1212 states to 1212 states and 1273 transitions.
[2023-02-09 00:24:05,263 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 351
[2023-02-09 00:24:05,264 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 351
[2023-02-09 00:24:05,264 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1212 states and 1273 transitions.
[2023-02-09 00:24:05,265 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:24:05,265 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1212 states and 1273 transitions.
[2023-02-09 00:24:05,266 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1212 states and 1273 transitions.
[2023-02-09 00:24:05,275 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1212 to 1161.
[2023-02-09 00:24:05,277 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1161 states, 925 states have (on average 1.04) internal successors, (962), 907 states have internal predecessors, (962), 121 states have call successors, (121), 121 states have call predecessors, (121), 115 states have return successors, (134), 132 states have call predecessors, (134), 120 states have call successors, (134)
[2023-02-09 00:24:05,279 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1161 states to 1161 states and 1217 transitions.
[2023-02-09 00:24:05,279 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1161 states and 1217 transitions.
[2023-02-09 00:24:05,279 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1161 states and 1217 transitions.
[2023-02-09 00:24:05,279 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-09 00:24:05,279 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1161 states and 1217 transitions.
[2023-02-09 00:24:05,282 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:24:05,282 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:24:05,282 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:24:05,286 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:05,287 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:05,290 INFO  L752   eck$LassoCheckResult]: Stem: 18087#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18240#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 18086#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 18088#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18065#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18833#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18062#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18947#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18513#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 18514#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 18703#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18732#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 18733#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18961#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18957#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18195#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 18196#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18711#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 18822#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18680#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 18681#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18753#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18747#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 18075#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18076#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 18227#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18609#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 18610#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18803#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 18620#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18561#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18562#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18898#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 18275#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 18276#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18797#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 18395#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18396#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18951#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18638#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 18639#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 18651#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 18742#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 18743#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 18789#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 18520#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 18521#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 18584#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 18282#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 18236#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 18237#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 18383#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 18384#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 18552#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 18792#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 18793#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 18824#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 18061#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 18063#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 18324#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 18911#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 18925#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 18125#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 18126#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 18838#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 18602#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 18603#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 18726#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 18597#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 18598#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 18846#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 18751#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 18193#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 18194#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 18486#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 18481#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 18482#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 18678#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 18679#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 18800#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 18826#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 18563#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 18469#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 18470#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 18832#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 18305#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 18306#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 18645#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 18200#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 18201#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 18459#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 18585#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 18586#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 18387#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 18388#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 18780#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 18781#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 18497#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 18498#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 18712#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 18559#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 18560#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 18690#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 18606#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 18380#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 18381#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 18893#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 18424#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 18425#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 18565#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 18856#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 18877#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 18150#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 18151#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 18768#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 18836#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 18114#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 18115#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 18657#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 18658#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 18752#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 18652#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 18653#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 18130#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 18131#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 18152#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 18153#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 18663#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 18376#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 18377#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 18894#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 18435#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 18234#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 18235#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 18269#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 18270#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 18682#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 18624#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 18625#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 18851#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18141#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18142#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18103#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18287#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18029#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18859#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18788#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18210#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 18211#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 18177#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18702#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18487#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 18467#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 18468#L903_T1_init [2723] L903_T1_init-->L904_T1_init: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 18007#L904_T1_init [2912] L904_T1_init-->L904_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18825#L904_T1_init-D81 [3102] L904_T1_init-D81-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18903#parse_udpENTRY_T1_init [3321] parse_udpENTRY_T1_init-->L921_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 18350#L921_T1_init [2382] L921_T1_init-->L922_T1_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 18006#L922_T1_init [2160] L922_T1_init-->L922_T1_init-D123: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18008#L922_T1_init-D123 [2282] L922_T1_init-D123-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18228#parse_paxosENTRY_T1_init [3342] parse_paxosENTRY_T1_init-->L913_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 18084#L913_T1_init [2530] L913_T1_init-->L913_T1_init-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18083#L913_T1_init-D102 [2199] L913_T1_init-D102-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18085#acceptFINAL_T1_init [2354] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18325#acceptEXIT_T1_init >[3669] acceptEXIT_T1_init-->parse_paxosFINAL-D234: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18443#parse_paxosFINAL-D234 [2464] parse_paxosFINAL-D234-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18444#parse_paxosFINAL_T1_init [2878] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18763#parse_paxosEXIT_T1_init >[3467] parse_paxosEXIT_T1_init-->L921-1-D249: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18566#L921-1-D249 [2559] L921-1-D249-->L921-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18567#L921-1_T1_init [3254] L921-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18271#parse_udpEXIT_T1_init >[3527] parse_udpEXIT_T1_init-->L903-1-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18272#L903-1-D225 [2437] L903-1-D225-->L903-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18412#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18176#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18028#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18030#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18569#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18102#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18104#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18761#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18727#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18265#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18264#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18266#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18466#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18508#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18250#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18607#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18608#ingressENTRY_T1_init [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 18646#L810_T1_init [2653] L810_T1_init-->L811_T1_init: Formula: v_hdr.ipv4.valid_30  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_30}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_30}  AuxVars[]  AssignedVars[] 18647#L811_T1_init [2712] L811_T1_init-->L812_T1_init: Formula: v_hdr.paxos.valid_29  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 18078#L812_T1_init [3340] L812_T1_init-->L812_T1_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18924#L812_T1_init-D57 [3149] L812_T1_init-D57-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18077#read_roundENTRY_T1_init [2196] read_roundENTRY_T1_init-->read_roundFINAL_T1_init: Formula: (= (select v_registerRound_0_26 v_hdr.paxos.inst_36) v_meta.paxos_metadata.round_24)  InVars {registerRound_0=v_registerRound_0_26, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24, registerRound_0=v_registerRound_0_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 18079#read_roundFINAL_T1_init [2395] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18356#read_roundEXIT_T1_init >[3447] read_roundEXIT_T1_init-->L812-1-D201: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18357#L812-1-D201 [2488] L812-1-D201-->L812-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18463#L812-1_T1_init [2474] L812-1_T1_init-->L814_T1_init: Formula: (<= v_meta.paxos_metadata.round_18 v_hdr.paxos.rnd_31)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_31, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_31, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[] 18010#L814_T1_init [2601] L814_T1_init-->L814_T1_init-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18009#L814_T1_init-D84 [2161] L814_T1_init-D84-->acceptor_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18011#acceptor_tbl_0.applyENTRY_T1_init [2456] acceptor_tbl_0.applyENTRY_T1_init-->L521_T1_init: Formula: (= v_acceptor_tbl_0.action_run_27 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 18230#L521_T1_init [3156] L521_T1_init-->L521_T1_init-D90: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 18355#L521_T1_init-D90 [2386] L521_T1_init-D90-->handle_1aENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18229#handle_1aENTRY_T1_init [2283] handle_1aENTRY_T1_init-->L582_T1_init: Formula: (= v_hdr.paxos.msgtype_28 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_28}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 18231#L582_T1_init [3264] L582_T1_init-->L584_T1_init: Formula: (= v_hdr.paxos.vrnd_23 (select v_registerVRound_0_23 v_hdr.paxos.inst_34))  InVars {registerVRound_0=v_registerVRound_0_23, hdr.paxos.inst=v_hdr.paxos.inst_34}  OutVars{registerVRound_0=v_registerVRound_0_23, hdr.paxos.inst=v_hdr.paxos.inst_34, hdr.paxos.vrnd=v_hdr.paxos.vrnd_23}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 18748#L584_T1_init [2790] L584_T1_init-->L586_T1_init: Formula: (= (select v_registerValue_0_16 v_hdr.paxos.inst_30) v_hdr.paxos.paxosval_24)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, registerValue_0=v_registerValue_0_16}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_24, hdr.paxos.inst=v_hdr.paxos.inst_30, registerValue_0=v_registerValue_0_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 18749#L586_T1_init [2941] L586_T1_init-->L588_T1_init: Formula: (= v_hdr.paxos.acptid_28 (select v_registerAcceptorID_0_8 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_8}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_8, hdr.paxos.acptid=v_hdr.paxos.acptid_28}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 18705#L588_T1_init [2730] L588_T1_init-->L588_T1_init-D30: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 18706#L588_T1_init-D30 [3013] L588_T1_init-D30-->registerRound_0.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18579#registerRound_0.writeENTRY_T1_init [3331] registerRound_0.writeENTRY_T1_init-->registerRound_0.writeFINAL_T1_init: Formula: (= (store v_registerRound_0_21 v_registerRound_0.write_index_2 v_registerRound_0.write_value_2) v_registerRound_0_20)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_2, registerRound_0=v_registerRound_0_21, registerRound_0.write_value=v_registerRound_0.write_value_2}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_2, registerRound_0=v_registerRound_0_20, registerRound_0.write_value=v_registerRound_0.write_value_2}  AuxVars[]  AssignedVars[registerRound_0] 18935#registerRound_0.writeFINAL_T1_init [3183] registerRound_0.writeFINAL_T1_init-->registerRound_0.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18881#registerRound_0.writeEXIT_T1_init >[3497] registerRound_0.writeEXIT_T1_init-->handle_1aFINAL-D141: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 18819#handle_1aFINAL-D141 [2904] handle_1aFINAL-D141-->handle_1aFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18642#handle_1aFINAL_T1_init [2649] handle_1aFINAL_T1_init-->handle_1aEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18277#handle_1aEXIT_T1_init >[3358] handle_1aEXIT_T1_init-->L530-1-D198: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 18278#L530-1-D198 [2677] L530-1-D198-->L530-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18669#L530-1_T1_init [2681] L530-1_T1_init-->acceptor_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18143#acceptor_tbl_0.applyEXIT_T1_init >[3731] acceptor_tbl_0.applyEXIT_T1_init-->L814-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18144#L814-1-D147 [3068] L814-1-D147-->L814-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18128#L814-1_T1_init [2292] L814-1_T1_init-->L814-1_T1_init-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18251#L814-1_T1_init-D117 [3232] L814-1_T1_init-D117-->transport_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18785#transport_tbl_0.applyENTRY_T1_init [2838] transport_tbl_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_transport_tbl_0.action_run_20 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  AuxVars[]  AssignedVars[] 18336#L996_T1_init [2368] L996_T1_init-->L997_T1_init: Formula: (= v_transport_tbl_0.action_run_21 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_21}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_21}  AuxVars[]  AssignedVars[] 18337#L997_T1_init [2847] L997_T1_init-->L997_T1_init-D63: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 19127#L997_T1_init-D63 [2608] L997_T1_init-D63-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19138#forwardENTRY_T1_init [2182] forwardENTRY_T1_init-->L569_T1_init: Formula: (= v_forward_port_6 v_standard_metadata.egress_spec_27)  InVars {forward_port=v_forward_port_6}  OutVars{forward_port=v_forward_port_6, standard_metadata.egress_spec=v_standard_metadata.egress_spec_27}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19137#L569_T1_init [2664] L569_T1_init-->L570_T1_init: Formula: (= v_forward_port_5 v_standard_metadata.egress_port_27)  InVars {forward_port=v_forward_port_5}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_27, forward_port=v_forward_port_5}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19136#L570_T1_init [3298] L570_T1_init-->L571_T1_init: Formula: v_forward_36  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 19134#L571_T1_init [2946] L571_T1_init-->L572_T1_init: Formula: (= v_forward_mac_dst_2 v_hdr.ethernet.dstAddr_34)  InVars {forward_mac_dst=v_forward_mac_dst_2}  OutVars{forward_mac_dst=v_forward_mac_dst_2, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_34}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19132#L572_T1_init [2877] L572_T1_init-->L573_T1_init: Formula: (= v_hdr.ipv4.dstAddr_32 v_forward_ip_dst_4)  InVars {forward_ip_dst=v_forward_ip_dst_4}  OutVars{forward_ip_dst=v_forward_ip_dst_4, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_32}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 19131#L573_T1_init [2963] L573_T1_init-->forwardFINAL_T1_init: Formula: (= v_hdr.udp.dstPort_30 v_forward_udp_dst_2)  InVars {forward_udp_dst=v_forward_udp_dst_2}  OutVars{forward_udp_dst=v_forward_udp_dst_2, hdr.udp.dstPort=v_hdr.udp.dstPort_30}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 19130#forwardFINAL_T1_init [2575] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19126#forwardEXIT_T1_init >[3520] forwardEXIT_T1_init-->L1000-1-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 19125#L1000-1-D177 [3282] L1000-1-D177-->L1000-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18739#L1000-1_T1_init [2773] L1000-1_T1_init-->transport_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18740#transport_tbl_0.applyEXIT_T1_init >[3634] transport_tbl_0.applyEXIT_T1_init-->L810-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18962#L810-1-D255 [3335] L810-1-D255-->L810-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18604#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18605#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19081#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19076#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19078#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19090#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19101#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19100#place_holder_table_0.applyENTRY_T1_init [2883] place_holder_table_0.applyENTRY_T1_init-->L930_T1_init: Formula: (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 19096#L930_T1_init [2604] L930_T1_init-->L930_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19099#L930_T1_init-D24 [2419] L930_T1_init-D24-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19102#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19095#NoAction_0EXIT_T1_init >[3681] NoAction_0EXIT_T1_init-->L933-1-D180: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19093#L933-1-D180 [3302] L933-1-D180-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19091#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19092#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19084#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19085#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19075#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19077#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18901#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18900#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18902#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18931#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18960#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19104#L846_T1_init [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 18942#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 18550#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 18551#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 18683#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18904#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18910#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 18215#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18112#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18406#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18013#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18252#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18693#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 18370#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 18371#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18912#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 18408#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18409#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18612#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18936#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 18786#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18635#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 18636#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18073#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 18074#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18571#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18120#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 18121#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18744#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 18109#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18110#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 18654#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18796#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 18483#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18484#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18538#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18107#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 18108#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 18774#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18775#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 18842#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18596#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18100#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18101#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 18212#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 18213#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 18616#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 18617#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 18695#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 18696#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 18700#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 18655#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 18012#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 18014#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 18260#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 18261#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 18694#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 18525#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 18526#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 18527#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 18528#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 18760#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 18590#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 18241#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 18242#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 18641#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 18033#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 18034#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 18327#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 18328#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 18858#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 18854#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 18855#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 18581#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 18582#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 18869#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 18852#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 18067#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 18068#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 18601#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 18920#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 18422#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 18423#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 18776#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 18499#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 18500#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 18623#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 18506#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 18507#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 18649#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 18650#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 18777#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 18267#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 18268#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 18627#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 18593#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 18202#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 18203#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 18691#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 18692#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 18730#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 18731#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 18339#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 18340#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 18933#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 18534#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 18535#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 18684#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 18685#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 18457#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 18458#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 18941#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 18889#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 18860#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 18861#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 18441#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 18442#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 18716#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 18715#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 18321#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 18322#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 18542#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 18171#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 18172#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 18643#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 18048#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 18049#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 18944#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 18888#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 18771#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 18417#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 18418#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 18577#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 18578#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 18890#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 18805#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 18806#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 18946#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 18916#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 18135#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 18136#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 18465#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 18439#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 18440#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18907#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18908#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18492#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18493#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18159#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18587#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18754#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18686#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 18687#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 18158#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18160#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18391#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 18769#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 18564#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 18299#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18899#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18952#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 18818#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 18191#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18300#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18778#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 18164#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18192#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18405#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18163#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18165#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18532#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18533#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18713#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18714#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18929#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18930#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18523#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18524#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18659#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18295#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18296#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18676#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18823#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18699#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18111#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18113#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18421#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18879#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18880#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18400#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18167#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18341#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18428#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 18429#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 18478#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 18094#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18220#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18221#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 18347#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18093#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18095#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18840#L812-1_T0_S2 [2952] L812-1_T0_S2-->L814_T0_S2: Formula: (<= v_meta.paxos_metadata.round_22 v_hdr.paxos.rnd_35)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  AuxVars[]  AssignedVars[] 18343#L814_T0_S2 [3017] L814_T0_S2-->L814_T0_S2-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18865#L814_T0_S2-D83 [3157] L814_T0_S2-D83-->acceptor_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18812#acceptor_tbl_0.applyENTRY_T0_S2 [2885] acceptor_tbl_0.applyENTRY_T0_S2-->L521_T0_S2: Formula: (= v_acceptor_tbl_0.action_run_31 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  AuxVars[]  AssignedVars[] 18081#L521_T0_S2 [2778] L521_T0_S2-->L521_T0_S2-D89: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 18745#L521_T0_S2-D89 [3265] L521_T0_S2-D89-->handle_1aENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18243#handle_1aENTRY_T0_S2 [2290] handle_1aENTRY_T0_S2-->L582_T0_S2: Formula: (= v_hdr.paxos.msgtype_29 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_29}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 18244#L582_T0_S2 [2390] L582_T0_S2-->L584_T0_S2: Formula: (= v_hdr.paxos.vrnd_24 (select v_registerVRound_0_24 v_hdr.paxos.inst_35))  InVars {registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35, hdr.paxos.vrnd=v_hdr.paxos.vrnd_24}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 18360#L584_T0_S2 [3322] L584_T0_S2-->L586_T0_S2: Formula: (= (select v_registerValue_0_17 v_hdr.paxos.inst_31) v_hdr.paxos.paxosval_25)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_25, hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 18886#L586_T0_S2 [3059] L586_T0_S2-->L588_T0_S2: Formula: (= v_hdr.paxos.acptid_29 (select v_registerAcceptorID_0_9 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_9}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_9, hdr.paxos.acptid=v_hdr.paxos.acptid_29}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 18080#L588_T0_S2 [2198] L588_T0_S2-->L588_T0_S2-D29: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 18082#L588_T0_S2-D29 [2738] L588_T0_S2-D29-->registerRound_0.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18373#registerRound_0.writeENTRY_T0_S2 [2902] registerRound_0.writeENTRY_T0_S2-->registerRound_0.writeFINAL_T0_S2: Formula: (= (store v_registerRound_0_25 v_registerRound_0.write_index_4 v_registerRound_0.write_value_4) v_registerRound_0_24)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_25, registerRound_0.write_value=v_registerRound_0.write_value_4}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_24, registerRound_0.write_value=v_registerRound_0.write_value_4}  AuxVars[]  AssignedVars[registerRound_0] 18787#registerRound_0.writeFINAL_T0_S2 [2840] registerRound_0.writeFINAL_T0_S2-->registerRound_0.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18309#registerRound_0.writeEXIT_T0_S2 >[3673] registerRound_0.writeEXIT_T0_S2-->handle_1aFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 18312#handle_1aFINAL-D140 [2626] handle_1aFINAL-D140-->handle_1aFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18628#handle_1aFINAL_T0_S2 [2857] handle_1aFINAL_T0_S2-->handle_1aEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18471#handle_1aEXIT_T0_S2 >[3665] handle_1aEXIT_T0_S2-->L530-1-D197: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 18472#L530-1-D197 [2756] L530-1-D197-->L530-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18728#L530-1_T0_S2 [2951] L530-1_T0_S2-->acceptor_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19018#acceptor_tbl_0.applyEXIT_T0_S2 >[3676] acceptor_tbl_0.applyEXIT_T0_S2-->L814-1-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19014#L814-1-D146 [2496] L814-1-D146-->L814-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18516#L814-1_T0_S2 [3109] L814-1_T0_S2-->L814-1_T0_S2-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19012#L814-1_T0_S2-D116 [3269] L814-1_T0_S2-D116-->transport_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19033#transport_tbl_0.applyENTRY_T0_S2 [3143] transport_tbl_0.applyENTRY_T0_S2-->L996_T0_S2: Formula: (not (= v_transport_tbl_0.action_run_24 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_24}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_24}  AuxVars[]  AssignedVars[] 19032#L996_T0_S2 [3085] L996_T0_S2-->L997_T0_S2: Formula: (= v_transport_tbl_0.action_run_17 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  AuxVars[]  AssignedVars[] 19030#L997_T0_S2 [3037] L997_T0_S2-->L997_T0_S2-D62: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 19031#L997_T0_S2-D62 [2252] L997_T0_S2-D62-->forwardENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19042#forwardENTRY_T0_S2 [2295] forwardENTRY_T0_S2-->L569_T0_S2: Formula: (= v_forward_port_8 v_standard_metadata.egress_spec_28)  InVars {forward_port=v_forward_port_8}  OutVars{forward_port=v_forward_port_8, standard_metadata.egress_spec=v_standard_metadata.egress_spec_28}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19041#L569_T0_S2 [2334] L569_T0_S2-->L570_T0_S2: Formula: (= v_forward_port_7 v_standard_metadata.egress_port_28)  InVars {forward_port=v_forward_port_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_28, forward_port=v_forward_port_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19040#L570_T0_S2 [2218] L570_T0_S2-->L571_T0_S2: Formula: v_forward_35  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 19039#L571_T0_S2 [2928] L571_T0_S2-->L572_T0_S2: Formula: (= v_forward_mac_dst_4 v_hdr.ethernet.dstAddr_36)  InVars {forward_mac_dst=v_forward_mac_dst_4}  OutVars{forward_mac_dst=v_forward_mac_dst_4, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_36}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19036#L572_T0_S2 [2393] L572_T0_S2-->L573_T0_S2: Formula: (= v_hdr.ipv4.dstAddr_30 v_forward_ip_dst_2)  InVars {forward_ip_dst=v_forward_ip_dst_2}  OutVars{forward_ip_dst=v_forward_ip_dst_2, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_30}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 19035#L573_T0_S2 [2766] L573_T0_S2-->forwardFINAL_T0_S2: Formula: (= v_hdr.udp.dstPort_32 v_forward_udp_dst_4)  InVars {forward_udp_dst=v_forward_udp_dst_4}  OutVars{forward_udp_dst=v_forward_udp_dst_4, hdr.udp.dstPort=v_hdr.udp.dstPort_32}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 19034#forwardFINAL_T0_S2 [3046] forwardFINAL_T0_S2-->forwardEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19029#forwardEXIT_T0_S2 >[3622] forwardEXIT_T0_S2-->L1000-1-D176: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 19027#L1000-1-D176 [3010] L1000-1-D176-->L1000-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19022#L1000-1_T0_S2 [2774] L1000-1_T0_S2-->transport_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19011#transport_tbl_0.applyEXIT_T0_S2 >[3492] transport_tbl_0.applyEXIT_T0_S2-->L810-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19009#L810-1-D254 [2243] L810-1-D254-->L810-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19008#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19007#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19006#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19003#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19004#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19016#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19017#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19028#place_holder_table_0.applyENTRY_T0_S2 [2520] place_holder_table_0.applyENTRY_T0_S2-->L930_T0_S2: Formula: (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 19024#L930_T0_S2 [2750] L930_T0_S2-->L930_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19026#L930_T0_S2-D23 [3198] L930_T0_S2-D23-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19037#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19023#NoAction_0EXIT_T0_S2 >[3390] NoAction_0EXIT_T0_S2-->L933-1-D179: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19021#L933-1-D179 [2394] L933-1-D179-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19019#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19015#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19013#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19010#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19002#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19001#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18999#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19000#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19005#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18998#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18997#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18996#L846_T0_S2 [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 18995#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 18994#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 18993#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 18992#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18991#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18990#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 18708#L860-1_accept_S3 
[2023-02-09 00:24:05,292 INFO  L754   eck$LassoCheckResult]: Loop: 18708#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18156#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18178#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18001#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18173#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18174#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 18189#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 18190#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18488#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 18489#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18098#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18099#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18216#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 18217#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18750#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 18799#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18857#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 18829#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18518#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18519#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 18629#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18630#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 18545#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18546#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 18105#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18106#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 18779#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18891#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18433#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18434#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 18154#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 18069#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18070#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 18449#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18450#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18821#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18734#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 18735#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 18307#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 18308#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 18273#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 18274#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 18320#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 18541#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 18385#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 18386#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 18820#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 18000#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 18002#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 18225#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 18226#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 18348#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 18349#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 18794#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 18849#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 18850#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 18316#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 18317#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 18543#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 18544#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 18283#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 18284#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 18913#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 18791#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 18398#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 18399#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 18575#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 18938#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 18939#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 18934#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 18614#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 18615#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 18814#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 18389#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 18390#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 18254#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 18255#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 18927#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 18932#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 18688#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 18689#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 18637#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 18256#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 18257#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 18023#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 18024#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 18089#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 18090#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 18161#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 18162#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 18522#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 18660#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 18868#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 18736#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 18091#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 18092#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 18479#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 18480#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 18867#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 18875#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 18876#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 18895#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 18667#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 18591#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 18592#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 18430#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 18431#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 18363#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 18330#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 18331#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 18238#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 18239#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 18831#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 18905#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 18906#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 18815#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 18764#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 18765#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 18892#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 18827#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 18828#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 18451#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 18452#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 18262#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 18263#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 18553#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 18802#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 18882#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 18863#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 18755#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 18756#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 18872#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 18873#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 18632#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 18145#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 18146#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 18285#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18286#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18782#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18148#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18572#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18133#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18291#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18292#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18950#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 18132#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 18134#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18885#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18334#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 18335#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 18549#L903_accept_S3 [2540] L903_accept_S3-->L904_accept_S3: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 18051#L904_accept_S3 [2646] L904_accept_S3-->L904_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18631#L904_accept_S3-D79 [2629] L904_accept_S3-D79-->parse_udpENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18050#parse_udpENTRY_accept_S3 [2178] parse_udpENTRY_accept_S3-->L921_accept_S3: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 18052#L921_accept_S3 [3014] L921_accept_S3-->L922_accept_S3: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 18004#L922_accept_S3 [2732] L922_accept_S3-->L922_accept_S3-D121: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18018#L922_accept_S3-D121 [2164] L922_accept_S3-D121-->parse_paxosENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18019#parse_paxosENTRY_accept_S3 [3110] parse_paxosENTRY_accept_S3-->L913_accept_S3: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 18415#L913_accept_S3 [3151] L913_accept_S3-->L913_accept_S3-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18926#L913_accept_S3-D100 [3312] L913_accept_S3-D100-->acceptFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18953#acceptFINAL_accept_S3 [3255] acceptFINAL_accept_S3-->acceptEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18414#acceptEXIT_accept_S3 >[3449] acceptEXIT_accept_S3-->parse_paxosFINAL-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18416#parse_paxosFINAL-D232 [2560] parse_paxosFINAL-D232-->parse_paxosFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18568#parse_paxosFINAL_accept_S3 [3301] parse_paxosFINAL_accept_S3-->parse_paxosEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18003#parse_paxosEXIT_accept_S3 >[3651] parse_paxosEXIT_accept_S3-->L921-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18005#L921-1-D247 [2747] L921-1-D247-->L921-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18621#L921-1_accept_S3 [2619] L921-1_accept_S3-->parse_udpEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18622#parse_udpEXIT_accept_S3 >[3581] parse_udpEXIT_accept_S3-->L903-1-D223: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18843#L903-1-D223 [2958] L903-1-D223-->L903-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18844#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18485#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18393#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18394#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18626#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18762#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18509#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18147#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18149#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18476#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18475#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18477#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18661#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18725#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18026#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18382#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18555#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 18917#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 18207#L811_accept_S3 [2262] L811_accept_S3-->L812_accept_S3: Formula: v_hdr.paxos.valid_33  InVars {hdr.paxos.valid=v_hdr.paxos.valid_33}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_33}  AuxVars[]  AssignedVars[] 18071#L812_accept_S3 [2190] L812_accept_S3-->L812_accept_S3-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18072#L812_accept_S3-D55 [2409] L812_accept_S3-D55-->read_roundENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18314#read_roundENTRY_accept_S3 [2343] read_roundENTRY_accept_S3-->read_roundFINAL_accept_S3: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_38) v_meta.paxos_metadata.round_26)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, meta.paxos_metadata.round=v_meta.paxos_metadata.round_26, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 18315#read_roundFINAL_accept_S3 [3108] read_roundFINAL_accept_S3-->read_roundEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18870#read_roundEXIT_accept_S3 >[3638] read_roundEXIT_accept_S3-->L812-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18025#L812-1-D199 [2166] L812-1-D199-->L812-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18027#L812-1_accept_S3 [2329] L812-1_accept_S3-->L810-1_accept_S3: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 18301#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18928#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18817#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18359#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18358#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18246#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18461#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18462#place_holder_table_0.applyENTRY_accept_S3 [3307] place_holder_table_0.applyENTRY_accept_S3-->L933_accept_S3: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 18245#L933_accept_S3 [2289] L933_accept_S3-->L933_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18247#L933_accept_S3-D73 [2580] L933_accept_S3-D73-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18583#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18453#NoAction_0EXIT_accept_S3 >[3395] NoAction_0EXIT_accept_S3-->L933-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18456#L933-1-D181 [2977] L933-1-D181-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18671#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18795#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18871#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18633#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18634#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18175#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18155#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18157#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18666#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18232#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18233#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18848#L846_accept_S3 [3261] L846_accept_S3-->L848_accept_S3: Formula: (not v_forward_25)  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 18954#L848_accept_S3 [3313] L848_accept_S3-->L847-1_accept_S3: Formula: v_drop_72  InVars {}  OutVars{drop=v_drop_72}  AuxVars[]  AssignedVars[drop] 18958#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 18809#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 18810#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 18280#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18281#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18707#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 18708#L860-1_accept_S3 
[2023-02-09 00:24:05,292 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:24:05,292 INFO  L85        PathProgramCache]: Analyzing trace with hash 1079815105, now seen corresponding path program 1 times
[2023-02-09 00:24:05,292 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:24:05,293 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [467246794]
[2023-02-09 00:24:05,293 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:05,293 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:24:05,396 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,579 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:05,594 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,697 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:05,702 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:05,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,733 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:05,734 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,743 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:05,744 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,753 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:05,754 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,761 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:05,761 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,763 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:05,763 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,764 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:05,765 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,781 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:05,785 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,796 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:05,797 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,806 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:05,809 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,820 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:05,821 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,830 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:05,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,848 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:05,850 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,860 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:05,861 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,863 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 235
[2023-02-09 00:24:05,864 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,865 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:05,865 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,866 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:05,866 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,867 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 251
[2023-02-09 00:24:05,868 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,870 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 269
[2023-02-09 00:24:05,889 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,965 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:05,975 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,986 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:05,988 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,990 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:05,991 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,993 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:05,994 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,995 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:05,995 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,996 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:05,997 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,998 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:05,998 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:05,999 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:06,000 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,002 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:06,006 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,030 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:06,031 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,040 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:06,042 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,044 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:06,045 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,047 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:06,048 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:06,051 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,053 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:06,054 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,056 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 235
[2023-02-09 00:24:06,057 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:06,058 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,059 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:06,059 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,059 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 251
[2023-02-09 00:24:06,060 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:06,062 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-09 00:24:06,062 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:24:06,062 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [467246794]
[2023-02-09 00:24:06,062 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [467246794] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-09 00:24:06,062 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-09 00:24:06,062 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [27] imperfect sequences [] total 27
[2023-02-09 00:24:06,062 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1270183000]
[2023-02-09 00:24:06,062 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-09 00:24:06,063 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:24:06,063 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:24:06,063 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 28 interpolants.
[2023-02-09 00:24:06,063 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=103, Invalid=653, Unknown=0, NotChecked=0, Total=756
[2023-02-09 00:24:06,063 INFO  L87              Difference]: Start difference. First operand 1161 states and 1217 transitions. cyclomatic complexity: 59 Second operand  has 28 states, 26 states have (on average 17.384615384615383) internal successors, (452), 14 states have internal predecessors, (452), 6 states have call successors, (41), 15 states have call predecessors, (41), 7 states have return successors, (40), 7 states have call predecessors, (40), 6 states have call successors, (40)
[2023-02-09 00:24:14,553 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:24:14,553 INFO  L93              Difference]: Finished difference Result 2947 states and 3120 transitions.
[2023-02-09 00:24:14,553 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 147 states. 
[2023-02-09 00:24:14,554 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2947 states and 3120 transitions.
[2023-02-09 00:24:14,560 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-09 00:24:14,571 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2947 states to 2947 states and 3120 transitions.
[2023-02-09 00:24:14,572 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 582
[2023-02-09 00:24:14,572 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 582
[2023-02-09 00:24:14,572 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2947 states and 3120 transitions.
[2023-02-09 00:24:14,575 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:24:14,575 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2947 states and 3120 transitions.
[2023-02-09 00:24:14,576 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2947 states and 3120 transitions.
[2023-02-09 00:24:14,591 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2947 to 1163.
[2023-02-09 00:24:14,591 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1163 states, 926 states have (on average 1.0399568034557236) internal successors, (963), 909 states have internal predecessors, (963), 122 states have call successors, (122), 121 states have call predecessors, (122), 115 states have return successors, (136), 132 states have call predecessors, (136), 121 states have call successors, (136)
[2023-02-09 00:24:14,593 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1163 states to 1163 states and 1221 transitions.
[2023-02-09 00:24:14,593 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1163 states and 1221 transitions.
[2023-02-09 00:24:14,593 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1163 states and 1221 transitions.
[2023-02-09 00:24:14,593 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-09 00:24:14,593 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1163 states and 1221 transitions.
[2023-02-09 00:24:14,595 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:24:14,595 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:24:14,596 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:24:14,599 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:14,600 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:14,608 INFO  L752   eck$LassoCheckResult]: Stem: 23886#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24040#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 23885#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 23887#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23864#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24632#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23861#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24742#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24312#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 24313#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 24505#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 24533#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 24534#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24758#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24754#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 23995#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 23996#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 24513#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 24621#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 24482#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 24483#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24554#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 24548#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 23874#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 23875#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 24027#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 24406#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 24407#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 24601#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 24419#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 24359#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 24360#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 24698#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 24075#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 24076#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24595#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 24194#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 24195#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 24748#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 24438#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 24439#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 24451#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 24543#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 24544#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 24588#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 24318#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 24319#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 24382#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 24082#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 24036#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 24037#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 24182#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 24183#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 24350#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 24590#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 24591#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 24623#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 23860#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 23862#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 24124#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 24710#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24722#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 23925#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 23926#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 24637#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 24400#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 24401#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 24527#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 24395#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 24396#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 24644#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 24552#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 23993#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 23994#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 24285#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 24280#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 24281#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 24480#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 24481#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 24598#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 24625#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 24361#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 24268#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 24269#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 24631#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 24105#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 24106#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 24445#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 24000#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 24001#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 24258#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 24383#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 24384#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 24186#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 24187#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 24579#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 24580#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 24296#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 24297#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 24514#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 24357#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 24358#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 24492#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 24403#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 24179#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 24180#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 24694#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 24223#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 24224#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 24363#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 24654#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 24677#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 23950#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 23951#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 24568#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 24635#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 23914#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 23915#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 24457#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 24458#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 24553#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 24452#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 24453#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 23930#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 23931#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 23952#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 23953#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 24463#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 24175#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 24176#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 24695#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 24234#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 24034#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 24035#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 24069#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 24070#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 24484#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 24423#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 24424#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 24649#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23941#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23942#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23902#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24087#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23828#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24657#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24587#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24010#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 24011#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 23977#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24504#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24286#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24266#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 24267#L903_T1_init [2723] L903_T1_init-->L904_T1_init: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 23806#L904_T1_init [2912] L904_T1_init-->L904_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24624#L904_T1_init-D81 [3102] L904_T1_init-D81-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24703#parse_udpENTRY_T1_init [3321] parse_udpENTRY_T1_init-->L921_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 24149#L921_T1_init [2382] L921_T1_init-->L922_T1_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 23805#L922_T1_init [2160] L922_T1_init-->L922_T1_init-D123: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23807#L922_T1_init-D123 [2282] L922_T1_init-D123-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24028#parse_paxosENTRY_T1_init [3342] parse_paxosENTRY_T1_init-->L913_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 23883#L913_T1_init [2530] L913_T1_init-->L913_T1_init-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23882#L913_T1_init-D102 [2199] L913_T1_init-D102-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23884#acceptFINAL_T1_init [2354] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24125#acceptEXIT_T1_init >[3669] acceptEXIT_T1_init-->parse_paxosFINAL-D234: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24242#parse_paxosFINAL-D234 [2464] parse_paxosFINAL-D234-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24243#parse_paxosFINAL_T1_init [2878] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24563#parse_paxosEXIT_T1_init >[3467] parse_paxosEXIT_T1_init-->L921-1-D249: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24364#L921-1-D249 [2559] L921-1-D249-->L921-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24365#L921-1_T1_init [3254] L921-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24071#parse_udpEXIT_T1_init >[3527] parse_udpEXIT_T1_init-->L903-1-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24072#L903-1-D225 [2437] L903-1-D225-->L903-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24211#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23976#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23827#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23829#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24367#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23901#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23903#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24561#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24528#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24065#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24064#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24066#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24265#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24307#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24050#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24404#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24405#ingressENTRY_T1_init [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 24446#L810_T1_init [2653] L810_T1_init-->L811_T1_init: Formula: v_hdr.ipv4.valid_30  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_30}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_30}  AuxVars[]  AssignedVars[] 24447#L811_T1_init [2712] L811_T1_init-->L812_T1_init: Formula: v_hdr.paxos.valid_29  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 23877#L812_T1_init [3340] L812_T1_init-->L812_T1_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24721#L812_T1_init-D57 [3149] L812_T1_init-D57-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23876#read_roundENTRY_T1_init [2196] read_roundENTRY_T1_init-->read_roundFINAL_T1_init: Formula: (= (select v_registerRound_0_26 v_hdr.paxos.inst_36) v_meta.paxos_metadata.round_24)  InVars {registerRound_0=v_registerRound_0_26, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24, registerRound_0=v_registerRound_0_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 23878#read_roundFINAL_T1_init [2395] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24155#read_roundEXIT_T1_init >[3447] read_roundEXIT_T1_init-->L812-1-D201: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24156#L812-1-D201 [2488] L812-1-D201-->L812-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24262#L812-1_T1_init [2474] L812-1_T1_init-->L814_T1_init: Formula: (<= v_meta.paxos_metadata.round_18 v_hdr.paxos.rnd_31)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_31, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_31, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[] 23809#L814_T1_init [2601] L814_T1_init-->L814_T1_init-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23808#L814_T1_init-D84 [2161] L814_T1_init-D84-->acceptor_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23810#acceptor_tbl_0.applyENTRY_T1_init [2456] acceptor_tbl_0.applyENTRY_T1_init-->L521_T1_init: Formula: (= v_acceptor_tbl_0.action_run_27 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 24030#L521_T1_init [3156] L521_T1_init-->L521_T1_init-D90: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 24154#L521_T1_init-D90 [2386] L521_T1_init-D90-->handle_1aENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24029#handle_1aENTRY_T1_init [2283] handle_1aENTRY_T1_init-->L582_T1_init: Formula: (= v_hdr.paxos.msgtype_28 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_28}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 24031#L582_T1_init [3264] L582_T1_init-->L584_T1_init: Formula: (= v_hdr.paxos.vrnd_23 (select v_registerVRound_0_23 v_hdr.paxos.inst_34))  InVars {registerVRound_0=v_registerVRound_0_23, hdr.paxos.inst=v_hdr.paxos.inst_34}  OutVars{registerVRound_0=v_registerVRound_0_23, hdr.paxos.inst=v_hdr.paxos.inst_34, hdr.paxos.vrnd=v_hdr.paxos.vrnd_23}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 24549#L584_T1_init [2790] L584_T1_init-->L586_T1_init: Formula: (= (select v_registerValue_0_16 v_hdr.paxos.inst_30) v_hdr.paxos.paxosval_24)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, registerValue_0=v_registerValue_0_16}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_24, hdr.paxos.inst=v_hdr.paxos.inst_30, registerValue_0=v_registerValue_0_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 24550#L586_T1_init [2941] L586_T1_init-->L588_T1_init: Formula: (= v_hdr.paxos.acptid_28 (select v_registerAcceptorID_0_8 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_8}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_8, hdr.paxos.acptid=v_hdr.paxos.acptid_28}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 24507#L588_T1_init [2730] L588_T1_init-->L588_T1_init-D30: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 24508#L588_T1_init-D30 [3013] L588_T1_init-D30-->registerRound_0.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24377#registerRound_0.writeENTRY_T1_init [3331] registerRound_0.writeENTRY_T1_init-->registerRound_0.writeFINAL_T1_init: Formula: (= (store v_registerRound_0_21 v_registerRound_0.write_index_2 v_registerRound_0.write_value_2) v_registerRound_0_20)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_2, registerRound_0=v_registerRound_0_21, registerRound_0.write_value=v_registerRound_0.write_value_2}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_2, registerRound_0=v_registerRound_0_20, registerRound_0.write_value=v_registerRound_0.write_value_2}  AuxVars[]  AssignedVars[registerRound_0] 24731#registerRound_0.writeFINAL_T1_init [3183] registerRound_0.writeFINAL_T1_init-->registerRound_0.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24681#registerRound_0.writeEXIT_T1_init >[3497] registerRound_0.writeEXIT_T1_init-->handle_1aFINAL-D141: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 24618#handle_1aFINAL-D141 [2904] handle_1aFINAL-D141-->handle_1aFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24442#handle_1aFINAL_T1_init [2649] handle_1aFINAL_T1_init-->handle_1aEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24077#handle_1aEXIT_T1_init >[3358] handle_1aEXIT_T1_init-->L530-1-D198: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 24078#L530-1-D198 [2677] L530-1-D198-->L530-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24471#L530-1_T1_init [2681] L530-1_T1_init-->acceptor_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23943#acceptor_tbl_0.applyEXIT_T1_init >[3731] acceptor_tbl_0.applyEXIT_T1_init-->L814-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23944#L814-1-D147 [3068] L814-1-D147-->L814-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24852#L814-1_T1_init [2292] L814-1_T1_init-->L814-1_T1_init-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24853#L814-1_T1_init-D117 [3232] L814-1_T1_init-D117-->transport_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24863#transport_tbl_0.applyENTRY_T1_init [2838] transport_tbl_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_transport_tbl_0.action_run_20 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  AuxVars[]  AssignedVars[] 24860#L996_T1_init [2368] L996_T1_init-->L997_T1_init: Formula: (= v_transport_tbl_0.action_run_21 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_21}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_21}  AuxVars[]  AssignedVars[] 24857#L997_T1_init [2847] L997_T1_init-->L997_T1_init-D63: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 24858#L997_T1_init-D63 [2608] L997_T1_init-D63-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24869#forwardENTRY_T1_init [2182] forwardENTRY_T1_init-->L569_T1_init: Formula: (= v_forward_port_6 v_standard_metadata.egress_spec_27)  InVars {forward_port=v_forward_port_6}  OutVars{forward_port=v_forward_port_6, standard_metadata.egress_spec=v_standard_metadata.egress_spec_27}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24868#L569_T1_init [2664] L569_T1_init-->L570_T1_init: Formula: (= v_forward_port_5 v_standard_metadata.egress_port_27)  InVars {forward_port=v_forward_port_5}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_27, forward_port=v_forward_port_5}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24867#L570_T1_init [3298] L570_T1_init-->L571_T1_init: Formula: v_forward_36  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 24866#L571_T1_init [2946] L571_T1_init-->L572_T1_init: Formula: (= v_forward_mac_dst_2 v_hdr.ethernet.dstAddr_34)  InVars {forward_mac_dst=v_forward_mac_dst_2}  OutVars{forward_mac_dst=v_forward_mac_dst_2, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_34}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 24865#L572_T1_init [2877] L572_T1_init-->L573_T1_init: Formula: (= v_hdr.ipv4.dstAddr_32 v_forward_ip_dst_4)  InVars {forward_ip_dst=v_forward_ip_dst_4}  OutVars{forward_ip_dst=v_forward_ip_dst_4, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_32}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 24862#L573_T1_init [2963] L573_T1_init-->forwardFINAL_T1_init: Formula: (= v_hdr.udp.dstPort_30 v_forward_udp_dst_2)  InVars {forward_udp_dst=v_forward_udp_dst_2}  OutVars{forward_udp_dst=v_forward_udp_dst_2, hdr.udp.dstPort=v_hdr.udp.dstPort_30}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 24859#forwardFINAL_T1_init [2575] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24856#forwardEXIT_T1_init >[3520] forwardEXIT_T1_init-->L1000-1-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 24855#L1000-1-D177 [3282] L1000-1-D177-->L1000-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24854#L1000-1_T1_init [2773] L1000-1_T1_init-->transport_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24851#transport_tbl_0.applyEXIT_T1_init >[3634] transport_tbl_0.applyEXIT_T1_init-->L810-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24850#L810-1-D255 [3335] L810-1-D255-->L810-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24849#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24848#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24847#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24830#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24831#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24835#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24836#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24846#place_holder_table_0.applyENTRY_T1_init [2883] place_holder_table_0.applyENTRY_T1_init-->L930_T1_init: Formula: (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 24841#L930_T1_init [2604] L930_T1_init-->L930_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24843#L930_T1_init-D24 [2419] L930_T1_init-D24-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24845#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24840#NoAction_0EXIT_T1_init >[3681] NoAction_0EXIT_T1_init-->L933-1-D180: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24838#L933-1-D180 [3302] L933-1-D180-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24837#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24834#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24833#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24832#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24829#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24828#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24825#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24826#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24827#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24824#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24823#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24822#L846_T1_init [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 24821#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 24820#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 24819#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 24818#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24817#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24816#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 24434#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23913#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24205#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23812#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24052#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24495#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 24169#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 24170#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 24711#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 24207#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24208#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24409#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 24732#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 24585#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 24435#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 24436#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 23872#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 23873#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24369#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 23920#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 23921#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 24545#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 23908#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 23909#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 24454#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 24594#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 24282#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 24283#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 24336#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 23906#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 23907#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 24573#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24574#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 24640#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 24394#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 23899#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 23900#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 24012#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 24013#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 24413#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 24414#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 24497#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 24498#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 24502#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 24455#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 23811#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 23813#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 24060#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 24061#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 24496#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 24323#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 24324#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 24325#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 24326#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 24560#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 24388#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 24041#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 24042#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24441#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 23832#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 23833#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 24127#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 24128#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 24656#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 24652#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 24653#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 24379#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 24380#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 24669#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 24650#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 23866#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 23867#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 24399#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 24718#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 24221#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 24222#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 24575#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 24298#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 24299#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 24422#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 24305#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 24306#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 24449#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 24450#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 24576#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 24067#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 24068#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 24426#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 24391#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 24002#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 24003#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 24493#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 24494#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 24531#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 24532#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 24138#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 24139#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 24729#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 24332#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 24333#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 24486#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 24487#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 24256#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 24257#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 24736#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 24689#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 24658#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 24659#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 24240#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 24241#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 24518#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 24517#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 24121#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 24122#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 24340#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 23971#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 23972#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 24443#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 23847#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 23848#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 24739#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 24688#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 24571#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 24216#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 24217#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 24375#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 24376#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 24690#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 24604#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 24605#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 24741#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 24715#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 23935#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 23936#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 24264#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 24238#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 24239#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24707#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24708#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24291#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24292#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23959#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24385#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24555#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24488#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 24489#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 23958#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23960#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24190#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24569#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 24362#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 24099#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24700#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24749#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 24617#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 23991#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24100#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24577#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 23964#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23992#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24204#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23963#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23965#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24330#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24331#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24515#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24516#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24725#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24726#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24321#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24322#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24459#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24095#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24096#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24477#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24622#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24501#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23910#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23912#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24220#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24679#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24680#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24199#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23967#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24140#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24227#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 24228#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 24277#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 23893#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24020#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24021#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 24146#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23892#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23894#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24639#L812-1_T0_S2 [2953] L812-1_T0_S2-->L810-1_T0_S2: Formula: (not (<= v_meta.paxos_metadata.round_23 v_hdr.paxos.rnd_36))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  AuxVars[]  AssignedVars[] 23968#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24519#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24520#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23853#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24235#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23982#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24684#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24327#place_holder_table_0.applyENTRY_T0_S2 [2520] place_holder_table_0.applyENTRY_T0_S2-->L930_T0_S2: Formula: (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 24328#L930_T0_S2 [2750] L930_T0_S2-->L930_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24525#L930_T0_S2-D23 [3198] L930_T0_S2-D23-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24523#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24524#NoAction_0EXIT_T0_S2 >[3390] NoAction_0EXIT_T0_S2-->L933-1-D179: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24165#L933-1-D179 [2394] L933-1-D179-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24019#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23981#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23983#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23852#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23854#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24093#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24094#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24596#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24521#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24522#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24572#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24160#L846_T0_S2 [2391] L846_T0_S2-->L848_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 24161#L848_T0_S2 [2669] L848_T0_S2-->L847-1_T0_S2: Formula: v_drop_74  InVars {}  OutVars{drop=v_drop_74}  AuxVars[]  AssignedVars[drop] 24462#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 24678#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 24166#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 24167#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24206#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24014#L860-1-D191 [2272] L860-1-D191-->L860-1_T0_S2: Formula: (and v__p4ltl_2_12 v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_23) v_hdr.paxos.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_12, hdr.ipv4.valid=v_hdr.ipv4.valid_26, hdr.paxos.valid=v_hdr.paxos.valid_27, hdr.arp.valid=v_hdr.arp.valid_23}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ipv4.valid=v_hdr.ipv4.valid_26, hdr.paxos.valid=v_hdr.paxos.valid_27, hdr.arp.valid=v_hdr.arp.valid_23}  AuxVars[]  AssignedVars[] 24015#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23911#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24205#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23812#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24052#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24495#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 24169#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 24170#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 24711#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 24207#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24208#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24409#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 24732#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 24585#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 24435#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 24436#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 23872#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 23873#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24369#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 23920#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 23921#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 24545#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 23908#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 23909#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 24454#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 24594#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 24282#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 24283#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 24336#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 23906#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 23907#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 24573#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24574#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 24640#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 24394#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 23899#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 23900#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 24012#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 24013#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 24413#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 24414#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 24497#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 24498#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 24502#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 24455#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 23811#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 23813#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 24060#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 24061#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 24496#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 24323#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 24324#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 24325#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 24326#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 24560#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 24388#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 24041#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 24042#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24441#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 23832#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 23833#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 24127#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 24128#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 24656#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 24652#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 24653#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 24379#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 24380#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 24669#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 24650#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 23866#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 23867#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 24399#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 24718#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 24221#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 24222#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 24575#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 24298#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 24299#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 24422#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 24305#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 24306#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 24449#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 24450#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 24576#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 24067#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 24068#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 24426#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 24391#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 24002#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 24003#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 24493#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 24494#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 24531#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 24532#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 24138#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 24139#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 24729#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 24332#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 24333#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 24486#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 24487#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 24256#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 24257#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 24736#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 24689#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 24658#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 24659#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 24240#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 24241#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 24518#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 24517#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 24121#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 24122#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 24340#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 23971#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 23972#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 24443#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 23847#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 23848#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 24739#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 24688#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 24571#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 24216#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 24217#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 24375#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 24376#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 24690#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 24604#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 24605#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 24741#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 24715#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 23935#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 23936#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 24264#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 24238#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 24239#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24707#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24708#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24291#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24292#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23959#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24385#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24555#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24488#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 24489#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 23958#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23960#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24190#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24569#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 24362#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 24099#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24700#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24749#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 24617#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 23991#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24100#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24577#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 23964#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23992#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24204#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23963#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23965#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24330#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24331#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24515#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24516#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24725#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24726#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24321#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24322#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24459#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24095#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24096#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24477#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24622#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24501#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23910#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23912#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24220#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24679#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24680#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24199#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23967#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24140#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24227#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 24228#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 24277#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 23893#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24020#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24021#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 24146#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23892#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23894#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24639#L812-1_T0_S2 [2952] L812-1_T0_S2-->L814_T0_S2: Formula: (<= v_meta.paxos_metadata.round_22 v_hdr.paxos.rnd_35)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  AuxVars[]  AssignedVars[] 24142#L814_T0_S2 [3017] L814_T0_S2-->L814_T0_S2-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24663#L814_T0_S2-D83 [3157] L814_T0_S2-D83-->acceptor_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24611#acceptor_tbl_0.applyENTRY_T0_S2 [2885] acceptor_tbl_0.applyENTRY_T0_S2-->L521_T0_S2: Formula: (= v_acceptor_tbl_0.action_run_31 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  AuxVars[]  AssignedVars[] 23880#L521_T0_S2 [2778] L521_T0_S2-->L521_T0_S2-D89: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 24546#L521_T0_S2-D89 [3265] L521_T0_S2-D89-->handle_1aENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24043#handle_1aENTRY_T0_S2 [2290] handle_1aENTRY_T0_S2-->L582_T0_S2: Formula: (= v_hdr.paxos.msgtype_29 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_29}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 24044#L582_T0_S2 [2390] L582_T0_S2-->L584_T0_S2: Formula: (= v_hdr.paxos.vrnd_24 (select v_registerVRound_0_24 v_hdr.paxos.inst_35))  InVars {registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35, hdr.paxos.vrnd=v_hdr.paxos.vrnd_24}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 24159#L584_T0_S2 [3322] L584_T0_S2-->L586_T0_S2: Formula: (= (select v_registerValue_0_17 v_hdr.paxos.inst_31) v_hdr.paxos.paxosval_25)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_25, hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 24686#L586_T0_S2 [3059] L586_T0_S2-->L588_T0_S2: Formula: (= v_hdr.paxos.acptid_29 (select v_registerAcceptorID_0_9 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_9}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_9, hdr.paxos.acptid=v_hdr.paxos.acptid_29}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 23879#L588_T0_S2 [2198] L588_T0_S2-->L588_T0_S2-D29: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 23881#L588_T0_S2-D29 [2738] L588_T0_S2-D29-->registerRound_0.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24172#registerRound_0.writeENTRY_T0_S2 [2902] registerRound_0.writeENTRY_T0_S2-->registerRound_0.writeFINAL_T0_S2: Formula: (= (store v_registerRound_0_25 v_registerRound_0.write_index_4 v_registerRound_0.write_value_4) v_registerRound_0_24)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_25, registerRound_0.write_value=v_registerRound_0.write_value_4}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_24, registerRound_0.write_value=v_registerRound_0.write_value_4}  AuxVars[]  AssignedVars[registerRound_0] 24586#registerRound_0.writeFINAL_T0_S2 [2840] registerRound_0.writeFINAL_T0_S2-->registerRound_0.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24109#registerRound_0.writeEXIT_T0_S2 >[3673] registerRound_0.writeEXIT_T0_S2-->handle_1aFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 24111#handle_1aFINAL-D140 [2626] handle_1aFINAL-D140-->handle_1aFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24427#handle_1aFINAL_T0_S2 [2857] handle_1aFINAL_T0_S2-->handle_1aEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24270#handle_1aEXIT_T0_S2 >[3665] handle_1aEXIT_T0_S2-->L530-1-D197: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 24271#L530-1-D197 [2756] L530-1-D197-->L530-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24529#L530-1_T0_S2 [2951] L530-1_T0_S2-->acceptor_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24800#acceptor_tbl_0.applyEXIT_T0_S2 >[3676] acceptor_tbl_0.applyEXIT_T0_S2-->L814-1-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24796#L814-1-D146 [2496] L814-1-D146-->L814-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24315#L814-1_T0_S2 [3109] L814-1_T0_S2-->L814-1_T0_S2-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24789#L814-1_T0_S2-D116 [3269] L814-1_T0_S2-D116-->transport_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24807#transport_tbl_0.applyENTRY_T0_S2 [3143] transport_tbl_0.applyENTRY_T0_S2-->L996_T0_S2: Formula: (not (= v_transport_tbl_0.action_run_24 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_24}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_24}  AuxVars[]  AssignedVars[] 24805#L996_T0_S2 [3085] L996_T0_S2-->L997_T0_S2: Formula: (= v_transport_tbl_0.action_run_17 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  AuxVars[]  AssignedVars[] 24802#L997_T0_S2 [3037] L997_T0_S2-->L997_T0_S2-D62: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 24803#L997_T0_S2-D62 [2252] L997_T0_S2-D62-->forwardENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24812#forwardENTRY_T0_S2 [2295] forwardENTRY_T0_S2-->L569_T0_S2: Formula: (= v_forward_port_8 v_standard_metadata.egress_spec_28)  InVars {forward_port=v_forward_port_8}  OutVars{forward_port=v_forward_port_8, standard_metadata.egress_spec=v_standard_metadata.egress_spec_28}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24811#L569_T0_S2 [2334] L569_T0_S2-->L570_T0_S2: Formula: (= v_forward_port_7 v_standard_metadata.egress_port_28)  InVars {forward_port=v_forward_port_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_28, forward_port=v_forward_port_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24810#L570_T0_S2 [2218] L570_T0_S2-->L571_T0_S2: Formula: v_forward_35  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 24809#L571_T0_S2 [2928] L571_T0_S2-->L572_T0_S2: Formula: (= v_forward_mac_dst_4 v_hdr.ethernet.dstAddr_36)  InVars {forward_mac_dst=v_forward_mac_dst_4}  OutVars{forward_mac_dst=v_forward_mac_dst_4, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_36}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 24808#L572_T0_S2 [2393] L572_T0_S2-->L573_T0_S2: Formula: (= v_hdr.ipv4.dstAddr_30 v_forward_ip_dst_2)  InVars {forward_ip_dst=v_forward_ip_dst_2}  OutVars{forward_ip_dst=v_forward_ip_dst_2, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_30}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 24806#L573_T0_S2 [2766] L573_T0_S2-->forwardFINAL_T0_S2: Formula: (= v_hdr.udp.dstPort_32 v_forward_udp_dst_4)  InVars {forward_udp_dst=v_forward_udp_dst_4}  OutVars{forward_udp_dst=v_forward_udp_dst_4, hdr.udp.dstPort=v_hdr.udp.dstPort_32}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 24804#forwardFINAL_T0_S2 [3046] forwardFINAL_T0_S2-->forwardEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24801#forwardEXIT_T0_S2 >[3622] forwardEXIT_T0_S2-->L1000-1-D176: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 24799#L1000-1-D176 [3010] L1000-1-D176-->L1000-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24795#L1000-1_T0_S2 [2774] L1000-1_T0_S2-->transport_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24788#transport_tbl_0.applyEXIT_T0_S2 >[3492] transport_tbl_0.applyEXIT_T0_S2-->L810-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24785#L810-1-D254 [2243] L810-1-D254-->L810-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24783#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24779#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24777#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24774#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24775#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24781#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24782#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24798#place_holder_table_0.applyENTRY_T0_S2 [2521] place_holder_table_0.applyENTRY_T0_S2-->L933_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 24792#L933_T0_S2 [2784] L933_T0_S2-->L933_T0_S2-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24793#L933_T0_S2-D74 [2881] L933_T0_S2-D74-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24797#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24790#NoAction_0EXIT_T0_S2 >[3483] NoAction_0EXIT_T0_S2-->L933-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24786#L933-1-D182 [2274] L933-1-D182-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24784#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24780#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24778#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24776#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24773#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24772#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24769#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24770#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24771#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24768#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24767#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24766#L846_T0_S2 [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 24765#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 24764#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 24763#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 24762#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24761#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24760#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 24510#L860-1_accept_S3 
[2023-02-09 00:24:14,613 INFO  L754   eck$LassoCheckResult]: Loop: 24510#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23956#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23978#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23800#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23973#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23974#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 23989#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 23990#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 24287#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 24288#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 23897#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 23898#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 24016#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 24017#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 24551#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 24597#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 24655#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 24628#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24316#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 24317#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 24428#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 24429#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 24343#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 24344#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 23904#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 23905#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 24578#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 24692#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 24232#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 24233#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 23954#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 23868#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 23869#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 24248#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 24249#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 24620#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 24535#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 24536#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 24107#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 24108#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 24073#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 24074#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 24120#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 24339#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 24184#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 24185#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 24619#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 23799#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 23801#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 24025#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 24026#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 24147#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 24148#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 24592#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 24647#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 24648#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 24116#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 24117#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24341#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 24342#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 24083#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 24084#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 24712#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 24589#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 24197#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 24198#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 24373#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 24733#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 24734#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 24730#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 24411#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 24412#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 24614#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 24188#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 24189#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 24054#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 24055#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 24724#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 24728#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 24490#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 24491#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 24437#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 24056#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 24057#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 23822#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 23823#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 23888#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 23889#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 23961#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 23962#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 24320#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 24460#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 24668#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 24537#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 23890#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 23891#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 24278#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 24279#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 24667#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 24675#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 24676#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 24696#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 24469#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 24389#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 24390#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 24229#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 24230#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 24162#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 24130#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 24131#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 24038#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 24039#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 24630#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 24705#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 24706#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 24615#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 24564#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 24565#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 24693#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 24626#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 24627#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 24250#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 24251#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 24062#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 24063#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 24351#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 24600#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 24682#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 24661#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 24556#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 24557#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 24672#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 24673#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 24431#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 23945#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 23946#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 24085#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24086#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24581#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23948#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24370#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23933#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24091#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24092#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 24747#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 23932#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 23934#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24685#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24134#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 24135#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 24347#L903_accept_S3 [2540] L903_accept_S3-->L904_accept_S3: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 23850#L904_accept_S3 [2646] L904_accept_S3-->L904_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24430#L904_accept_S3-D79 [2629] L904_accept_S3-D79-->parse_udpENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23849#parse_udpENTRY_accept_S3 [2178] parse_udpENTRY_accept_S3-->L921_accept_S3: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 23851#L921_accept_S3 [3014] L921_accept_S3-->L922_accept_S3: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 23803#L922_accept_S3 [2732] L922_accept_S3-->L922_accept_S3-D121: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23817#L922_accept_S3-D121 [2164] L922_accept_S3-D121-->parse_paxosENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23818#parse_paxosENTRY_accept_S3 [3110] parse_paxosENTRY_accept_S3-->L913_accept_S3: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 24214#L913_accept_S3 [3151] L913_accept_S3-->L913_accept_S3-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24723#L913_accept_S3-D100 [3312] L913_accept_S3-D100-->acceptFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24750#acceptFINAL_accept_S3 [3255] acceptFINAL_accept_S3-->acceptEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24213#acceptEXIT_accept_S3 >[3449] acceptEXIT_accept_S3-->parse_paxosFINAL-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24215#parse_paxosFINAL-D232 [2560] parse_paxosFINAL-D232-->parse_paxosFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24366#parse_paxosFINAL_accept_S3 [3301] parse_paxosFINAL_accept_S3-->parse_paxosEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23802#parse_paxosEXIT_accept_S3 >[3651] parse_paxosEXIT_accept_S3-->L921-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23804#L921-1-D247 [2747] L921-1-D247-->L921-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24420#L921-1_accept_S3 [2619] L921-1_accept_S3-->parse_udpEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24421#parse_udpEXIT_accept_S3 >[3581] parse_udpEXIT_accept_S3-->L903-1-D223: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24641#L903-1-D223 [2958] L903-1-D223-->L903-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24642#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24284#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24192#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24193#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24425#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24562#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24308#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23947#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23949#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24275#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24274#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24276#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24461#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24526#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23825#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24181#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24353#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 24716#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 24007#L811_accept_S3 [2262] L811_accept_S3-->L812_accept_S3: Formula: v_hdr.paxos.valid_33  InVars {hdr.paxos.valid=v_hdr.paxos.valid_33}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_33}  AuxVars[]  AssignedVars[] 23870#L812_accept_S3 [2190] L812_accept_S3-->L812_accept_S3-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23871#L812_accept_S3-D55 [2409] L812_accept_S3-D55-->read_roundENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24114#read_roundENTRY_accept_S3 [2343] read_roundENTRY_accept_S3-->read_roundFINAL_accept_S3: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_38) v_meta.paxos_metadata.round_26)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, meta.paxos_metadata.round=v_meta.paxos_metadata.round_26, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 24115#read_roundFINAL_accept_S3 [3108] read_roundFINAL_accept_S3-->read_roundEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24670#read_roundEXIT_accept_S3 >[3638] read_roundEXIT_accept_S3-->L812-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23824#L812-1-D199 [2166] L812-1-D199-->L812-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23826#L812-1_accept_S3 [2329] L812-1_accept_S3-->L810-1_accept_S3: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 24101#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24877#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24875#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24872#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24873#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24879#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24880#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24891#place_holder_table_0.applyENTRY_accept_S3 [3307] place_holder_table_0.applyENTRY_accept_S3-->L933_accept_S3: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 24888#L933_accept_S3 [2289] L933_accept_S3-->L933_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24889#L933_accept_S3-D73 [2580] L933_accept_S3-D73-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24892#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24886#NoAction_0EXIT_accept_S3 >[3395] NoAction_0EXIT_accept_S3-->L933-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24884#L933-1-D181 [2977] L933-1-D181-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24883#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24878#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24876#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24874#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24871#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23975#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23955#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23957#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24602#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24032#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24033#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24646#L846_accept_S3 [3261] L846_accept_S3-->L848_accept_S3: Formula: (not v_forward_25)  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 24751#L848_accept_S3 [3313] L848_accept_S3-->L847-1_accept_S3: Formula: v_drop_72  InVars {}  OutVars{drop=v_drop_72}  AuxVars[]  AssignedVars[drop] 24755#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 24608#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 24609#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 24080#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24081#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24509#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 24510#L860-1_accept_S3 
[2023-02-09 00:24:14,614 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:24:14,615 INFO  L85        PathProgramCache]: Analyzing trace with hash 909988060, now seen corresponding path program 1 times
[2023-02-09 00:24:14,615 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:24:14,616 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [821897973]
[2023-02-09 00:24:14,616 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:14,616 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:24:14,836 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,057 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,072 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,172 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,177 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,191 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:15,192 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,199 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,200 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,209 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,213 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,219 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:15,224 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,224 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,225 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:15,226 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,240 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:15,246 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,253 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,253 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,259 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:15,260 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,277 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,296 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:15,300 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,313 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:15,316 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,333 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:15,337 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,340 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 235
[2023-02-09 00:24:15,343 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,346 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,347 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,348 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,349 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,350 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 251
[2023-02-09 00:24:15,351 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,356 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 269
[2023-02-09 00:24:15,373 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,387 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,394 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,400 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:15,402 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,404 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,405 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,406 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,407 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,408 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,408 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,409 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:15,410 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,410 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,411 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,411 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:15,412 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,413 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:15,415 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,417 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,421 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,422 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-09 00:24:15,423 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,424 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,424 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,425 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,425 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,425 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 212
[2023-02-09 00:24:15,426 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,428 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 496
[2023-02-09 00:24:15,446 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,517 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,536 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,543 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:15,550 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,552 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,553 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,554 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,555 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,556 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,557 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,557 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:15,558 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,558 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,558 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,559 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:15,560 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,561 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:15,564 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,577 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:15,578 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,586 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:15,588 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,590 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,590 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,591 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:15,592 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,592 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:15,594 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,595 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:15,596 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,597 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 235
[2023-02-09 00:24:15,598 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,598 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:15,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,600 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:15,600 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,601 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 251
[2023-02-09 00:24:15,601 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:15,604 INFO  L134       CoverageAnalysis]: Checked inductivity of 223 backedges. 4 proven. 16 refuted. 0 times theorem prover too weak. 203 trivial. 0 not checked.
[2023-02-09 00:24:15,604 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:24:15,604 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [821897973]
[2023-02-09 00:24:15,604 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [821897973] provided 0 perfect and 1 imperfect interpolant sequences
[2023-02-09 00:24:15,604 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1883906641]
[2023-02-09 00:24:15,604 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:15,605 INFO  L173          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2023-02-09 00:24:15,607 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/z3
[2023-02-09 00:24:15,609 INFO  L229       MonitoredProcess]: Starting monitored process 2 with /home/p4ltl/Desktop/UP4LTL-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2023-02-09 00:24:15,610 INFO  L327       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (2)] Waiting until timeout for monitored process
[2023-02-09 00:24:16,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:16,236 INFO  L263         TraceCheckSpWp]: Trace formula consists of 3776 conjuncts, 23 conjunts are in the unsatisfiable core
[2023-02-09 00:24:16,255 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2023-02-09 00:24:16,312 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 6 treesize of output 5
[2023-02-09 00:24:16,632 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:16,647 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:16,689 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:16,693 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:16,698 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:16,700 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:16,819 INFO  L357             Elim1Store]: treesize reduction 0, result has 100.0 percent of original size
[2023-02-09 00:24:16,819 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 16 treesize of output 20
[2023-02-09 00:24:16,834 INFO  L134       CoverageAnalysis]: Checked inductivity of 223 backedges. 2 proven. 16 refuted. 0 times theorem prover too weak. 205 trivial. 0 not checked.
[2023-02-09 00:24:16,834 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2023-02-09 00:24:16,963 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:17,038 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:17,134 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:17,350 INFO  L190   IndexEqualityManager]: detected not equals via solver
[2023-02-09 00:24:17,361 INFO  L134       CoverageAnalysis]: Checked inductivity of 223 backedges. 2 proven. 16 refuted. 0 times theorem prover too weak. 205 trivial. 0 not checked.
[2023-02-09 00:24:17,361 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleZ3 [1883906641] provided 0 perfect and 2 imperfect interpolant sequences
[2023-02-09 00:24:17,361 INFO  L184   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2023-02-09 00:24:17,361 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [28, 13, 13] total 42
[2023-02-09 00:24:17,362 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [53701208]
[2023-02-09 00:24:17,362 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2023-02-09 00:24:17,363 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:24:17,363 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:24:17,363 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 43 interpolants.
[2023-02-09 00:24:17,364 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=172, Invalid=1634, Unknown=0, NotChecked=0, Total=1806
[2023-02-09 00:24:17,364 INFO  L87              Difference]: Start difference. First operand 1163 states and 1221 transitions. cyclomatic complexity: 61 Second operand  has 43 states, 41 states have (on average 14.292682926829269) internal successors, (586), 29 states have internal predecessors, (586), 10 states have call successors, (93), 17 states have call predecessors, (93), 18 states have return successors, (80), 15 states have call predecessors, (80), 10 states have call successors, (80)
[2023-02-09 00:24:20,062 WARN  L250   erpolLogProxyWrapper]: Conflict on existing clause instance hasn't been detected in checkpoint(): 
[2023-02-09 00:24:35,178 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:24:35,178 INFO  L93              Difference]: Finished difference Result 4353 states and 4609 transitions.
[2023-02-09 00:24:35,178 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 258 states. 
[2023-02-09 00:24:35,178 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 4353 states and 4609 transitions.
[2023-02-09 00:24:35,185 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-09 00:24:35,192 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 4353 states to 4353 states and 4609 transitions.
[2023-02-09 00:24:35,192 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1040
[2023-02-09 00:24:35,192 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1040
[2023-02-09 00:24:35,192 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 4353 states and 4609 transitions.
[2023-02-09 00:24:35,194 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:24:35,194 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 4353 states and 4609 transitions.
[2023-02-09 00:24:35,195 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 4353 states and 4609 transitions.
[2023-02-09 00:24:35,209 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 4353 to 1598.
[2023-02-09 00:24:35,210 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1598 states, 1267 states have (on average 1.0402525651144436) internal successors, (1318), 1242 states have internal predecessors, (1318), 169 states have call successors, (169), 169 states have call predecessors, (169), 162 states have return successors, (189), 186 states have call predecessors, (189), 168 states have call successors, (189)
[2023-02-09 00:24:35,211 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1598 states to 1598 states and 1676 transitions.
[2023-02-09 00:24:35,211 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1598 states and 1676 transitions.
[2023-02-09 00:24:35,211 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1598 states and 1676 transitions.
[2023-02-09 00:24:35,211 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-09 00:24:35,212 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1598 states and 1676 transitions.
[2023-02-09 00:24:35,213 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-09 00:24:35,213 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-09 00:24:35,213 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-09 00:24:35,215 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:35,215 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-09 00:24:35,218 INFO  L752   eck$LassoCheckResult]: Stem: 36448#ULTIMATE.startENTRY_NONWA [2287] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36597#mainProcedureENTRY_T1_init [2427] mainProcedureENTRY_T1_init-->L858_T1_init: Formula: (and (< v__p4ltl_free_b_12 65536) (<= 0 v__p4ltl_free_b_12))  InVars {_p4ltl_free_b=v__p4ltl_free_b_12}  OutVars{_p4ltl_free_b=v__p4ltl_free_b_12}  AuxVars[]  AssignedVars[] 36447#L858_T1_init [2200] L858_T1_init-->L860-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_a_7) (< v__p4ltl_free_a_7 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[] 36449#L860-1_T1_init [2788] L860-1_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36422#L860_T1_init [2932] L860_T1_init-->L860_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37211#L860_T1_init-D39 [3160] L860_T1_init-D39-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36419#mainENTRY_T1_init [3214] mainENTRY_T1_init-->mainENTRY_T1_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37331#mainENTRY_T1_init-D69 [3227] mainENTRY_T1_init-D69-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36873#havocProcedureENTRY_T1_init [2511] havocProcedureENTRY_T1_init-->L652_T1_init: Formula: (not v_drop_69)  InVars {}  OutVars{drop=v_drop_69}  AuxVars[]  AssignedVars[drop] 36874#L652_T1_init [2726] L652_T1_init-->L653_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 37073#L653_T1_init [3303] L653_T1_init-->L654_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37102#L654_T1_init [2760] L654_T1_init-->L655_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 37103#L655_T1_init [3341] L655_T1_init-->L656_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37354#L656_T1_init [3330] L656_T1_init-->L657_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37347#L657_T1_init [3277] L657_T1_init-->L658_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36552#L658_T1_init [2255] L658_T1_init-->L659_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 36553#L659_T1_init [2739] L659_T1_init-->L660_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37083#L660_T1_init [2906] L660_T1_init-->L661_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 37201#L661_T1_init [3050] L661_T1_init-->L662_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37046#L662_T1_init [2688] L662_T1_init-->L663_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 37047#L663_T1_init [2795] L663_T1_init-->L664_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37125#L664_T1_init [3206] L664_T1_init-->L665_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37119#L665_T1_init [2787] L665_T1_init-->L666_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 36432#L666_T1_init [2195] L666_T1_init-->L667_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36433#L667_T1_init [2281] L667_T1_init-->L668_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_13) (< v_standard_metadata.deq_qdepth_13 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[] 36584#L668_T1_init [3224] L668_T1_init-->L669_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36974#L669_T1_init [2605] L669_T1_init-->L670_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_10) (< v_standard_metadata.ingress_global_timestamp_10 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 36975#L670_T1_init [3103] L670_T1_init-->L671_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37178#L671_T1_init [2866] L671_T1_init-->L672_T1_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_14) (< v_standard_metadata.egress_global_timestamp_14 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 36984#L672_T1_init [2616] L672_T1_init-->L673_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36920#L673_T1_init [2552] L673_T1_init-->L674_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36921#L674_T1_init [3091] L674_T1_init-->L675_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37283#L675_T1_init [3166] L675_T1_init-->L676_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36632#L676_T1_init [2307] L676_T1_init-->L677_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 36633#L677_T1_init [3197] L677_T1_init-->L678_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37171#L678_T1_init [2854] L678_T1_init-->L679_T1_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ethernet_2 false))  InVars {emit=v_emit_30, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_29, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 36756#L679_T1_init [2420] L679_T1_init-->L680_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 36757#L680_T1_init [3324] L680_T1_init-->L681_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_24}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 37342#L681_T1_init [3251] L681_T1_init-->L682_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 37002#L682_T1_init [2644] L682_T1_init-->L683_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 37003#L683_T1_init [2659] L683_T1_init-->L684_T1_init: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 37015#L684_T1_init [3123] L684_T1_init-->L685_T1_init: Formula: (= (store v_emit_48 v_hdr.arp_4 false) v_emit_47)  InVars {emit=v_emit_48, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_47, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 37113#L685_T1_init [2776] L685_T1_init-->L686_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 37114#L686_T1_init [2974] L686_T1_init-->L687_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 37164#L687_T1_init [2846] L687_T1_init-->L688_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 36879#L688_T1_init [2513] L688_T1_init-->L689_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_14) (< v_hdr.arp.pro_14 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_14}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[] 36880#L689_T1_init [2807] L689_T1_init-->L690_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 36949#L690_T1_init [2582] L690_T1_init-->L691_T1_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 36639#L691_T1_init [2311] L691_T1_init-->L692_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 36595#L692_T1_init [2285] L692_T1_init-->L693_T1_init: Formula: (and (<= 0 v_hdr.arp.pln_13) (< v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 36596#L693_T1_init [2822] L693_T1_init-->L694_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 36740#L694_T1_init [2410] L694_T1_init-->L695_T1_init: Formula: (and (< v_hdr.arp.op_18 65536) (<= 0 v_hdr.arp.op_18))  InVars {hdr.arp.op=v_hdr.arp.op_18}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[] 36741#L695_T1_init [2545] L695_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 36912#L696_T1_init [3082] L696_T1_init-->L697_T1_init: Formula: (and (< v_hdr.arp.sha_22 281474976710656) (<= 0 v_hdr.arp.sha_22))  InVars {hdr.arp.sha=v_hdr.arp.sha_22}  OutVars{hdr.arp.sha=v_hdr.arp.sha_22}  AuxVars[]  AssignedVars[] 37166#L697_T1_init [2849] L697_T1_init-->L698_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 37167#L698_T1_init [3180] L698_T1_init-->L699_T1_init: Formula: (and (< v_hdr.arp.spa_22 4294967296) (<= 0 v_hdr.arp.spa_22))  InVars {hdr.arp.spa=v_hdr.arp.spa_22}  OutVars{hdr.arp.spa=v_hdr.arp.spa_22}  AuxVars[]  AssignedVars[] 37202#L699_T1_init [2911] L699_T1_init-->L700_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 36418#L700_T1_init [2183] L700_T1_init-->L701_T1_init: Formula: (and (< v_hdr.arp.tha_16 281474976710656) (<= 0 v_hdr.arp.tha_16))  InVars {hdr.arp.tha=v_hdr.arp.tha_16}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[] 36420#L701_T1_init [2353] L701_T1_init-->L702_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_21}  AuxVars[]  AssignedVars[hdr.arp.tpa] 36682#L702_T1_init [3115] L702_T1_init-->L703_T1_init: Formula: (and (<= 0 v_hdr.arp.tpa_20) (< v_hdr.arp.tpa_20 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_20}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_20}  AuxVars[]  AssignedVars[] 37296#L703_T1_init [3221] L703_T1_init-->L704_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37308#L704_T1_init [3150] L704_T1_init-->L705_T1_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 36485#L705_T1_init [2222] L705_T1_init-->L706_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 36486#L706_T1_init [2947] L706_T1_init-->L707_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 37217#L707_T1_init [3345] L707_T1_init-->L708_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 36968#L708_T1_init [2598] L708_T1_init-->L709_T1_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 36969#L709_T1_init [2753] L709_T1_init-->L710_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 37095#L710_T1_init [3124] L710_T1_init-->L711_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 36962#L711_T1_init [2594] L711_T1_init-->L712_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 36963#L712_T1_init [2964] L712_T1_init-->L713_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 37226#L713_T1_init [3171] L713_T1_init-->L714_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 37123#L714_T1_init [2792] L714_T1_init-->L715_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 36550#L715_T1_init [2254] L715_T1_init-->L716_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 36551#L716_T1_init [3073] L716_T1_init-->L717_T1_init: Formula: (and (< v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 36846#L717_T1_init [2492] L717_T1_init-->L718_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 36844#L718_T1_init [2489] L718_T1_init-->L719_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (< v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 36845#L719_T1_init [2994] L719_T1_init-->L720_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 37044#L720_T1_init [2686] L720_T1_init-->L721_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 37045#L721_T1_init [2862] L721_T1_init-->L722_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 37175#L722_T1_init [2913] L722_T1_init-->L723_T1_init: Formula: (and (< v_hdr.ipv4.protocol_18 256) (<= 0 v_hdr.ipv4.protocol_18))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 37204#L723_T1_init [3051] L723_T1_init-->L724_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 36923#L724_T1_init [2553] L724_T1_init-->L725_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_10 65536) (<= 0 v_hdr.ipv4.hdrChecksum_10))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 36829#L725_T1_init [2481] L725_T1_init-->L726_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 36830#L726_T1_init [2929] L726_T1_init-->L727_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37210#L727_T1_init [3235] L727_T1_init-->L728_T1_init: Formula: (not v_hdr.icmp.valid_21)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_21}  AuxVars[]  AssignedVars[hdr.icmp.valid] 36662#L728_T1_init [2335] L728_T1_init-->L729_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.icmp_2 false))  InVars {emit=v_emit_26, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_25, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 36663#L729_T1_init [2675] L729_T1_init-->L730_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_20}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 37009#L730_T1_init [2652] L730_T1_init-->L731_T1_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (< v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 36557#L731_T1_init [2257] L731_T1_init-->L732_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 36558#L732_T1_init [2470] L732_T1_init-->L733_T1_init: Formula: (and (< v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 36819#L733_T1_init [2960] L733_T1_init-->L734_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 36950#L734_T1_init [2583] L734_T1_init-->L735_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_21) (< v_hdr.icmp.hdrChecksum_21 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_21}  AuxVars[]  AssignedVars[] 36951#L735_T1_init [2937] L735_T1_init-->L736_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 36744#L736_T1_init [2415] L736_T1_init-->L737_T1_init: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 36745#L737_T1_init [3280] L737_T1_init-->L738_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 37152#L738_T1_init [2833] L738_T1_init-->L739_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 37153#L739_T1_init [3032] L739_T1_init-->L740_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 36857#L740_T1_init [2500] L740_T1_init-->L741_T1_init: Formula: (and (<= 0 v_hdr.icmp.payload_14) (< v_hdr.icmp.payload_14 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_14}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[] 36858#L741_T1_init [2815] L741_T1_init-->L742_T1_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 37084#L742_T1_init [2740] L742_T1_init-->L743_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.udp_4 false))  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_50}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_49}  AuxVars[]  AssignedVars[emit] 36918#L743_T1_init [2550] L743_T1_init-->L744_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 36919#L744_T1_init [3104] L744_T1_init-->L745_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_9) (< v_hdr.udp.srcPort_9 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_9}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[] 37056#L745_T1_init [2697] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 36970#L746_T1_init [2602] L746_T1_init-->L747_T1_init: Formula: (and (< v_hdr.udp.dstPort_18 65536) (<= 0 v_hdr.udp.dstPort_18))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 36737#L747_T1_init [2407] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 36738#L748_T1_init [3093] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.udp.length__12) (< v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 37278#L749_T1_init [3075] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 36785#L750_T1_init [2448] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 36786#L751_T1_init [2558] L751_T1_init-->L752_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 36925#L752_T1_init [2993] L752_T1_init-->L753_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 37237#L753_T1_init [3182] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_23}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 37258#L754_T1_init [3038] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 36507#L755_T1_init [2231] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 36508#L756_T1_init [2816] L756_T1_init-->L757_T1_init: Formula: (and (< v_hdr.paxos.inst_21 4294967296) (<= 0 v_hdr.paxos.inst_21))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_21}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[] 37142#L757_T1_init [2943] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 37215#L758_T1_init [2987] L758_T1_init-->L759_T1_init: Formula: (and (< v_hdr.paxos.rnd_21 65536) (<= 0 v_hdr.paxos.rnd_21))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 36471#L759_T1_init [2216] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_21}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 36472#L760_T1_init [3130] L760_T1_init-->L761_T1_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 37023#L761_T1_init [2665] L761_T1_init-->L762_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 37024#L762_T1_init [2794] L762_T1_init-->L763_T1_init: Formula: (and (< v_hdr.paxos.acptid_23 65536) (<= 0 v_hdr.paxos.acptid_23))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_23}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_23}  AuxVars[]  AssignedVars[] 37124#L763_T1_init [2856] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 37016#L764_T1_init [2660] L764_T1_init-->L765_T1_init: Formula: (and (< v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 37017#L765_T1_init [2835] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 36487#L766_T1_init [2225] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_23) (< v_hdr.paxos.paxosval_23 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_23}  AuxVars[]  AssignedVars[] 36488#L767_T1_init [2711] L767_T1_init-->L768_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 36509#L768_T1_init [2234] L768_T1_init-->L769_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_10 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 36510#L769_T1_init [3094] L769_T1_init-->L770_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 37029#L770_T1_init [2670] L770_T1_init-->L771_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 36733#L771_T1_init [2403] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 36734#L772_T1_init [3256] L772_T1_init-->L773_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 37279#L773_T1_init [3083] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_16}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 36797#L774_T1_init [2458] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 36591#L775_T1_init [2284] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 36592#L776_T1_init [2402] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 36626#L777_T1_init [2305] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 36627#L778_T1_init [2689] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 37048#L779_T1_init [3266] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 36988#L780_T1_init [2622] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 36989#L781_T1_init [2971] L781_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 37231#havocProcedureFINAL_T1_init [3337] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36498#havocProcedureEXIT_T1_init >[3583] havocProcedureEXIT_T1_init-->L841-D135: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36499#L841-D135 [2746] L841-D135-->L841_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36462#L841_T1_init [2315] L841_T1_init-->L841_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36644#L841_T1_init-D60 [2874] L841_T1_init-D60-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36387#_parser_TopParserENTRY_T1_init [3004] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D114: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37241#_parser_TopParserENTRY_T1_init-D114 [3297] _parser_TopParserENTRY_T1_init-D114-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37163#startENTRY_T1_init [2844] startENTRY_T1_init-->L981_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36567#L981_T1_init [2266] L981_T1_init-->L984_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 36568#L984_T1_init [2719] L984_T1_init-->L985_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 36535#L985_T1_init [2725] L985_T1_init-->L985_T1_init-D120: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37072#L985_T1_init-D120 [3336] L985_T1_init-D120-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36847#parse_ipv4ENTRY_T1_init [2493] parse_ipv4ENTRY_T1_init-->L900_T1_init: Formula: v_hdr.ipv4.valid_21  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 36827#L900_T1_init [2480] L900_T1_init-->L903_T1_init: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 36828#L903_T1_init [2723] L903_T1_init-->L904_T1_init: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 36363#L904_T1_init [2912] L904_T1_init-->L904_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37203#L904_T1_init-D81 [3102] L904_T1_init-D81-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37289#parse_udpENTRY_T1_init [3321] parse_udpENTRY_T1_init-->L921_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 36707#L921_T1_init [2382] L921_T1_init-->L922_T1_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 36362#L922_T1_init [2160] L922_T1_init-->L922_T1_init-D123: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36364#L922_T1_init-D123 [2282] L922_T1_init-D123-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36585#parse_paxosENTRY_T1_init [3342] parse_paxosENTRY_T1_init-->L913_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 36441#L913_T1_init [2530] L913_T1_init-->L913_T1_init-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36440#L913_T1_init-D102 [2199] L913_T1_init-D102-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36442#acceptFINAL_T1_init [2354] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36683#acceptEXIT_T1_init >[3669] acceptEXIT_T1_init-->parse_paxosFINAL-D234: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36807#parse_paxosFINAL-D234 [2464] parse_paxosFINAL-D234-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36808#parse_paxosFINAL_T1_init [2878] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37136#parse_paxosEXIT_T1_init >[3467] parse_paxosEXIT_T1_init-->L921-1-D249: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36926#L921-1-D249 [2559] L921-1-D249-->L921-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36927#L921-1_T1_init [3254] L921-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36630#parse_udpEXIT_T1_init >[3527] parse_udpEXIT_T1_init-->L903-1-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36631#L903-1-D225 [2437] L903-1-D225-->L903-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36771#L903-1_T1_init [2965] L903-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36534#parse_ipv4EXIT_T1_init >[3711] parse_ipv4EXIT_T1_init-->L984-1-D204: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36386#L984-1-D204 [2173] L984-1-D204-->L984-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36388#L984-1_T1_init [2721] L984-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36929#startEXIT_T1_init >[3551] startEXIT_T1_init-->_parser_TopParserFINAL-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36461#_parser_TopParserFINAL-D174 [2212] _parser_TopParserFINAL-D174-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36463#_parser_TopParserFINAL_T1_init [2894] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37135#_parser_TopParserEXIT_T1_init >[3614] _parser_TopParserEXIT_T1_init-->L842-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37096#L842-D210 [2754] L842-D210-->L842_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36622#L842_T1_init [2655] L842_T1_init-->L842_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36621#L842_T1_init-D18 [2303] L842_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36623#verifyChecksumFINAL_T1_init [2478] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36826#verifyChecksumEXIT_T1_init >[3735] verifyChecksumEXIT_T1_init-->L843-D219: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36868#L843-D219 [2506] L843-D219-->L843_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36607#L843_T1_init [2976] L843_T1_init-->L843_T1_init-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36971#L843_T1_init-D126 [2603] L843_T1_init-D126-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36972#ingressENTRY_T1_init [2940] ingressENTRY_T1_init-->L810_T1_init: Formula: (not v_hdr.arp.valid_29)  InVars {hdr.arp.valid=v_hdr.arp.valid_29}  OutVars{hdr.arp.valid=v_hdr.arp.valid_29}  AuxVars[]  AssignedVars[] 37010#L810_T1_init [2653] L810_T1_init-->L811_T1_init: Formula: v_hdr.ipv4.valid_30  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_30}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_30}  AuxVars[]  AssignedVars[] 37011#L811_T1_init [2712] L811_T1_init-->L812_T1_init: Formula: v_hdr.paxos.valid_29  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 36435#L812_T1_init [3340] L812_T1_init-->L812_T1_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37307#L812_T1_init-D57 [3149] L812_T1_init-D57-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36434#read_roundENTRY_T1_init [2196] read_roundENTRY_T1_init-->read_roundFINAL_T1_init: Formula: (= (select v_registerRound_0_26 v_hdr.paxos.inst_36) v_meta.paxos_metadata.round_24)  InVars {registerRound_0=v_registerRound_0_26, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24, registerRound_0=v_registerRound_0_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 36436#read_roundFINAL_T1_init [2395] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36715#read_roundEXIT_T1_init >[3447] read_roundEXIT_T1_init-->L812-1-D201: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36716#L812-1-D201 [2488] L812-1-D201-->L812-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36823#L812-1_T1_init [2474] L812-1_T1_init-->L814_T1_init: Formula: (<= v_meta.paxos_metadata.round_18 v_hdr.paxos.rnd_31)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_31, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_31, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[] 36366#L814_T1_init [2601] L814_T1_init-->L814_T1_init-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36365#L814_T1_init-D84 [2161] L814_T1_init-D84-->acceptor_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36367#acceptor_tbl_0.applyENTRY_T1_init [2456] acceptor_tbl_0.applyENTRY_T1_init-->L521_T1_init: Formula: (= v_acceptor_tbl_0.action_run_27 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 36587#L521_T1_init [3156] L521_T1_init-->L521_T1_init-D90: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 36712#L521_T1_init-D90 [2386] L521_T1_init-D90-->handle_1aENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36586#handle_1aENTRY_T1_init [2283] handle_1aENTRY_T1_init-->L582_T1_init: Formula: (= v_hdr.paxos.msgtype_28 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_28}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 36588#L582_T1_init [3264] L582_T1_init-->L584_T1_init: Formula: (= v_hdr.paxos.vrnd_23 (select v_registerVRound_0_23 v_hdr.paxos.inst_34))  InVars {registerVRound_0=v_registerVRound_0_23, hdr.paxos.inst=v_hdr.paxos.inst_34}  OutVars{registerVRound_0=v_registerVRound_0_23, hdr.paxos.inst=v_hdr.paxos.inst_34, hdr.paxos.vrnd=v_hdr.paxos.vrnd_23}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 37120#L584_T1_init [2790] L584_T1_init-->L586_T1_init: Formula: (= (select v_registerValue_0_16 v_hdr.paxos.inst_30) v_hdr.paxos.paxosval_24)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, registerValue_0=v_registerValue_0_16}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_24, hdr.paxos.inst=v_hdr.paxos.inst_30, registerValue_0=v_registerValue_0_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 37121#L586_T1_init [2941] L586_T1_init-->L588_T1_init: Formula: (= v_hdr.paxos.acptid_28 (select v_registerAcceptorID_0_8 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_8}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_8, hdr.paxos.acptid=v_hdr.paxos.acptid_28}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 37077#L588_T1_init [2730] L588_T1_init-->L588_T1_init-D30: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 37078#L588_T1_init-D30 [3013] L588_T1_init-D30-->registerRound_0.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36943#registerRound_0.writeENTRY_T1_init [3331] registerRound_0.writeENTRY_T1_init-->registerRound_0.writeFINAL_T1_init: Formula: (= (store v_registerRound_0_21 v_registerRound_0.write_index_2 v_registerRound_0.write_value_2) v_registerRound_0_20)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_2, registerRound_0=v_registerRound_0_21, registerRound_0.write_value=v_registerRound_0.write_value_2}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_2, registerRound_0=v_registerRound_0_20, registerRound_0.write_value=v_registerRound_0.write_value_2}  AuxVars[]  AssignedVars[registerRound_0] 37318#registerRound_0.writeFINAL_T1_init [3183] registerRound_0.writeFINAL_T1_init-->registerRound_0.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37262#registerRound_0.writeEXIT_T1_init >[3497] registerRound_0.writeEXIT_T1_init-->handle_1aFINAL-D141: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 37198#handle_1aFINAL-D141 [2904] handle_1aFINAL-D141-->handle_1aFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37008#handle_1aFINAL_T1_init [2649] handle_1aFINAL_T1_init-->handle_1aEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36634#handle_1aEXIT_T1_init >[3358] handle_1aEXIT_T1_init-->L530-1-D198: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 36635#L530-1-D198 [2677] L530-1-D198-->L530-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37035#L530-1_T1_init [2681] L530-1_T1_init-->acceptor_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36502#acceptor_tbl_0.applyEXIT_T1_init >[3731] acceptor_tbl_0.applyEXIT_T1_init-->L814-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36503#L814-1-D147 [3068] L814-1-D147-->L814-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37586#L814-1_T1_init [2292] L814-1_T1_init-->L814-1_T1_init-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37587#L814-1_T1_init-D117 [3232] L814-1_T1_init-D117-->transport_tbl_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37597#transport_tbl_0.applyENTRY_T1_init [2838] transport_tbl_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_transport_tbl_0.action_run_20 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  AuxVars[]  AssignedVars[] 37594#L996_T1_init [2368] L996_T1_init-->L997_T1_init: Formula: (= v_transport_tbl_0.action_run_21 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_21}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_21}  AuxVars[]  AssignedVars[] 37591#L997_T1_init [2847] L997_T1_init-->L997_T1_init-D63: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 37592#L997_T1_init-D63 [2608] L997_T1_init-D63-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37603#forwardENTRY_T1_init [2182] forwardENTRY_T1_init-->L569_T1_init: Formula: (= v_forward_port_6 v_standard_metadata.egress_spec_27)  InVars {forward_port=v_forward_port_6}  OutVars{forward_port=v_forward_port_6, standard_metadata.egress_spec=v_standard_metadata.egress_spec_27}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37602#L569_T1_init [2664] L569_T1_init-->L570_T1_init: Formula: (= v_forward_port_5 v_standard_metadata.egress_port_27)  InVars {forward_port=v_forward_port_5}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_27, forward_port=v_forward_port_5}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37601#L570_T1_init [3298] L570_T1_init-->L571_T1_init: Formula: v_forward_36  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 37600#L571_T1_init [2946] L571_T1_init-->L572_T1_init: Formula: (= v_forward_mac_dst_2 v_hdr.ethernet.dstAddr_34)  InVars {forward_mac_dst=v_forward_mac_dst_2}  OutVars{forward_mac_dst=v_forward_mac_dst_2, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_34}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 37599#L572_T1_init [2877] L572_T1_init-->L573_T1_init: Formula: (= v_hdr.ipv4.dstAddr_32 v_forward_ip_dst_4)  InVars {forward_ip_dst=v_forward_ip_dst_4}  OutVars{forward_ip_dst=v_forward_ip_dst_4, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_32}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37596#L573_T1_init [2963] L573_T1_init-->forwardFINAL_T1_init: Formula: (= v_hdr.udp.dstPort_30 v_forward_udp_dst_2)  InVars {forward_udp_dst=v_forward_udp_dst_2}  OutVars{forward_udp_dst=v_forward_udp_dst_2, hdr.udp.dstPort=v_hdr.udp.dstPort_30}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 37593#forwardFINAL_T1_init [2575] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37590#forwardEXIT_T1_init >[3520] forwardEXIT_T1_init-->L1000-1-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 37589#L1000-1-D177 [3282] L1000-1-D177-->L1000-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37588#L1000-1_T1_init [2773] L1000-1_T1_init-->transport_tbl_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37585#transport_tbl_0.applyEXIT_T1_init >[3634] transport_tbl_0.applyEXIT_T1_init-->L810-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37577#L810-1-D255 [3335] L810-1-D255-->L810-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37570#L810-1_T1_init [2599] L810-1_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37565#ingressEXIT_T1_init >[3535] ingressEXIT_T1_init-->L844-D207: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37559#L844-D207 [3355] L844-D207-->L844_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37540#L844_T1_init [2431] L844_T1_init-->L844_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37541#L844_T1_init-D54 [2718] L844_T1_init-D54-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37545#egressENTRY_T1_init [3033] egressENTRY_T1_init-->egressENTRY_T1_init-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37546#egressENTRY_T1_init-D108 [3210] egressENTRY_T1_init-D108-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37556#place_holder_table_0.applyENTRY_T1_init [2884] place_holder_table_0.applyENTRY_T1_init-->L933_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 37552#L933_T1_init [3147] L933_T1_init-->L933_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37554#L933_T1_init-D75 [2529] L933_T1_init-D75-->NoAction_0FINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37555#NoAction_0FINAL_T1_init [2346] NoAction_0FINAL_T1_init-->NoAction_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37550#NoAction_0EXIT_T1_init >[3697] NoAction_0EXIT_T1_init-->L933-1-D183: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37549#L933-1-D183 [3002] L933-1-D183-->L933-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37547#L933-1_T1_init [2758] L933-1_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37544#place_holder_table_0.applyEXIT_T1_init >[3425] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37543#egressFINAL-D156 [2429] egressFINAL-D156-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37542#egressFINAL_T1_init [2674] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37539#egressEXIT_T1_init >[3372] egressEXIT_T1_init-->L845-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37531#L845-D252 [2596] L845-D252-->L845_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37526#L845_T1_init [3316] L845_T1_init-->L845_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37527#L845_T1_init-D45 [3100] L845_T1_init-D45-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37528#computeChecksumFINAL_T1_init [3169] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37525#computeChecksumEXIT_T1_init >[3589] computeChecksumEXIT_T1_init-->L846-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37521#L846-D165 [3140] L846-D165-->L846_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37518#L846_T1_init [2186] L846_T1_init-->L847-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 37517#L847-1_T1_init [3201] L847-1_T1_init-->L851_T1_init: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_30 v__p4ltl_free_b_9))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_9, hdr.paxos.rnd=v_hdr.paxos.rnd_30}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_30, _p4ltl_free_b=v__p4ltl_free_b_9}  AuxVars[]  AssignedVars[_p4ltl_0] 37516#L851_T1_init [2543] L851_T1_init-->L852_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_b_6 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_6, hdr.paxos.rnd=v_hdr.paxos.rnd_27}  OutVars{_p4ltl_1=v__p4ltl_1_7, hdr.paxos.rnd=v_hdr.paxos.rnd_27, _p4ltl_free_b=v__p4ltl_free_b_6}  AuxVars[]  AssignedVars[_p4ltl_1] 37515#L852_T1_init [2690] L852_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_27))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.paxos.inst=v_hdr.paxos.inst_27, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_2] 37514#mainFINAL_T1_init [3105] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37513#mainEXIT_T1_init >[3694] mainEXIT_T1_init-->L860-1-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37512#L860-1-D192 [2359] L860-1-D192-->L860-1_T0_S2: Formula: (and v__p4ltl_1_9 (not v_hdr.arp.valid_22) v__p4ltl_2_11 v_hdr.ipv4.valid_25 (not v_drop_75) v_hdr.paxos.valid_26)  InVars {_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_9, hdr.ipv4.valid=v_hdr.ipv4.valid_25, drop=v_drop_75, hdr.paxos.valid=v_hdr.paxos.valid_26, hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 36572#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36469#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36766#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36369#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36609#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37059#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 37060#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 37337#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37338#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 37875#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37874#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37873#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 37872#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 37871#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36999#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 37000#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36430#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 36431#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37339#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37867#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 37115#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 37116#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 36466#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36467#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 37287#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37288#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 37866#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 37132#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36897#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36464#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36465#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 37146#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37147#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 37355#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 36960#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 36961#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 37835#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 37834#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 37833#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 37832#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 37831#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 37062#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 37063#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 37067#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 37068#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 36368#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 36370#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 36922#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 37352#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 37061#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 36884#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 36885#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 36886#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 36887#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 37133#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 36954#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 36598#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 36599#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37005#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 36389#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 36390#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 36684#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 36685#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 37238#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 37234#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 37235#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 36945#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 36946#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 37799#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 37798#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 37797#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 37796#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 37795#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 37794#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 37793#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 37792#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 37791#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 37790#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 37789#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 37788#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 37787#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37786#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 37785#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 37784#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 37783#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 37782#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 37781#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 37780#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 37778#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 37777#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 37776#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 37775#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 37774#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 37773#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 37772#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 37771#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 37770#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 37767#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 37761#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 37757#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 37754#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 37749#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 37746#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 37743#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 37739#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 37736#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 37732#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 37730#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 37727#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 37726#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 37664#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 37663#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 37662#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 37661#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 37660#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 37659#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 37658#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 37657#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 37656#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 37334#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 37328#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 37269#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 37144#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 36778#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 36779#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 36940#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 36941#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 37271#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 37180#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 37181#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 37330#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 37301#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 36492#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 36493#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 36825#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 36798#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 36799#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37293#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37294#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36852#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36853#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36516#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36948#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37474#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37472#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 37320#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 36515#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36517#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37489#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37141#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 36924#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 36657#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37284#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37341#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 37195#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 36548#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36658#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37150#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 36521#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36549#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36764#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36520#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36522#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36891#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36892#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37081#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37082#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37312#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37313#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36882#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36883#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37025#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36653#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36654#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37042#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37200#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37066#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36468#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36470#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36782#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37260#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37261#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36759#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36697#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36698#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36789#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 36790#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 36838#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 36451#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36577#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36578#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 36704#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36450#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36452#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37219#L812-1_T0_S2 [2952] L812-1_T0_S2-->L814_T0_S2: Formula: (<= v_meta.paxos_metadata.round_22 v_hdr.paxos.rnd_35)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  AuxVars[]  AssignedVars[] 37097#L814_T0_S2 [3017] L814_T0_S2-->L814_T0_S2-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37246#L814_T0_S2-D83 [3157] L814_T0_S2-D83-->acceptor_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37419#acceptor_tbl_0.applyENTRY_T0_S2 [2885] acceptor_tbl_0.applyENTRY_T0_S2-->L521_T0_S2: Formula: (= v_acceptor_tbl_0.action_run_31 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  AuxVars[]  AssignedVars[] 36438#L521_T0_S2 [2778] L521_T0_S2-->L521_T0_S2-D89: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 37117#L521_T0_S2-D89 [3265] L521_T0_S2-D89-->handle_1aENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36600#handle_1aENTRY_T0_S2 [2290] handle_1aENTRY_T0_S2-->L582_T0_S2: Formula: (= v_hdr.paxos.msgtype_29 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_29}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 36601#L582_T0_S2 [2390] L582_T0_S2-->L584_T0_S2: Formula: (= v_hdr.paxos.vrnd_24 (select v_registerVRound_0_24 v_hdr.paxos.inst_35))  InVars {registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35, hdr.paxos.vrnd=v_hdr.paxos.vrnd_24}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 36719#L584_T0_S2 [3322] L584_T0_S2-->L586_T0_S2: Formula: (= (select v_registerValue_0_17 v_hdr.paxos.inst_31) v_hdr.paxos.paxosval_25)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_25, hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 37267#L586_T0_S2 [3059] L586_T0_S2-->L588_T0_S2: Formula: (= v_hdr.paxos.acptid_29 (select v_registerAcceptorID_0_9 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_9}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_9, hdr.paxos.acptid=v_hdr.paxos.acptid_29}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 36437#L588_T0_S2 [2198] L588_T0_S2-->L588_T0_S2-D29: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 36439#L588_T0_S2-D29 [2738] L588_T0_S2-D29-->registerRound_0.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36730#registerRound_0.writeENTRY_T0_S2 [2902] registerRound_0.writeENTRY_T0_S2-->registerRound_0.writeFINAL_T0_S2: Formula: (= (store v_registerRound_0_25 v_registerRound_0.write_index_4 v_registerRound_0.write_value_4) v_registerRound_0_24)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_25, registerRound_0.write_value=v_registerRound_0.write_value_4}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_24, registerRound_0.write_value=v_registerRound_0.write_value_4}  AuxVars[]  AssignedVars[registerRound_0] 37196#registerRound_0.writeFINAL_T0_S2 [2840] registerRound_0.writeFINAL_T0_S2-->registerRound_0.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36666#registerRound_0.writeEXIT_T0_S2 >[3673] registerRound_0.writeEXIT_T0_S2-->handle_1aFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 36668#handle_1aFINAL-D140 [2626] handle_1aFINAL-D140-->handle_1aFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36992#handle_1aFINAL_T0_S2 [2857] handle_1aFINAL_T0_S2-->handle_1aEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36831#handle_1aEXIT_T0_S2 >[3665] handle_1aEXIT_T0_S2-->L530-1-D197: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 36832#L530-1-D197 [2756] L530-1-D197-->L530-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37098#L530-1_T0_S2 [2951] L530-1_T0_S2-->acceptor_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37616#acceptor_tbl_0.applyEXIT_T0_S2 >[3676] acceptor_tbl_0.applyEXIT_T0_S2-->L814-1-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37611#L814-1-D146 [2496] L814-1-D146-->L814-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37605#L814-1_T0_S2 [3109] L814-1_T0_S2-->L814-1_T0_S2-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37606#L814-1_T0_S2-D116 [3269] L814-1_T0_S2-D116-->transport_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37630#transport_tbl_0.applyENTRY_T0_S2 [3142] transport_tbl_0.applyENTRY_T0_S2-->L994_T0_S2: Formula: (= v_transport_tbl_0.action_run_23 transport_tbl_0.action._drop_4)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_23}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_23}  AuxVars[]  AssignedVars[] 37624#L994_T0_S2 [2887] L994_T0_S2-->L994_T0_S2-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37633#L994_T0_S2-D71 [2502] L994_T0_S2-D71-->_drop_4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37638#_drop_4ENTRY_T0_S2 [2613] _drop_4ENTRY_T0_S2-->_drop_4FINAL_T0_S2: Formula: v_drop_47  InVars {}  OutVars{drop=v_drop_47}  AuxVars[]  AssignedVars[drop] 37632#_drop_4FINAL_T0_S2 [3018] _drop_4FINAL_T0_S2-->_drop_4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37623#_drop_4EXIT_T0_S2 >[3719] _drop_4EXIT_T0_S2-->L1000-1-D167: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37617#L1000-1-D167 [3203] L1000-1-D167-->L1000-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37612#L1000-1_T0_S2 [2774] L1000-1_T0_S2-->transport_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37607#transport_tbl_0.applyEXIT_T0_S2 >[3492] transport_tbl_0.applyEXIT_T0_S2-->L810-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37584#L810-1-D254 [2243] L810-1-D254-->L810-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37583#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37576#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37569#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37563#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37564#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37581#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37582#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37631#place_holder_table_0.applyENTRY_T0_S2 [2520] place_holder_table_0.applyENTRY_T0_S2-->L930_T0_S2: Formula: (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 37620#L930_T0_S2 [2750] L930_T0_S2-->L930_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37627#L930_T0_S2-D23 [3198] L930_T0_S2-D23-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37637#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37619#NoAction_0EXIT_T0_S2 >[3390] NoAction_0EXIT_T0_S2-->L933-1-D179: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37614#L933-1-D179 [2394] L933-1-D179-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37608#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37580#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37575#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37568#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37562#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37558#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37534#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37535#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37557#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37533#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37529#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37520#L846_T0_S2 [2391] L846_T0_S2-->L848_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 37501#L848_T0_S2 [2669] L848_T0_S2-->L847-1_T0_S2: Formula: v_drop_74  InVars {}  OutVars{drop=v_drop_74}  AuxVars[]  AssignedVars[drop] 37477#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 37476#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 37475#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 37473#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37470#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37435#L860-1-D191 [2272] L860-1-D191-->L860-1_T0_S2: Formula: (and v__p4ltl_2_12 v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_23) v_hdr.paxos.valid_27)  InVars {_p4ltl_2=v__p4ltl_2_12, hdr.ipv4.valid=v_hdr.ipv4.valid_26, hdr.paxos.valid=v_hdr.paxos.valid_27, hdr.arp.valid=v_hdr.arp.valid_23}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ipv4.valid=v_hdr.ipv4.valid_26, hdr.paxos.valid=v_hdr.paxos.valid_27, hdr.arp.valid=v_hdr.arp.valid_23}  AuxVars[]  AssignedVars[] 37358#L860-1_T0_S2 [2633] L860-1_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36651#L860_T0_S2 [2618] L860_T0_S2-->L860_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37360#L860_T0_S2-D38 [2433] L860_T0_S2-D38-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36405#mainENTRY_T0_S2 [2293] mainENTRY_T0_S2-->mainENTRY_T0_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37458#mainENTRY_T0_S2-D68 [2836] mainENTRY_T0_S2-D68-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37876#havocProcedureENTRY_T0_S2 [2704] havocProcedureENTRY_T0_S2-->L652_T0_S2: Formula: (not v_drop_71)  InVars {}  OutVars{drop=v_drop_71}  AuxVars[]  AssignedVars[drop] 36727#L652_T0_S2 [2398] L652_T0_S2-->L653_T0_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 36728#L653_T0_S2 [3246] L653_T0_S2-->L654_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37297#L654_T0_S2 [3121] L654_T0_S2-->L655_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_11) (< v_standard_metadata.ingress_port_11 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[] 36767#L655_T0_S2 [2436] L655_T0_S2-->L656_T0_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36768#L656_T0_S2 [2607] L656_T0_S2-->L657_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 36973#L657_T0_S2 [3253] L657_T0_S2-->L658_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 37319#L658_T0_S2 [3184] L658_T0_S2-->L659_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 37157#L659_T0_S2 [2839] L659_T0_S2-->L660_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37158#L660_T0_S2 [2636] L660_T0_S2-->L661_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 37870#L661_T0_S2 [3062] L661_T0_S2-->L662_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37869#L662_T0_S2 [2193] L662_T0_S2-->L663_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 37868#L663_T0_S2 [3249] L663_T0_S2-->L664_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36930#L664_T0_S2 [2564] L664_T0_S2-->L665_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36477#L665_T0_S2 [2220] L665_T0_S2-->L666_T0_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 36478#L666_T0_S2 [2777] L666_T0_S2-->L667_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 37350#L667_T0_S2 [3283] L667_T0_S2-->L668_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 37351#L668_T0_S2 [2214] L668_T0_S2-->L669_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 37018#L669_T0_S2 [2661] L669_T0_S2-->L670_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 37019#L670_T0_S2 [3101] L670_T0_S2-->L671_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37170#L671_T0_S2 [2853] L671_T0_S2-->L672_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 36841#L672_T0_S2 [2490] L672_T0_S2-->L673_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36842#L673_T0_S2 [2805] L673_T0_S2-->L674_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37851#L674_T0_S2 [2528] L674_T0_S2-->L675_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37839#L675_T0_S2 [2213] L675_T0_S2-->L676_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 37838#L676_T0_S2 [2973] L676_T0_S2-->L677_T0_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 37837#L677_T0_S2 [2824] L677_T0_S2-->L678_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37836#L678_T0_S2 [3333] L678_T0_S2-->L679_T0_S2: Formula: (= v_emit_45 (store v_emit_46 v_hdr.ethernet_4 false))  InVars {emit=v_emit_46, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_45, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 37221#L679_T0_S2 [2957] L679_T0_S2-->L680_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 37222#L680_T0_S2 [2593] L680_T0_S2-->L681_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 36457#L681_T0_S2 [2207] L681_T0_S2-->L682_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 36458#L682_T0_S2 [2571] L682_T0_S2-->L683_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 36569#L683_T0_S2 [2269] L683_T0_S2-->L684_T0_S2: Formula: (not v_hdr.arp.valid_19)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[hdr.arp.valid] 36570#L684_T0_S2 [3116] L684_T0_S2-->L685_T0_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 36980#L685_T0_S2 [2612] L685_T0_S2-->L686_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 36981#L686_T0_S2 [3088] L686_T0_S2-->L687_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_13) (< v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 37282#L687_T0_S2 [2708] L687_T0_S2-->L688_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 37830#L688_T0_S2 [3042] L688_T0_S2-->L689_T0_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 37829#L689_T0_S2 [2717] L689_T0_S2-->L690_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 37020#L690_T0_S2 [2662] L690_T0_S2-->L691_T0_S2: Formula: (and (<= 0 v_hdr.arp.hln_13) (< v_hdr.arp.hln_13 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 37021#L691_T0_S2 [2162] L691_T0_S2-->L692_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 37828#L692_T0_S2 [2554] L692_T0_S2-->L693_T0_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 36615#L693_T0_S2 [2300] L693_T0_S2-->L694_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 36616#L694_T0_S2 [3299] L694_T0_S2-->L695_T0_S2: Formula: (and (< v_hdr.arp.op_20 65536) (<= 0 v_hdr.arp.op_20))  InVars {hdr.arp.op=v_hdr.arp.op_20}  OutVars{hdr.arp.op=v_hdr.arp.op_20}  AuxVars[]  AssignedVars[] 37820#L695_T0_S2 [2705] L695_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_21}  AuxVars[]  AssignedVars[hdr.arp.sha] 37819#L696_T0_S2 [2516] L696_T0_S2-->L697_T0_S2: Formula: (and (< v_hdr.arp.sha_19 281474976710656) (<= 0 v_hdr.arp.sha_19))  InVars {hdr.arp.sha=v_hdr.arp.sha_19}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[] 37818#L697_T0_S2 [2924] L697_T0_S2-->L698_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 37817#L698_T0_S2 [2517] L698_T0_S2-->L699_T0_S2: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 37816#L699_T0_S2 [2968] L699_T0_S2-->L700_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 37815#L700_T0_S2 [2806] L700_T0_S2-->L701_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_20) (< v_hdr.arp.tha_20 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_20}  OutVars{hdr.arp.tha=v_hdr.arp.tha_20}  AuxVars[]  AssignedVars[] 37814#L701_T0_S2 [2588] L701_T0_S2-->L702_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[hdr.arp.tpa] 37813#L702_T0_S2 [2288] L702_T0_S2-->L703_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_19) (< v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 37812#L703_T0_S2 [3011] L703_T0_S2-->L704_T0_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37811#L704_T0_S2 [2647] L704_T0_S2-->L705_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_28}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 37810#L705_T0_S2 [2174] L705_T0_S2-->L706_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 37809#L706_T0_S2 [2868] L706_T0_S2-->L707_T0_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 37808#L707_T0_S2 [2356] L707_T0_S2-->L708_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 37807#L708_T0_S2 [2996] L708_T0_S2-->L709_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_14) (< v_hdr.ipv4.ihl_14 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[] 37806#L709_T0_S2 [3207] L709_T0_S2-->L710_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 37805#L710_T0_S2 [2990] L710_T0_S2-->L711_T0_S2: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 37804#L711_T0_S2 [3107] L711_T0_S2-->L712_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 37803#L712_T0_S2 [2579] L712_T0_S2-->L713_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 37353#L713_T0_S2 [3311] L713_T0_S2-->L714_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 37250#L714_T0_S2 [3028] L714_T0_S2-->L715_T0_S2: Formula: (and (< v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 37232#L715_T0_S2 [2975] L715_T0_S2-->L716_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 36424#L716_T0_S2 [2187] L716_T0_S2-->L717_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_14) (< v_hdr.ipv4.flags_14 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_14}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[] 36425#L717_T0_S2 [2597] L717_T0_S2-->L718_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 36966#L718_T0_S2 [3161] L718_T0_S2-->L719_T0_S2: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 37303#L719_T0_S2 [3138] L719_T0_S2-->L720_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 36783#L720_T0_S2 [2447] L720_T0_S2-->L721_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 36784#L721_T0_S2 [3054] L721_T0_S2-->L722_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 37148#L722_T0_S2 [2827] L722_T0_S2-->L723_T0_S2: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 36859#L723_T0_S2 [2501] L723_T0_S2-->L724_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 36860#L724_T0_S2 [2948] L724_T0_S2-->L725_T0_S2: Formula: (and (< v_hdr.ipv4.hdrChecksum_11 65536) (<= 0 v_hdr.ipv4.hdrChecksum_11))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[] 36987#L725_T0_S2 [2621] L725_T0_S2-->L726_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_18}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 36866#L726_T0_S2 [2505] L726_T0_S2-->L727_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 36867#L727_T0_S2 [3092] L727_T0_S2-->L728_T0_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 37013#L728_T0_S2 [2658] L728_T0_S2-->L729_T0_S2: Formula: (= v_emit_39 (store v_emit_40 v_hdr.icmp_3 false))  InVars {emit=v_emit_40, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_39, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 37014#L729_T0_S2 [2828] L729_T0_S2-->L730_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 37149#L730_T0_S2 [3057] L730_T0_S2-->L731_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 36624#L731_T0_S2 [2304] L731_T0_S2-->L732_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 36625#L732_T0_S2 [2625] L732_T0_S2-->L733_T0_S2: Formula: (and (<= 0 v_hdr.icmp.icmpCode_9) (< v_hdr.icmp.icmpCode_9 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 36991#L733_T0_S2 [3066] L733_T0_S2-->L734_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 36957#L734_T0_S2 [2589] L734_T0_S2-->L735_T0_S2: Formula: (and (< v_hdr.icmp.hdrChecksum_17 65536) (<= 0 v_hdr.icmp.hdrChecksum_17))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[] 36559#L735_T0_S2 [2259] L735_T0_S2-->L736_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 36560#L736_T0_S2 [3165] L736_T0_S2-->L737_T0_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (< v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 37057#L737_T0_S2 [2699] L737_T0_S2-->L738_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 37058#L738_T0_S2 [2945] L738_T0_S2-->L739_T0_S2: Formula: (and (< v_hdr.icmp.seqNumber_11 65536) (<= 0 v_hdr.icmp.seqNumber_11))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 37100#L739_T0_S2 [2759] L739_T0_S2-->L740_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[hdr.icmp.payload] 37101#L740_T0_S2 [2954] L740_T0_S2-->L741_T0_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 36695#L741_T0_S2 [2370] L741_T0_S2-->L742_T0_S2: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 36696#L742_T0_S2 [3177] L742_T0_S2-->L743_T0_S2: Formula: (= v_emit_33 (store v_emit_34 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_34}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_33}  AuxVars[]  AssignedVars[emit] 37316#L743_T0_S2 [3305] L743_T0_S2-->L744_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 36893#L744_T0_S2 [2524] L744_T0_S2-->L745_T0_S2: Formula: (and (< v_hdr.udp.srcPort_14 65536) (<= 0 v_hdr.udp.srcPort_14))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_14}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[] 36894#L745_T0_S2 [3276] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 37050#L746_T0_S2 [2691] L746_T0_S2-->L747_T0_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_22) (< v_hdr.udp.dstPort_22 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_22}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[] 37051#L747_T0_S2 [2981] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 36817#L748_T0_S2 [2469] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 36818#L749_T0_S2 [3304] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 37324#L750_T0_S2 [3200] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 37270#L751_T0_S2 [3064] L751_T0_S2-->L752_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 37239#L752_T0_S2 [3005] L752_T0_S2-->L753_T0_S2: Formula: (= v_emit_53 (store v_emit_54 v_hdr.paxos_4 false))  InVars {emit=v_emit_54, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_53, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 37240#L753_T0_S2 [3031] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_24}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 36802#L754_T0_S2 [2462] L754_T0_S2-->L755_T0_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 36803#L755_T0_S2 [2926] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[hdr.paxos.inst] 37086#L756_T0_S2 [2745] L756_T0_S2-->L757_T0_S2: Formula: (and (< v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 37085#L757_T0_S2 [2744] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 36678#L758_T0_S2 [2350] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 36679#L759_T0_S2 [2533] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 36901#L760_T0_S2 [2826] L760_T0_S2-->L761_T0_S2: Formula: (and (< v_hdr.paxos.vrnd_19 65536) (<= 0 v_hdr.paxos.vrnd_19))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[] 36528#L761_T0_S2 [2246] L761_T0_S2-->L762_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 36529#L762_T0_S2 [3338] L762_T0_S2-->L763_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 37006#L763_T0_S2 [2650] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 36404#L764_T0_S2 [2179] L764_T0_S2-->L765_T0_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 36406#L765_T0_S2 [3238] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 37654#L766_T0_S2 [3204] L766_T0_S2-->L767_T0_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_21) (< v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 37511#L767_T0_S2 [3063] L767_T0_S2-->L768_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_15)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 37510#L768_T0_S2 [2821] L768_T0_S2-->L769_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 37509#L769_T0_S2 [2440] L769_T0_S2-->L770_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 37506#L770_T0_S2 [2620] L770_T0_S2-->L771_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 37502#L771_T0_S2 [2576] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 37497#L772_T0_S2 [3065] L772_T0_S2-->L773_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 37494#L773_T0_S2 [3087] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 37490#L774_T0_S2 [2875] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 37487#L775_T0_S2 [3332] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 37483#L776_T0_S2 [3211] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 37478#L777_T0_S2 [3125] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 37468#L778_T0_S2 [2229] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 37466#L779_T0_S2 [2476] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 37464#L780_T0_S2 [2642] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_16}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 37462#L781_T0_S2 [2461] L781_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 37460#havocProcedureFINAL_T0_S2 [3320] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37457#havocProcedureEXIT_T0_S2 >[3416] havocProcedureEXIT_T0_S2-->L841-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37454#L841-D134 [3286] L841-D134-->L841_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36938#L841_T0_S2 [2498] L841_T0_S2-->L841_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36937#L841_T0_S2-D59 [2572] L841_T0_S2-D59-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36939#_parser_TopParserENTRY_T0_S2 [2584] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D113: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37126#_parser_TopParserENTRY_T0_S2-D113 [2796] _parser_TopParserENTRY_T0_S2-D113-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37127#startENTRY_T0_S2 [2825] startENTRY_T0_S2-->L981_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37052#L981_T0_S2 [2693] L981_T0_S2-->L984_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 37053#L984_T0_S2 [3185] L984_T0_S2-->L985_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 36749#L985_T0_S2 [2238] L985_T0_S2-->L985_T0_S2-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36748#L985_T0_S2-D119 [2417] L985_T0_S2-D119-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36750#parse_ipv4ENTRY_T0_S2 [2936] parse_ipv4ENTRY_T0_S2-->L900_T0_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37213#L900_T0_S2 [2818] L900_T0_S2-->L903_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 37485#L903_T0_S2 [2555] L903_T0_S2-->L904_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 37480#L904_T0_S2 [3098] L904_T0_S2-->L904_T0_S2-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37481#L904_T0_S2-D80 [3300] L904_T0_S2-D80-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37499#parse_udpENTRY_T0_S2 [3252] parse_udpENTRY_T0_S2-->L921_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 37496#L921_T0_S2 [2897] L921_T0_S2-->L922_T0_S2: Formula: (= v_hdr.udp.dstPort_28 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_28}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_28}  AuxVars[]  AssignedVars[] 37492#L922_T0_S2 [2325] L922_T0_S2-->L922_T0_S2-D122: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37493#L922_T0_S2-D122 [2829] L922_T0_S2-D122-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37508#parse_paxosENTRY_T0_S2 [3187] parse_paxosENTRY_T0_S2-->L913_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 37504#L913_T0_S2 [2253] L913_T0_S2-->L913_T0_S2-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37505#L913_T0_S2-D101 [2525] L913_T0_S2-D101-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37507#acceptFINAL_T0_S2 [2432] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37503#acceptEXIT_T0_S2 >[3401] acceptEXIT_T0_S2-->parse_paxosFINAL-D233: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37498#parse_paxosFINAL-D233 [2623] parse_paxosFINAL-D233-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37495#parse_paxosFINAL_T0_S2 [2523] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37491#parse_paxosEXIT_T0_S2 >[3707] parse_paxosEXIT_T0_S2-->L921-1-D248: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37488#L921-1-D248 [2741] L921-1-D248-->L921-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37484#L921-1_T0_S2 [3339] L921-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37479#parse_udpEXIT_T0_S2 >[3366] parse_udpEXIT_T0_S2-->L903-1-D224: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37469#L903-1-D224 [3325] L903-1-D224-->L903-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37467#L903-1_T0_S2 [2515] L903-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37465#parse_ipv4EXIT_T0_S2 >[3547] parse_ipv4EXIT_T0_S2-->L984-1-D203: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37463#L984-1-D203 [2667] L984-1-D203-->L984-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37461#L984-1_T0_S2 [2322] L984-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37459#startEXIT_T0_S2 >[3572] startEXIT_T0_S2-->_parser_TopParserFINAL-D173: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37456#_parser_TopParserFINAL-D173 [2942] _parser_TopParserFINAL-D173-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37453#_parser_TopParserFINAL_T0_S2 [2908] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37450#_parser_TopParserEXIT_T0_S2 >[3659] _parser_TopParserEXIT_T0_S2-->L842-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37446#L842-D209 [2215] L842-D209-->L842_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37439#L842_T0_S2 [2444] L842_T0_S2-->L842_T0_S2-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37440#L842_T0_S2-D17 [3170] L842_T0_S2-D17-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37445#verifyChecksumFINAL_T0_S2 [3045] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37438#verifyChecksumEXIT_T0_S2 >[3579] verifyChecksumEXIT_T0_S2-->L843-D218: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37434#L843-D218 [2426] L843-D218-->L843_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36524#L843_T0_S2 [2371] L843_T0_S2-->L843_T0_S2-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37379#L843_T0_S2-D125 [2522] L843_T0_S2-D125-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37455#ingressENTRY_T0_S2 [2452] ingressENTRY_T0_S2-->L810_T0_S2: Formula: (not v_hdr.arp.valid_33)  InVars {hdr.arp.valid=v_hdr.arp.valid_33}  OutVars{hdr.arp.valid=v_hdr.arp.valid_33}  AuxVars[]  AssignedVars[] 37452#L810_T0_S2 [2955] L810_T0_S2-->L811_T0_S2: Formula: v_hdr.ipv4.valid_32  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[] 37448#L811_T0_S2 [2486] L811_T0_S2-->L812_T0_S2: Formula: v_hdr.paxos.valid_31  InVars {hdr.paxos.valid=v_hdr.paxos.valid_31}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[] 37442#L812_T0_S2 [3069] L812_T0_S2-->L812_T0_S2-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37443#L812_T0_S2-D56 [2276] L812_T0_S2-D56-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37451#read_roundENTRY_T0_S2 [2446] read_roundENTRY_T0_S2-->read_roundFINAL_T0_S2: Formula: (= (select v_registerRound_0_27 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_25)  InVars {registerRound_0=v_registerRound_0_27, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25, registerRound_0=v_registerRound_0_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 37447#read_roundFINAL_T0_S2 [2378] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37441#read_roundEXIT_T0_S2 >[3740] read_roundEXIT_T0_S2-->L812-1-D200: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37436#L812-1-D200 [2983] L812-1-D200-->L812-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37432#L812-1_T0_S2 [2952] L812-1_T0_S2-->L814_T0_S2: Formula: (<= v_meta.paxos_metadata.round_22 v_hdr.paxos.rnd_35)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_35, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22}  AuxVars[]  AssignedVars[] 36700#L814_T0_S2 [3017] L814_T0_S2-->L814_T0_S2-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37310#L814_T0_S2-D83 [3157] L814_T0_S2-D83-->acceptor_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37187#acceptor_tbl_0.applyENTRY_T0_S2 [2885] acceptor_tbl_0.applyENTRY_T0_S2-->L521_T0_S2: Formula: (= v_acceptor_tbl_0.action_run_31 acceptor_tbl_0.action.handle_1a)  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_31}  AuxVars[]  AssignedVars[] 37188#L521_T0_S2 [2778] L521_T0_S2-->L521_T0_S2-D89: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port]< 37413#L521_T0_S2-D89 [3265] L521_T0_S2-D89-->handle_1aENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37449#handle_1aENTRY_T0_S2 [2290] handle_1aENTRY_T0_S2-->L582_T0_S2: Formula: (= v_hdr.paxos.msgtype_29 1)  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_29}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 37444#L582_T0_S2 [2390] L582_T0_S2-->L584_T0_S2: Formula: (= v_hdr.paxos.vrnd_24 (select v_registerVRound_0_24 v_hdr.paxos.inst_35))  InVars {registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{registerVRound_0=v_registerVRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_35, hdr.paxos.vrnd=v_hdr.paxos.vrnd_24}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 37437#L584_T0_S2 [3322] L584_T0_S2-->L586_T0_S2: Formula: (= (select v_registerValue_0_17 v_hdr.paxos.inst_31) v_hdr.paxos.paxosval_25)  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_25, hdr.paxos.inst=v_hdr.paxos.inst_31, registerValue_0=v_registerValue_0_17}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 37433#L586_T0_S2 [3059] L586_T0_S2-->L588_T0_S2: Formula: (= v_hdr.paxos.acptid_29 (select v_registerAcceptorID_0_9 0))  InVars {registerAcceptorID_0=v_registerAcceptorID_0_9}  OutVars{registerAcceptorID_0=v_registerAcceptorID_0_9, hdr.paxos.acptid=v_hdr.paxos.acptid_29}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 37161#L588_T0_S2 [2198] L588_T0_S2-->L588_T0_S2-D29: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index]< 37426#L588_T0_S2-D29 [2738] L588_T0_S2-D29-->registerRound_0.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37429#registerRound_0.writeENTRY_T0_S2 [2902] registerRound_0.writeENTRY_T0_S2-->registerRound_0.writeFINAL_T0_S2: Formula: (= (store v_registerRound_0_25 v_registerRound_0.write_index_4 v_registerRound_0.write_value_4) v_registerRound_0_24)  InVars {registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_25, registerRound_0.write_value=v_registerRound_0.write_value_4}  OutVars{registerRound_0.write_index=v_registerRound_0.write_index_4, registerRound_0=v_registerRound_0_24, registerRound_0.write_value=v_registerRound_0.write_value_4}  AuxVars[]  AssignedVars[registerRound_0] 37160#registerRound_0.writeFINAL_T0_S2 [2840] registerRound_0.writeFINAL_T0_S2-->registerRound_0.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37162#registerRound_0.writeEXIT_T0_S2 >[3673] registerRound_0.writeEXIT_T0_S2-->handle_1aFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_registerRound_0.write_valueInParam_1 v_hdr.paxos.rnd_16) (= v_hdr.paxos.inst_17 v_registerRound_0.write_indexInParam_1))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_17, hdr.paxos.rnd=v_hdr.paxos.rnd_16, registerRound_0.write_index=v_registerRound_0.write_indexInParam_1, registerRound_0.write_value=v_registerRound_0.write_valueInParam_1}  AuxVars[]  AssignedVars[registerRound_0.write_value, registerRound_0.write_index] 37424#handle_1aFINAL-D140 [2626] handle_1aFINAL-D140-->handle_1aFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37423#handle_1aFINAL_T0_S2 [2857] handle_1aFINAL_T0_S2-->handle_1aEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37412#handle_1aEXIT_T0_S2 >[3665] handle_1aEXIT_T0_S2-->L530-1-D197: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_handle_1a_learner_portInParam_1 v_acceptor_tbl_0.handle_1a.learner_port_9)  InVars {acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  OutVars{handle_1a_learner_port=v_handle_1a_learner_portInParam_1, acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_9}  AuxVars[]  AssignedVars[handle_1a_learner_port] 37408#L530-1-D197 [2756] L530-1-D197-->L530-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37404#L530-1_T0_S2 [2951] L530-1_T0_S2-->acceptor_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37400#acceptor_tbl_0.applyEXIT_T0_S2 >[3676] acceptor_tbl_0.applyEXIT_T0_S2-->L814-1-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37396#L814-1-D146 [2496] L814-1-D146-->L814-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36876#L814-1_T0_S2 [3109] L814-1_T0_S2-->L814-1_T0_S2-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37389#L814-1_T0_S2-D116 [3269] L814-1_T0_S2-D116-->transport_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37410#transport_tbl_0.applyENTRY_T0_S2 [3143] transport_tbl_0.applyENTRY_T0_S2-->L996_T0_S2: Formula: (not (= v_transport_tbl_0.action_run_24 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_24}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_24}  AuxVars[]  AssignedVars[] 37406#L996_T0_S2 [3085] L996_T0_S2-->L997_T0_S2: Formula: (= v_transport_tbl_0.action_run_17 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  AuxVars[]  AssignedVars[] 37402#L997_T0_S2 [3037] L997_T0_S2-->L997_T0_S2-D62: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 37403#L997_T0_S2-D62 [2252] L997_T0_S2-D62-->forwardENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37428#forwardENTRY_T0_S2 [2295] forwardENTRY_T0_S2-->L569_T0_S2: Formula: (= v_forward_port_8 v_standard_metadata.egress_spec_28)  InVars {forward_port=v_forward_port_8}  OutVars{forward_port=v_forward_port_8, standard_metadata.egress_spec=v_standard_metadata.egress_spec_28}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37422#L569_T0_S2 [2334] L569_T0_S2-->L570_T0_S2: Formula: (= v_forward_port_7 v_standard_metadata.egress_port_28)  InVars {forward_port=v_forward_port_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_28, forward_port=v_forward_port_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37421#L570_T0_S2 [2218] L570_T0_S2-->L571_T0_S2: Formula: v_forward_35  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 37420#L571_T0_S2 [2928] L571_T0_S2-->L572_T0_S2: Formula: (= v_forward_mac_dst_4 v_hdr.ethernet.dstAddr_36)  InVars {forward_mac_dst=v_forward_mac_dst_4}  OutVars{forward_mac_dst=v_forward_mac_dst_4, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_36}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 37418#L572_T0_S2 [2393] L572_T0_S2-->L573_T0_S2: Formula: (= v_hdr.ipv4.dstAddr_30 v_forward_ip_dst_2)  InVars {forward_ip_dst=v_forward_ip_dst_2}  OutVars{forward_ip_dst=v_forward_ip_dst_2, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_30}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37409#L573_T0_S2 [2766] L573_T0_S2-->forwardFINAL_T0_S2: Formula: (= v_hdr.udp.dstPort_32 v_forward_udp_dst_4)  InVars {forward_udp_dst=v_forward_udp_dst_4}  OutVars{forward_udp_dst=v_forward_udp_dst_4, hdr.udp.dstPort=v_hdr.udp.dstPort_32}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 37405#forwardFINAL_T0_S2 [3046] forwardFINAL_T0_S2-->forwardEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37401#forwardEXIT_T0_S2 >[3622] forwardEXIT_T0_S2-->L1000-1-D176: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 37399#L1000-1-D176 [3010] L1000-1-D176-->L1000-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37395#L1000-1_T0_S2 [2774] L1000-1_T0_S2-->transport_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37388#transport_tbl_0.applyEXIT_T0_S2 >[3492] transport_tbl_0.applyEXIT_T0_S2-->L810-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37385#L810-1-D254 [2243] L810-1-D254-->L810-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37383#L810-1_T0_S2 [2802] L810-1_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37378#ingressEXIT_T0_S2 >[3506] ingressEXIT_T0_S2-->L844-D206: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37376#L844-D206 [3317] L844-D206-->L844_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37373#L844_T0_S2 [2890] L844_T0_S2-->L844_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37374#L844_T0_S2-D53 [2459] L844_T0_S2-D53-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37381#egressENTRY_T0_S2 [3053] egressENTRY_T0_S2-->egressENTRY_T0_S2-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37382#egressENTRY_T0_S2-D107 [3089] egressENTRY_T0_S2-D107-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37398#place_holder_table_0.applyENTRY_T0_S2 [2521] place_holder_table_0.applyENTRY_T0_S2-->L933_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 37392#L933_T0_S2 [2784] L933_T0_S2-->L933_T0_S2-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37393#L933_T0_S2-D74 [2881] L933_T0_S2-D74-->NoAction_0FINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37397#NoAction_0FINAL_T0_S2 [2749] NoAction_0FINAL_T0_S2-->NoAction_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37390#NoAction_0EXIT_T0_S2 >[3483] NoAction_0EXIT_T0_S2-->L933-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37386#L933-1-D182 [2274] L933-1-D182-->L933-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37384#L933-1_T0_S2 [3230] L933-1_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37380#place_holder_table_0.applyEXIT_T0_S2 >[3362] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37377#egressFINAL-D155 [2680] egressFINAL-D155-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37375#egressFINAL_T0_S2 [2180] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37372#egressEXIT_T0_S2 >[3704] egressEXIT_T0_S2-->L845-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37371#L845-D251 [2321] L845-D251-->L845_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37368#L845_T0_S2 [2855] L845_T0_S2-->L845_T0_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37369#L845_T0_S2-D44 [2892] L845_T0_S2-D44-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37370#computeChecksumFINAL_T0_S2 [2748] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37367#computeChecksumEXIT_T0_S2 >[3722] computeChecksumEXIT_T0_S2-->L846-D164: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37366#L846-D164 [3188] L846-D164-->L846_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37365#L846_T0_S2 [2392] L846_T0_S2-->L847-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 37364#L847-1_T0_S2 [3040] L847-1_T0_S2-->L851_T0_S2: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_25 v__p4ltl_free_b_4))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_4, hdr.paxos.rnd=v_hdr.paxos.rnd_25}  OutVars{_p4ltl_0=v__p4ltl_0_6, hdr.paxos.rnd=v_hdr.paxos.rnd_25, _p4ltl_free_b=v__p4ltl_free_b_4}  AuxVars[]  AssignedVars[_p4ltl_0] 37363#L851_T0_S2 [3071] L851_T0_S2-->L852_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_b_8 v_hdr.paxos.rnd_29))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29}  OutVars{_p4ltl_1=v__p4ltl_1_8, hdr.paxos.rnd=v_hdr.paxos.rnd_29, _p4ltl_free_b=v__p4ltl_free_b_8}  AuxVars[]  AssignedVars[_p4ltl_1] 37362#L852_T0_S2 [2396] L852_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_29))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.paxos.inst=v_hdr.paxos.inst_29, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_2] 37361#mainFINAL_T0_S2 [2434] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37359#mainEXIT_T0_S2 >[3567] mainEXIT_T0_S2-->L860-1-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37357#L860-1-D191 [2273] L860-1-D191-->L860-1_accept_S3: Formula: (and v__p4ltl_0_9 v__p4ltl_2_13 v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_24) (not v_drop_76) v_hdr.paxos.valid_28)  InVars {_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_2=v__p4ltl_2_13, _p4ltl_0=v__p4ltl_0_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, drop=v_drop_76, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 37076#L860-1_accept_S3 
[2023-02-09 00:24:35,219 INFO  L754   eck$LassoCheckResult]: Loop: 37076#L860-1_accept_S3 [3173] L860-1_accept_S3-->L860_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36513#L860_accept_S3 [2248] L860_accept_S3-->L860_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36533#L860_accept_S3-D37 [2424] L860_accept_S3-D37-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36357#mainENTRY_accept_S3 [2614] mainENTRY_accept_S3-->mainENTRY_accept_S3-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36530#mainENTRY_accept_S3-D67 [2244] mainENTRY_accept_S3-D67-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36531#havocProcedureENTRY_accept_S3 [3308] havocProcedureENTRY_accept_S3-->L652_accept_S3: Formula: (not v_drop_70)  InVars {}  OutVars{drop=v_drop_70}  AuxVars[]  AssignedVars[drop] 36546#L652_accept_S3 [2251] L652_accept_S3-->L653_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 36547#L653_accept_S3 [2728] L653_accept_S3-->L654_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 36848#L654_accept_S3 [2495] L654_accept_S3-->L655_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 36849#L655_accept_S3 [3273] L655_accept_S3-->L656_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36455#L656_accept_S3 [2206] L656_accept_S3-->L657_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 36456#L657_accept_S3 [2361] L657_accept_S3-->L658_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36573#L658_accept_S3 [2270] L658_accept_S3-->L659_accept_S3: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 36574#L659_accept_S3 [2791] L659_accept_S3-->L660_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37122#L660_accept_S3 [2859] L660_accept_S3-->L661_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 37174#L661_accept_S3 [3346] L661_accept_S3-->L662_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37236#L662_accept_S3 [2992] L662_accept_S3-->L663_accept_S3: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 37207#L663_accept_S3 [2917] L663_accept_S3-->L664_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36877#L664_accept_S3 [2512] L664_accept_S3-->L665_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36878#L665_accept_S3 [2694] L665_accept_S3-->L666_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 36993#L666_accept_S3 [2628] L666_accept_S3-->L667_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36994#L667_accept_S3 [2698] L667_accept_S3-->L668_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 36904#L668_accept_S3 [2536] L668_accept_S3-->L669_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36905#L669_accept_S3 [2542] L669_accept_S3-->L670_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 36459#L670_accept_S3 [2211] L670_accept_S3-->L671_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36460#L671_accept_S3 [2831] L671_accept_S3-->L672_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 37151#L672_accept_S3 [3181] L672_accept_S3-->L673_accept_S3: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 37275#L673_accept_S3 [3070] L673_accept_S3-->L674_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36793#L674_accept_S3 [2455] L674_accept_S3-->L675_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36794#L675_accept_S3 [2873] L675_accept_S3-->L676_accept_S3: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36511#L676_accept_S3 [2235] L676_accept_S3-->L677_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 36426#L677_accept_S3 [2189] L677_accept_S3-->L678_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36427#L678_accept_S3 [3117] L678_accept_S3-->L679_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ethernet_3 false))  InVars {emit=v_emit_32, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_31, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 36809#L679_accept_S3 [2466] L679_accept_S3-->L680_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_27}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 36810#L680_accept_S3 [2905] L680_accept_S3-->L681_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 37199#L681_accept_S3 [3099] L681_accept_S3-->L682_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 37104#L682_accept_S3 [2761] L682_accept_S3-->L683_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_17) (< v_hdr.ethernet.etherType_17 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 37105#L683_accept_S3 [3003] L683_accept_S3-->L684_accept_S3: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 36664#L684_accept_S3 [2337] L684_accept_S3-->L685_accept_S3: Formula: (= v_emit_23 (store v_emit_24 v_hdr.arp_2 false))  InVars {emit=v_emit_24, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_23, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 36665#L685_accept_S3 [2779] L685_accept_S3-->L686_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 36628#L686_accept_S3 [2306] L686_accept_S3-->L687_accept_S3: Formula: (and (<= 0 v_hdr.arp.hrd_14) (< v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 36629#L687_accept_S3 [2348] L687_accept_S3-->L688_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[hdr.arp.pro] 36677#L688_accept_S3 [2531] L688_accept_S3-->L689_accept_S3: Formula: (and (<= 0 v_hdr.arp.pro_13) (< v_hdr.arp.pro_13 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 36900#L689_accept_S3 [2557] L689_accept_S3-->L690_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 36742#L690_accept_S3 [2411] L690_accept_S3-->L691_accept_S3: Formula: (and (< v_hdr.arp.hln_14 256) (<= 0 v_hdr.arp.hln_14))  InVars {hdr.arp.hln=v_hdr.arp.hln_14}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[] 36743#L691_accept_S3 [3260] L691_accept_S3-->L692_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 37197#L692_accept_S3 [2903] L692_accept_S3-->L693_accept_S3: Formula: (and (<= 0 v_hdr.arp.pln_12) (< v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 36356#L693_accept_S3 [2156] L693_accept_S3-->L694_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_21}  AuxVars[]  AssignedVars[hdr.arp.op] 36358#L694_accept_S3 [2428] L694_accept_S3-->L695_accept_S3: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 36581#L695_accept_S3 [2279] L695_accept_S3-->L696_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[hdr.arp.sha] 36582#L696_accept_S3 [2995] L696_accept_S3-->L697_accept_S3: Formula: (and (< v_hdr.arp.sha_20 281474976710656) (<= 0 v_hdr.arp.sha_20))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 36705#L697_accept_S3 [2381] L697_accept_S3-->L698_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 36706#L698_accept_S3 [2852] L698_accept_S3-->L699_accept_S3: Formula: (and (< v_hdr.arp.spa_21 4294967296) (<= 0 v_hdr.arp.spa_21))  InVars {hdr.arp.spa=v_hdr.arp.spa_21}  OutVars{hdr.arp.spa=v_hdr.arp.spa_21}  AuxVars[]  AssignedVars[] 37168#L699_accept_S3 [3090] L699_accept_S3-->L700_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_21}  AuxVars[]  AssignedVars[hdr.arp.tha] 37229#L700_accept_S3 [2970] L700_accept_S3-->L701_accept_S3: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 37230#L701_accept_S3 [3112] L701_accept_S3-->L702_accept_S3: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 36673#L702_accept_S3 [2345] L702_accept_S3-->L703_accept_S3: Formula: (and (<= 0 v_hdr.arp.tpa_16) (< v_hdr.arp.tpa_16 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_16}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[] 36674#L703_accept_S3 [2999] L703_accept_S3-->L704_accept_S3: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 36902#L704_accept_S3 [2532] L704_accept_S3-->L705_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 36903#L705_accept_S3 [2931] L705_accept_S3-->L706_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 36640#L706_accept_S3 [2313] L706_accept_S3-->L707_accept_S3: Formula: (and (< v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 36641#L707_accept_S3 [3122] L707_accept_S3-->L708_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 37298#L708_accept_S3 [3135] L708_accept_S3-->L709_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (< v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 37165#L709_accept_S3 [2848] L709_accept_S3-->L710_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 36754#L710_accept_S3 [2421] L710_accept_S3-->L711_accept_S3: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 36755#L711_accept_S3 [2569] L711_accept_S3-->L712_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 36936#L712_accept_S3 [3314] L712_accept_S3-->L713_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_10) (< v_hdr.ipv4.totalLen_10 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[] 37321#L713_accept_S3 [3191] L713_accept_S3-->L714_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 37322#L714_accept_S3 [3243] L714_accept_S3-->L715_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_13) (< v_hdr.ipv4.identification_13 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_13}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[] 37317#L715_accept_S3 [3178] L715_accept_S3-->L716_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 36978#L716_accept_S3 [2610] L716_accept_S3-->L717_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (< v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 36979#L717_accept_S3 [2901] L717_accept_S3-->L718_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 37190#L718_accept_S3 [2888] L718_accept_S3-->L719_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 36746#L719_accept_S3 [2416] L719_accept_S3-->L720_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 36747#L720_accept_S3 [2841] L720_accept_S3-->L721_accept_S3: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 36611#L721_accept_S3 [2297] L721_accept_S3-->L722_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 36612#L722_accept_S3 [3159] L722_accept_S3-->L723_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 37311#L723_accept_S3 [3219] L723_accept_S3-->L724_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 37315#L724_accept_S3 [3175] L724_accept_S3-->L725_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 37054#L725_accept_S3 [2695] L725_accept_S3-->L726_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 37055#L726_accept_S3 [2882] L726_accept_S3-->L727_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37001#L727_accept_S3 [2641] L727_accept_S3-->L728_accept_S3: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 36613#L728_accept_S3 [2298] L728_accept_S3-->L729_accept_S3: Formula: (= v_emit_51 (store v_emit_52 v_hdr.icmp_4 false))  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 36614#L729_accept_S3 [2889] L729_accept_S3-->L730_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_21}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 36379#L730_accept_S3 [2167] L730_accept_S3-->L731_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 36380#L731_accept_S3 [2632] L731_accept_S3-->L732_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 36443#L732_accept_S3 [2201] L732_accept_S3-->L733_accept_S3: Formula: (and (<= 0 v_hdr.icmp.icmpCode_14) (< v_hdr.icmp.icmpCode_14 256))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[] 36444#L733_accept_S3 [3352] L733_accept_S3-->L734_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 36518#L734_accept_S3 [2237] L734_accept_S3-->L735_accept_S3: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_22) (< v_hdr.icmp.hdrChecksum_22 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_22}  AuxVars[]  AssignedVars[] 36519#L735_accept_S3 [2514] L735_accept_S3-->L736_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 36881#L736_accept_S3 [2666] L736_accept_S3-->L737_accept_S3: Formula: (and (< v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 37026#L737_accept_S3 [3022] L737_accept_S3-->L738_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 37249#L738_accept_S3 [3267] L738_accept_S3-->L739_accept_S3: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (< v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 37106#L739_accept_S3 [2763] L739_accept_S3-->L740_accept_S3: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 36445#L740_accept_S3 [2202] L740_accept_S3-->L741_accept_S3: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 36446#L741_accept_S3 [2537] L741_accept_S3-->L742_accept_S3: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 36839#L742_accept_S3 [2485] L742_accept_S3-->L743_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 36840#L743_accept_S3 [3020] L743_accept_S3-->L744_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 37248#L744_accept_S3 [3275] L744_accept_S3-->L745_accept_S3: Formula: (and (< v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 37256#L745_accept_S3 [3035] L745_accept_S3-->L746_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 37257#L746_accept_S3 [3084] L746_accept_S3-->L747_accept_S3: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 37280#L747_accept_S3 [3133] L747_accept_S3-->L748_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 37033#L748_accept_S3 [2673] L748_accept_S3-->L749_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__10) (< v_hdr.udp.length__10 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 36955#L749_accept_S3 [2587] L749_accept_S3-->L750_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 36956#L750_accept_S3 [3119] L750_accept_S3-->L751_accept_S3: Formula: (and (< v_hdr.udp.checksum_10 65536) (<= 0 v_hdr.udp.checksum_10))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 36791#L751_accept_S3 [2453] L751_accept_S3-->L752_accept_S3: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 36792#L752_accept_S3 [3220] L752_accept_S3-->L753_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.paxos_3 false))  InVars {emit=v_emit_44, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_43, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 36720#L753_accept_S3 [2389] L753_accept_S3-->L754_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 36687#L754_accept_S3 [2362] L754_accept_S3-->L755_accept_S3: Formula: (and (< v_hdr.paxos.msgtype_20 65536) (<= 0 v_hdr.paxos.msgtype_20))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[] 36688#L755_accept_S3 [3274] L755_accept_S3-->L756_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 36593#L756_accept_S3 [2286] L756_accept_S3-->L757_accept_S3: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 36594#L757_accept_S3 [2925] L757_accept_S3-->L758_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 37209#L758_accept_S3 [3127] L758_accept_S3-->L759_accept_S3: Formula: (and (< v_hdr.paxos.rnd_22 65536) (<= 0 v_hdr.paxos.rnd_22))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[] 37291#L759_accept_S3 [3106] L759_accept_S3-->L760_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_20}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 37292#L760_accept_S3 [3327] L760_accept_S3-->L761_accept_S3: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (< v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 37191#L761_accept_S3 [2891] L761_accept_S3-->L762_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 37137#L762_accept_S3 [2809] L762_accept_S3-->L763_accept_S3: Formula: (and (<= 0 v_hdr.paxos.acptid_24) (< v_hdr.paxos.acptid_24 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_24}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_24}  AuxVars[]  AssignedVars[] 37138#L763_accept_S3 [3072] L763_accept_S3-->L764_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 37277#L764_accept_S3 [3257] L764_accept_S3-->L765_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 37205#L765_accept_S3 [2914] L765_accept_S3-->L766_accept_S3: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 37206#L766_accept_S3 [3271] L766_accept_S3-->L767_accept_S3: Formula: (and (<= 0 v_hdr.paxos.paxosval_22) (< v_hdr.paxos.paxosval_22 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_22}  AuxVars[]  AssignedVars[] 36811#L767_accept_S3 [2467] L767_accept_S3-->L768_accept_S3: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 36812#L768_accept_S3 [2527] L768_accept_S3-->L769_accept_S3: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 36619#L769_accept_S3 [2302] L769_accept_S3-->L770_accept_S3: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 36620#L770_accept_S3 [2546] L770_accept_S3-->L771_accept_S3: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 36911#L771_accept_S3 [2864] L771_accept_S3-->L772_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 37177#L772_accept_S3 [3144] L772_accept_S3-->L773_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_12}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 37263#L773_accept_S3 [3047] L773_accept_S3-->L774_accept_S3: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 37243#L774_accept_S3 [3016] L774_accept_S3-->L775_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 37128#L775_accept_S3 [2797] L775_accept_S3-->L776_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 37129#L776_accept_S3 [3096] L776_accept_S3-->L777_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 37253#L777_accept_S3 [3030] L777_accept_S3-->L778_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 37254#L778_accept_S3 [3319] L778_accept_S3-->L779_accept_S3: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 36996#L779_accept_S3 [2630] L779_accept_S3-->L780_accept_S3: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 36500#L780_accept_S3 [2230] L780_accept_S3-->L781_accept_S3: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 36501#L781_accept_S3 [2384] L781_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 36642#havocProcedureFINAL_accept_S3 [2314] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36643#havocProcedureEXIT_accept_S3 >[3530] havocProcedureEXIT_accept_S3-->L841-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37154#L841-D133 [3001] L841-D133-->L841_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36505#L841_accept_S3 [2565] L841_accept_S3-->L841_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36932#L841_accept_S3-D58 [2972] L841_accept_S3-D58-->_parser_TopParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36490#_parser_TopParserENTRY_accept_S3 [3158] _parser_TopParserENTRY_accept_S3-->_parser_TopParserENTRY_accept_S3-D112: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36646#_parser_TopParserENTRY_accept_S3-D112 [2320] _parser_TopParserENTRY_accept_S3-D112-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36647#startENTRY_accept_S3 [3250] startENTRY_accept_S3-->L981_accept_S3: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37340#L981_accept_S3 [3294] L981_accept_S3-->L984_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 36489#L984_accept_S3 [2226] L984_accept_S3-->L985_accept_S3: Formula: (= v_hdr.ethernet.etherType_29 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 36491#L985_accept_S3 [3120] L985_accept_S3-->L985_accept_S3-D118: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37266#L985_accept_S3-D118 [3058] L985_accept_S3-D118-->parse_ipv4ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36690#parse_ipv4ENTRY_accept_S3 [2366] parse_ipv4ENTRY_accept_S3-->L900_accept_S3: Formula: v_hdr.ipv4.valid_22  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 36691#L900_accept_S3 [3217] L900_accept_S3-->L903_accept_S3: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 36908#L903_accept_S3 [2540] L903_accept_S3-->L904_accept_S3: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 36408#L904_accept_S3 [2646] L904_accept_S3-->L904_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36995#L904_accept_S3-D79 [2629] L904_accept_S3-D79-->parse_udpENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36407#parse_udpENTRY_accept_S3 [2178] parse_udpENTRY_accept_S3-->L921_accept_S3: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 36409#L921_accept_S3 [3014] L921_accept_S3-->L922_accept_S3: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 36360#L922_accept_S3 [2732] L922_accept_S3-->L922_accept_S3-D121: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36374#L922_accept_S3-D121 [2164] L922_accept_S3-D121-->parse_paxosENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36375#parse_paxosENTRY_accept_S3 [3110] parse_paxosENTRY_accept_S3-->L913_accept_S3: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 36776#L913_accept_S3 [3151] L913_accept_S3-->L913_accept_S3-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37309#L913_accept_S3-D100 [3312] L913_accept_S3-D100-->acceptFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37343#acceptFINAL_accept_S3 [3255] acceptFINAL_accept_S3-->acceptEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36775#acceptEXIT_accept_S3 >[3449] acceptEXIT_accept_S3-->parse_paxosFINAL-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36777#parse_paxosFINAL-D232 [2560] parse_paxosFINAL-D232-->parse_paxosFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36928#parse_paxosFINAL_accept_S3 [3301] parse_paxosFINAL_accept_S3-->parse_paxosEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36359#parse_paxosEXIT_accept_S3 >[3651] parse_paxosEXIT_accept_S3-->L921-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36361#L921-1-D247 [2747] L921-1-D247-->L921-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36985#L921-1_accept_S3 [2619] L921-1_accept_S3-->parse_udpEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36986#parse_udpEXIT_accept_S3 >[3581] parse_udpEXIT_accept_S3-->L903-1-D223: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37223#L903-1-D223 [2958] L903-1-D223-->L903-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37224#L903-1_accept_S3 [3172] L903-1_accept_S3-->parse_ipv4EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36843#parse_ipv4EXIT_accept_S3 >[3595] parse_ipv4EXIT_accept_S3-->L984-1-D202: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36752#L984-1-D202 [2418] L984-1-D202-->L984-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36753#L984-1_accept_S3 [2624] L984-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36990#startEXIT_accept_S3 >[3629] startEXIT_accept_S3-->_parser_TopParserFINAL-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37134#_parser_TopParserFINAL-D172 [2808] _parser_TopParserFINAL-D172-->_parser_TopParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36869#_parser_TopParserFINAL_accept_S3 [2507] _parser_TopParserFINAL_accept_S3-->_parser_TopParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36504#_parser_TopParserEXIT_accept_S3 >[3726] _parser_TopParserEXIT_accept_S3-->L842-D208: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36506#L842-D208 [2696] L842-D208-->L842_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36836#L842_accept_S3 [3323] L842_accept_S3-->L842_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36835#L842_accept_S3-D16 [2483] L842_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36837#verifyChecksumFINAL_accept_S3 [2668] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37027#verifyChecksumEXIT_accept_S3 >[3746] verifyChecksumEXIT_accept_S3-->L843-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37094#L843-D217 [2752] L843-D217-->L843_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36382#L843_accept_S3 [2408] L843_accept_S3-->L843_accept_S3-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36739#L843_accept_S3-D124 [2548] L843_accept_S3-D124-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36914#ingressENTRY_accept_S3 [3129] ingressENTRY_accept_S3-->L810_accept_S3: Formula: (not v_hdr.arp.valid_31)  InVars {hdr.arp.valid=v_hdr.arp.valid_31}  OutVars{hdr.arp.valid=v_hdr.arp.valid_31}  AuxVars[]  AssignedVars[] 37302#L810_accept_S3 [3309] L810_accept_S3-->L811_accept_S3: Formula: v_hdr.ipv4.valid_28  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28}  AuxVars[]  AssignedVars[] 36564#L811_accept_S3 [2262] L811_accept_S3-->L812_accept_S3: Formula: v_hdr.paxos.valid_33  InVars {hdr.paxos.valid=v_hdr.paxos.valid_33}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_33}  AuxVars[]  AssignedVars[] 36428#L812_accept_S3 [2190] L812_accept_S3-->L812_accept_S3-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36429#L812_accept_S3-D55 [2409] L812_accept_S3-D55-->read_roundENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36671#read_roundENTRY_accept_S3 [2343] read_roundENTRY_accept_S3-->read_roundFINAL_accept_S3: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_38) v_meta.paxos_metadata.round_26)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, meta.paxos_metadata.round=v_meta.paxos_metadata.round_26, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 36672#read_roundFINAL_accept_S3 [3108] read_roundFINAL_accept_S3-->read_roundEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37251#read_roundEXIT_accept_S3 >[3638] read_roundEXIT_accept_S3-->L812-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36381#L812-1-D199 [2166] L812-1-D199-->L812-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36383#L812-1_accept_S3 [2329] L812-1_accept_S3-->L810-1_accept_S3: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 36659#L810-1_accept_S3 [2327] L810-1_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36660#ingressEXIT_accept_S3 >[3684] ingressEXIT_accept_S3-->L844-D205: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37192#L844-D205 [2895] L844-D205-->L844_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36714#L844_accept_S3 [2518] L844_accept_S3-->L844_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36713#L844_accept_S3-D52 [2387] L844_accept_S3-D52-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36603#egressENTRY_accept_S3 [2757] egressENTRY_accept_S3-->egressENTRY_accept_S3-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36820#egressENTRY_accept_S3-D106 [2471] egressENTRY_accept_S3-D106-->place_holder_table_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36821#place_holder_table_0.applyENTRY_accept_S3 [3306] place_holder_table_0.applyENTRY_accept_S3-->L930_accept_S3: Formula: (= v_place_holder_table_0.action_run_17 place_holder_table_0.action.NoAction_0)  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_17}  AuxVars[]  AssignedVars[] 36814#L930_accept_S3 [3222] L930_accept_S3-->L930_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37329#L930_accept_S3-D22 [3209] L930_accept_S3-D22-->NoAction_0FINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36947#NoAction_0FINAL_accept_S3 [2991] NoAction_0FINAL_accept_S3-->NoAction_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36813#NoAction_0EXIT_accept_S3 >[3371] NoAction_0EXIT_accept_S3-->L933-1-D178: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36815#L933-1-D178 [2679] L933-1-D178-->L933-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37037#L933-1_accept_S3 [2851] L933-1_accept_S3-->place_holder_table_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37169#place_holder_table_0.applyEXIT_accept_S3 >[3586] place_holder_table_0.applyEXIT_accept_S3-->egressFINAL-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37252#egressFINAL-D154 [3189] egressFINAL-D154-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36997#egressFINAL_accept_S3 [2631] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36998#egressEXIT_accept_S3 >[3644] egressEXIT_accept_S3-->L845-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36532#L845-D250 [2245] L845-D250-->L845_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36512#L845_accept_S3 [2236] L845_accept_S3-->L845_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36514#L845_accept_S3-D43 [2672] L845_accept_S3-D43-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37032#computeChecksumFINAL_accept_S3 [2867] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36589#computeChecksumEXIT_accept_S3 >[3438] computeChecksumEXIT_accept_S3-->L846-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36590#L846-D163 [2967] L846-D163-->L846_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37228#L846_accept_S3 [3261] L846_accept_S3-->L848_accept_S3: Formula: (not v_forward_25)  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 37344#L848_accept_S3 [3313] L848_accept_S3-->L847-1_accept_S3: Formula: v_drop_72  InVars {}  OutVars{drop=v_drop_72}  AuxVars[]  AssignedVars[drop] 37348#L847-1_accept_S3 [3279] L847-1_accept_S3-->L851_accept_S3: Formula: (let ((.cse0 (< v_hdr.paxos.rnd_28 v__p4ltl_free_b_7))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_free_b=v__p4ltl_free_b_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_28, _p4ltl_free_b=v__p4ltl_free_b_7}  AuxVars[]  AssignedVars[_p4ltl_0] 37182#L851_accept_S3 [2876] L851_accept_S3-->L852_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_b_5 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_free_b=v__p4ltl_free_b_5, hdr.paxos.rnd=v_hdr.paxos.rnd_26}  OutVars{_p4ltl_1=v__p4ltl_1_6, hdr.paxos.rnd=v_hdr.paxos.rnd_26, _p4ltl_free_b=v__p4ltl_free_b_5}  AuxVars[]  AssignedVars[_p4ltl_1] 37183#L852_accept_S3 [3356] L852_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_28))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.paxos.inst=v_hdr.paxos.inst_28, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_2] 36637#mainFINAL_accept_S3 [2310] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36638#mainEXIT_accept_S3 >[3689] mainEXIT_accept_S3-->L860-1-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37075#L860-1-D190 [2729] L860-1-D190-->L860-1_accept_S3: Formula: (and v__p4ltl_2_9 (not v_hdr.arp.valid_20) v_hdr.ipv4.valid_23 v_hdr.paxos.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_9, hdr.ipv4.valid=v_hdr.ipv4.valid_23, hdr.paxos.valid=v_hdr.paxos.valid_24, hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 37076#L860-1_accept_S3 
[2023-02-09 00:24:35,220 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-09 00:24:35,220 INFO  L85        PathProgramCache]: Analyzing trace with hash 646915375, now seen corresponding path program 1 times
[2023-02-09 00:24:35,220 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-09 00:24:35,220 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1473153096]
[2023-02-09 00:24:35,220 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:35,221 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-09 00:24:35,334 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,482 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,495 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,595 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,600 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,611 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:35,613 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,620 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,620 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,627 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,627 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,633 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,633 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,638 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:35,639 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,640 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,641 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:35,641 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,659 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:35,663 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,672 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,673 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,683 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:35,685 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,694 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,696 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,704 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:35,705 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,721 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:35,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,737 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:35,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,740 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 235
[2023-02-09 00:24:35,743 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,744 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,744 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,745 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,746 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,746 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 251
[2023-02-09 00:24:35,747 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,749 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 269
[2023-02-09 00:24:35,765 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,802 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,808 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:35,810 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,814 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,815 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,816 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,816 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,817 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,817 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,818 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:35,818 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,819 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,819 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,819 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:35,820 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,820 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:35,823 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,842 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,843 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,849 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:35,852 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,859 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,860 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,862 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:35,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,864 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:35,865 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,870 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,870 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,871 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 229
[2023-02-09 00:24:35,871 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,872 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,872 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,872 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,873 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,873 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 245
[2023-02-09 00:24:35,874 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,875 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 529
[2023-02-09 00:24:35,883 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,922 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,937 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-09 00:24:35,940 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,941 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:35,942 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,943 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,983 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,983 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,984 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:35,984 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,985 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:35,985 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,985 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-09 00:24:35,986 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,987 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-09 00:24:35,990 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,995 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-09 00:24:35,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:35,997 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-09 00:24:35,998 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:36,000 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,001 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-09 00:24:36,002 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,002 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-02-09 00:24:36,003 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,004 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-09 00:24:36,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,005 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 235
[2023-02-09 00:24:36,005 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,006 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-09 00:24:36,006 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,007 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-09 00:24:36,007 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,008 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 251
[2023-02-09 00:24:36,008 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,010 INFO  L134       CoverageAnalysis]: Checked inductivity of 250 backedges. 0 proven. 27 refuted. 0 times theorem prover too weak. 223 trivial. 0 not checked.
[2023-02-09 00:24:36,010 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-09 00:24:36,011 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1473153096]
[2023-02-09 00:24:36,011 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1473153096] provided 0 perfect and 1 imperfect interpolant sequences
[2023-02-09 00:24:36,011 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1727842628]
[2023-02-09 00:24:36,011 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-09 00:24:36,011 INFO  L173          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2023-02-09 00:24:36,011 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/z3
[2023-02-09 00:24:36,013 INFO  L229       MonitoredProcess]: Starting monitored process 3 with /home/p4ltl/Desktop/UP4LTL-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2023-02-09 00:24:36,014 INFO  L327       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (3)] Waiting until timeout for monitored process
[2023-02-09 00:24:36,637 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-09 00:24:36,645 INFO  L263         TraceCheckSpWp]: Trace formula consists of 3889 conjuncts, 32 conjunts are in the unsatisfiable core
[2023-02-09 00:24:36,658 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2023-02-09 00:24:36,664 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 6 treesize of output 5
[2023-02-09 00:24:36,773 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,812 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,814 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 6 treesize of output 5
[2023-02-09 00:24:36,841 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,856 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:36,857 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:36,914 INFO  L357             Elim1Store]: treesize reduction 0, result has 100.0 percent of original size
[2023-02-09 00:24:36,915 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 13 treesize of output 17
[2023-02-09 00:24:36,935 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,949 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,955 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,960 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:36,963 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 3
[2023-02-09 00:24:37,032 INFO  L357             Elim1Store]: treesize reduction 0, result has 100.0 percent of original size
[2023-02-09 00:24:37,032 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 16 treesize of output 20
[2023-02-09 00:24:37,038 INFO  L134       CoverageAnalysis]: Checked inductivity of 250 backedges. 0 proven. 29 refuted. 0 times theorem prover too weak. 221 trivial. 0 not checked.
[2023-02-09 00:24:37,038 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2023-02-09 00:24:37,118 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:37,159 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:37,299 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 6 treesize of output 4
[2023-02-09 00:24:37,350 INFO  L190   IndexEqualityManager]: detected not equals via solver
[2023-02-09 00:24:37,370 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 6 treesize of output 4
[2023-02-09 00:24:37,398 INFO  L190   IndexEqualityManager]: detected not equals via solver
[2023-02-09 00:24:37,506 INFO  L190   IndexEqualityManager]: detected not equals via solver
[2023-02-09 00:24:37,528 INFO  L190   IndexEqualityManager]: detected not equals via solver
[2023-02-09 00:24:37,534 INFO  L391             Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5
[2023-02-09 00:24:37,648 INFO  L190   IndexEqualityManager]: detected not equals via solver
[2023-02-09 00:24:37,654 INFO  L134       CoverageAnalysis]: Checked inductivity of 250 backedges. 0 proven. 25 refuted. 0 times theorem prover too weak. 225 trivial. 0 not checked.
[2023-02-09 00:24:37,654 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleZ3 [1727842628] provided 0 perfect and 2 imperfect interpolant sequences
[2023-02-09 00:24:37,655 INFO  L184   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2023-02-09 00:24:37,655 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [33, 17, 18] total 54
[2023-02-09 00:24:37,655 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1916007780]
[2023-02-09 00:24:37,655 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2023-02-09 00:24:37,656 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-09 00:24:37,656 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-09 00:24:37,657 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 55 interpolants.
[2023-02-09 00:24:37,657 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=277, Invalid=2693, Unknown=0, NotChecked=0, Total=2970
[2023-02-09 00:24:37,657 INFO  L87              Difference]: Start difference. First operand 1598 states and 1676 transitions. cyclomatic complexity: 82 Second operand  has 55 states, 53 states have (on average 11.622641509433961) internal successors, (616), 38 states have internal predecessors, (616), 14 states have call successors, (99), 18 states have call predecessors, (99), 24 states have return successors, (90), 21 states have call predecessors, (90), 14 states have call successors, (90)
[2023-02-09 00:24:44,609 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-09 00:24:44,609 INFO  L93              Difference]: Finished difference Result 2233 states and 2343 transitions.
[2023-02-09 00:24:44,609 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 145 states. 
[2023-02-09 00:24:44,610 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2233 states and 2343 transitions.
[2023-02-09 00:24:44,612 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-09 00:24:44,613 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2233 states to 0 states and 0 transitions.
[2023-02-09 00:24:44,613 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-09 00:24:44,613 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-09 00:24:44,613 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-09 00:24:44,613 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-09 00:24:44,613 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-09 00:24:44,613 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-09 00:24:44,613 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-09 00:24:44,613 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-02-09 00:24:44,613 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-09 00:24:44,613 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-09 00:24:44,613 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-09 00:24:44,617 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 09.02 12:24:44 BasicIcfg
[2023-02-09 00:24:44,617 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-09 00:24:44,618 INFO  L158              Benchmark]: Toolchain (without parser) took 52325.34ms. Allocated memory was 49.3MB in the beginning and 946.9MB in the end (delta: 897.6MB). Free memory was 25.2MB in the beginning and 705.2MB in the end (delta: -679.9MB). Peak memory consumption was 217.9MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,618 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.09ms. Allocated memory is still 49.3MB. Free memory is still 29.7MB. There was no memory consumed. Max. memory is 4.3GB.
[2023-02-09 00:24:44,618 INFO  L158              Benchmark]: Boogie Preprocessor took 48.93ms. Allocated memory is still 49.3MB. Free memory was 25.1MB in the beginning and 32.4MB in the end (delta: -7.2MB). Peak memory consumption was 5.9MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,618 INFO  L158              Benchmark]: ThufvSpecLang took 155.51ms. Allocated memory is still 49.3MB. Free memory was 32.4MB in the beginning and 30.0MB in the end (delta: 2.4MB). Peak memory consumption was 1.0MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,618 INFO  L158              Benchmark]: RCFGBuilder took 353.43ms. Allocated memory was 49.3MB in the beginning and 95.4MB in the end (delta: 46.1MB). Free memory was 29.9MB in the beginning and 63.9MB in the end (delta: -34.0MB). Peak memory consumption was 12.2MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,619 INFO  L158              Benchmark]: ThufvLTL2Aut took 48.77ms. Allocated memory is still 95.4MB. Free memory was 63.9MB in the beginning and 61.1MB in the end (delta: 2.8MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,619 INFO  L158              Benchmark]: Büchi Program Product took 351.86ms. Allocated memory is still 95.4MB. Free memory was 61.1MB in the beginning and 32.1MB in the end (delta: 29.0MB). Peak memory consumption was 30.4MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,619 INFO  L158              Benchmark]: BlockEncodingV2 took 191.69ms. Allocated memory was 95.4MB in the beginning and 139.5MB in the end (delta: 44.0MB). Free memory was 32.1MB in the beginning and 101.4MB in the end (delta: -69.3MB). Peak memory consumption was 11.5MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,619 INFO  L158              Benchmark]: BuchiAutomizer took 51169.27ms. Allocated memory was 139.5MB in the beginning and 946.9MB in the end (delta: 807.4MB). Free memory was 100.9MB in the beginning and 705.2MB in the end (delta: -604.3MB). Peak memory consumption was 203.1MB. Max. memory is 4.3GB.
[2023-02-09 00:24:44,620 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    1217 locations, 1575 edges
  - StatisticsResult: Encoded RCFG
    1206 locations, 1559 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.09ms. Allocated memory is still 49.3MB. Free memory is still 29.7MB. There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 48.93ms. Allocated memory is still 49.3MB. Free memory was 25.1MB in the beginning and 32.4MB in the end (delta: -7.2MB). Peak memory consumption was 5.9MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 155.51ms. Allocated memory is still 49.3MB. Free memory was 32.4MB in the beginning and 30.0MB in the end (delta: 2.4MB). Peak memory consumption was 1.0MB. Max. memory is 4.3GB.
 * RCFGBuilder took 353.43ms. Allocated memory was 49.3MB in the beginning and 95.4MB in the end (delta: 46.1MB). Free memory was 29.9MB in the beginning and 63.9MB in the end (delta: -34.0MB). Peak memory consumption was 12.2MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 48.77ms. Allocated memory is still 95.4MB. Free memory was 63.9MB in the beginning and 61.1MB in the end (delta: 2.8MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 351.86ms. Allocated memory is still 95.4MB. Free memory was 61.1MB in the beginning and 32.1MB in the end (delta: 29.0MB). Peak memory consumption was 30.4MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 191.69ms. Allocated memory was 95.4MB in the beginning and 139.5MB in the end (delta: 44.0MB). Free memory was 32.1MB in the beginning and 101.4MB in the end (delta: -69.3MB). Peak memory consumption was 11.5MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 51169.27ms. Allocated memory was 139.5MB in the beginning and 946.9MB in the end (delta: 807.4MB). Free memory was 100.9MB in the beginning and 705.2MB in the end (delta: -604.3MB). Peak memory consumption was 203.1MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    322 locations, 397 edges
  - StatisticsResult: BuchiProgram size
    1217 locations, 1575 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 8 terminating modules (8 trivial, 0 deterministic, 0 nondeterministic). 8 modules have a trivial ranking function, the largest among these consists of 55 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 51.1s and 9 iterations.  TraceHistogramMax:2. Analysis of lassos took 8.1s. Construction of modules took 22.9s. Büchi inclusion checks took 19.6s. Highest rank in rank-based complementation 0. Minimization of det autom 8. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 7 MinimizatonAttempts, 5009 StatesRemovedByMinimization, 7 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 53981 SdHoareTripleChecker+Valid, 26.0s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 53806 mSDsluCounter, 22714 SdHoareTripleChecker+Invalid, 22.9s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 6836 IncrementalHoareTripleChecker+Unchecked, 12286 mSDsCounter, 14248 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 90099 IncrementalHoareTripleChecker+Invalid, 111183 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 14248 mSolverCounterUnsat, 10428 mSDtfsCounter, 90099 mSolverCounterSat, 0.5s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU8 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((((hdr.ipv4.valid == true && hdr.paxos.valid == true) && !(hdr.arp.valid == true)) && _p4ltl_2 == true)) )) || ( ( [](( (_p4ltl_1 == true && !drop) ==> ( X(( []((_p4ltl_0 == true ==> drop)) )) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
[2023-02-09 00:24:44,645 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (3)] Ended with exit code 0
[2023-02-09 00:24:44,848 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (2)] Ended with exit code 0
Received shutdown request...
