# TCL File Generated by Component Editor 22.3
# Thu May 04 16:24:34 MYT 2023
# DO NOT MODIFY


# 
# eth_f_ptp_mtod_top "eth_f_ptp_mtod_top" v1.0
#  2023.05.04.16:24:34
# 
# 

# 
# request TCL package from ACDS 22.3
# 
package require -exact qsys 22.3


# 
# module eth_f_ptp_mtod_top
# 
set_module_property DESCRIPTION ""
set_module_property NAME eth_f_ptp_mtod_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME eth_f_ptp_mtod_top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL eth_f_ptp_mtod_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file eth_f_ptp_mtod_top.sv SYSTEM_VERILOG PATH common/eth_f_ptp_mtod_top.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL eth_f_ptp_mtod_top
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file eth_f_ptp_mtod_top.sv SYSTEM_VERILOG PATH common/eth_f_ptp_mtod_top.sv


# 
# parameters
# 
add_parameter MASTER_PPS_CYCLE INTEGER 125000000
set_parameter_property MASTER_PPS_CYCLE DEFAULT_VALUE 125000000
set_parameter_property MASTER_PPS_CYCLE DISPLAY_NAME MASTER_PPS_CYCLE
set_parameter_property MASTER_PPS_CYCLE UNITS None
set_parameter_property MASTER_PPS_CYCLE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MASTER_PPS_CYCLE AFFECTS_GENERATION false
set_parameter_property MASTER_PPS_CYCLE HDL_PARAMETER true
set_parameter_property MASTER_PPS_CYCLE EXPORT true


# 
# display items
# 


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressGroup 0
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock i_clk_reconfig
set_interface_property csr associatedReset i_reconfig_rst_n
set_interface_property csr bitsPerSymbol 8
set_interface_property csr bridgedAddressOffset ""
set_interface_property csr bridgesToMaster ""
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr minimumResponseLatency 1
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr transparentBridge false
set_interface_property csr waitrequestAllowance 0
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""
set_interface_property csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr SV_INTERFACE_TYPE ""
set_interface_property csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr i_csr_write write Input 1
add_interface_port csr i_csr_writedata writedata Input 32
add_interface_port csr i_csr_read read Input 1
add_interface_port csr o_csr_readdata readdata Output 32
add_interface_port csr o_csr_waitrequest waitrequest Output 1
add_interface_port csr i_csr_addr address Input 4
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point i_clk_reconfig
# 
add_interface i_clk_reconfig clock end
set_interface_property i_clk_reconfig ENABLED true
set_interface_property i_clk_reconfig EXPORT_OF ""
set_interface_property i_clk_reconfig PORT_NAME_MAP ""
set_interface_property i_clk_reconfig CMSIS_SVD_VARIABLES ""
set_interface_property i_clk_reconfig SVD_ADDRESS_GROUP ""
set_interface_property i_clk_reconfig IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_clk_reconfig SV_INTERFACE_TYPE ""
set_interface_property i_clk_reconfig SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_clk_reconfig i_clk_reconfig clk Input 1


# 
# connection point i_clk_tod
# 
add_interface i_clk_tod clock end
set_interface_property i_clk_tod ENABLED true
set_interface_property i_clk_tod EXPORT_OF ""
set_interface_property i_clk_tod PORT_NAME_MAP ""
set_interface_property i_clk_tod CMSIS_SVD_VARIABLES ""
set_interface_property i_clk_tod SVD_ADDRESS_GROUP ""
set_interface_property i_clk_tod IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_clk_tod SV_INTERFACE_TYPE ""
set_interface_property i_clk_tod SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_clk_tod i_clk_tod clk Input 1


# 
# connection point i_reconfig_rst_n
# 
add_interface i_reconfig_rst_n reset end
set_interface_property i_reconfig_rst_n associatedClock i_clk_reconfig
set_interface_property i_reconfig_rst_n synchronousEdges BOTH
set_interface_property i_reconfig_rst_n ENABLED true
set_interface_property i_reconfig_rst_n EXPORT_OF ""
set_interface_property i_reconfig_rst_n PORT_NAME_MAP ""
set_interface_property i_reconfig_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property i_reconfig_rst_n SVD_ADDRESS_GROUP ""
set_interface_property i_reconfig_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_reconfig_rst_n SV_INTERFACE_TYPE ""
set_interface_property i_reconfig_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_reconfig_rst_n i_reconfig_rst_n reset_n Input 1


# 
# connection point i_tod_rst_n
# 
add_interface i_tod_rst_n reset end
set_interface_property i_tod_rst_n associatedClock i_clk_tod
set_interface_property i_tod_rst_n synchronousEdges DEASSERT
set_interface_property i_tod_rst_n ENABLED true
set_interface_property i_tod_rst_n EXPORT_OF ""
set_interface_property i_tod_rst_n PORT_NAME_MAP ""
set_interface_property i_tod_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property i_tod_rst_n SVD_ADDRESS_GROUP ""
set_interface_property i_tod_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_tod_rst_n SV_INTERFACE_TYPE ""
set_interface_property i_tod_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_tod_rst_n i_tod_rst_n reset_n Input 1


# 
# connection point avst_tod_load_data
# 
add_interface avst_tod_load_data conduit end
set_interface_property avst_tod_load_data associatedClock i_clk_tod
set_interface_property avst_tod_load_data associatedReset i_tod_rst_n
set_interface_property avst_tod_load_data ENABLED true
set_interface_property avst_tod_load_data EXPORT_OF ""
set_interface_property avst_tod_load_data PORT_NAME_MAP ""
set_interface_property avst_tod_load_data CMSIS_SVD_VARIABLES ""
set_interface_property avst_tod_load_data SVD_ADDRESS_GROUP ""
set_interface_property avst_tod_load_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_tod_load_data SV_INTERFACE_TYPE ""
set_interface_property avst_tod_load_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_tod_load_data i_tod_96b_load_valid valid Input 1
add_interface_port avst_tod_load_data i_tod_96b_load_data data Input 96


# 
# connection point pulse_per_second
# 
add_interface pulse_per_second conduit end
set_interface_property pulse_per_second associatedClock ""
set_interface_property pulse_per_second associatedReset ""
set_interface_property pulse_per_second ENABLED true
set_interface_property pulse_per_second EXPORT_OF ""
set_interface_property pulse_per_second PORT_NAME_MAP ""
set_interface_property pulse_per_second CMSIS_SVD_VARIABLES ""
set_interface_property pulse_per_second SVD_ADDRESS_GROUP ""
set_interface_property pulse_per_second IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pulse_per_second SV_INTERFACE_TYPE ""
set_interface_property pulse_per_second SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pulse_per_second o_pps writeresponsevalid_n Output 1


# 
# connection point avst_tod_data
# 
add_interface avst_tod_data conduit end
set_interface_property avst_tod_data associatedClock ""
set_interface_property avst_tod_data associatedReset ""
set_interface_property avst_tod_data ENABLED true
set_interface_property avst_tod_data EXPORT_OF ""
set_interface_property avst_tod_data PORT_NAME_MAP ""
set_interface_property avst_tod_data CMSIS_SVD_VARIABLES ""
set_interface_property avst_tod_data SVD_ADDRESS_GROUP ""
set_interface_property avst_tod_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_tod_data SV_INTERFACE_TYPE ""
set_interface_property avst_tod_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_tod_data o_tod_96b_valid valid Output 1
add_interface_port avst_tod_data o_tod_96b_data data Output 96


# 
# connection point i_upstr_pll
# 
add_interface i_upstr_pll conduit end
set_interface_property i_upstr_pll associatedClock i_clk_reconfig
set_interface_property i_upstr_pll associatedReset ""
set_interface_property i_upstr_pll ENABLED true
set_interface_property i_upstr_pll EXPORT_OF ""
set_interface_property i_upstr_pll PORT_NAME_MAP ""
set_interface_property i_upstr_pll CMSIS_SVD_VARIABLES ""
set_interface_property i_upstr_pll SVD_ADDRESS_GROUP ""
set_interface_property i_upstr_pll IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_upstr_pll SV_INTERFACE_TYPE ""
set_interface_property i_upstr_pll SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_upstr_pll i_upstr_pll_lock lock Input 1

