
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'peaseNTT.v2': elapsed time 9.42 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
peaseNTT.v2
# Info: Branching solution 'peaseNTT.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'peaseNTT.v2' (SOL-8)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 9.29 seconds, memory usage 1641952kB, peak memory usage 1641952kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT/src/utils.cpp" (CRD-1)
go compile
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT/src/utils.cpp (CIN-69)
/INPUTFILES/2
Source file analysis completed (CIN-68)
option set Input/TargetPlatform x86_64
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
solution file add ./src/utils.cpp
solution file add ./src/ntt.cpp
/INPUTFILES/1
Moving session transcript to file "/home/jd4691/research/NTT_CPU/peaseNTT/catapult.log"
c++11
# Warning: last line of file ends without a newline (CRD-1)
option set Input/CppStandard c++11
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 181, Real ops = 75, Vars = 44 (SOL-21)
# Info: Completed transformation 'compile' on solution 'peaseNTT.v2': elapsed time 5.43 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Loop '/peaseNTT/core/cpyVec:for' iterated at most 1024 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP' iterated at most 128 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Design 'peaseNTT' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v2/CDesignChecker/design_checker.sh'
Synthesizing routine 'peaseNTT' (CIN-13)
Found top design routine 'peaseNTT' specified by directive (CIN-52)
Inlining routine 'operator>=<20, false>' (CIN-14)
Inlining routine 'peaseNTT' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaseNTT.v2' (SOL-8)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Optimizing block '/peaseNTT' ... (CIN-4)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'cpyVec' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
Inlining routine 'operator>><96, false>' (CIN-14)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 181, Real ops = 75, Vars = 44 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaseNTT.v2': elapsed time 0.43 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'peaseNTT.v2' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 181, Real ops = 75, Vars = 44 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaseNTT.v2': elapsed time 0.21 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'peaseNTT.v2' (SOL-8)
go allocate

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 191, Real ops = 75, Vars = 49 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v3': elapsed time 0.07 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
/peaseNTT/xt:rsc/INTERLEAVE 8
Loop '/peaseNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v3' (SOL-8)
CU_DIRECTIVE sid3 SET /peaseNTT/core/cpyVec:for {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DESIGN sid3 ADD {} {VERSION v3 SID sid3 BRANCH_SID sid2 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/peaseNTT/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaseNTT}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/core/INNER_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/core/yt:rsc {INTERLEAVE 4}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/twiddle:rsc {INTERLEAVE 4}: Race condition
CU_DIRECTIVE sid3 SET /peaseNTT/twiddle_h:rsc {INTERLEAVE 4}: Race condition
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v3/CDesignChecker/design_checker.sh'
# Info: Branching solution 'peaseNTT.v3' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/cpyVec:for' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
go allocate
# Info: Design complexity at end of 'loops': Total ops = 191, Real ops = 75, Vars = 49 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v2': elapsed time 0.09 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Loop '/peaseNTT/core/cpyVec:for' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v2' (SOL-8)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 259, Real ops = 75, Vars = 95 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaseNTT.v3': elapsed time 2.05 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Memory Resource '/peaseNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(0)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Resource '/peaseNTT/twiddle_h:rsc' split into 1 x 4 blocks (MEM-11)
Memory Resource '/peaseNTT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Resource '/peaseNTT/xt:rsc' split into 1 x 8 blocks (MEM-11)
Memory Resource '/peaseNTT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Resource '/peaseNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
I/O-Port Resource '/peaseNTT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Resource '/peaseNTT/core/yt:rsc' split into 2 x 4 blocks (MEM-11)
Memory Resource '/peaseNTT/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'peaseNTT.v3' (SOL-8)
I/O-Port Resource '/peaseNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(2)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(1)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(3)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 256 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 259, Real ops = 75, Vars = 95 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaseNTT.v3': elapsed time 0.10 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'peaseNTT.v3' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 437, Real ops = 114, Vars = 127 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaseNTT.v3': elapsed time 0.89 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Design 'peaseNTT' contains '114' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaseNTT.v3' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 437, Real ops = 114, Vars = 127 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'peaseNTT.v3': elapsed time 0.88 seconds, memory usage 1708000kB, peak memory usage 1708000kB (SOL-9)
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'peaseNTT.v3' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled SEQUENTIAL '/peaseNTT/core' (total length 61976 c-steps) (SCHD-8)
Prescheduled LOOP '/peaseNTT/core/core:rlp' (0 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Initial schedule of SEQUENTIAL '/peaseNTT/core': Latency = 12846, Area (Datapath, Register, Total) = 40688.74, 0.00, 40688.74 (CRAAS-11)
# Info: Final schedule of SEQUENTIAL '/peaseNTT/core': Latency = 12846, Area (Datapath, Register, Total) = 35488.74, 0.00, 35488.74 (CRAAS-12)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP' (12 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/peaseNTT/core/cpyVec:for' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 6065, Real ops = 415, Vars = 3118 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'peaseNTT.v3': elapsed time 20.97 seconds, memory usage 1707484kB, peak memory usage 1708000kB (SOL-9)
Global signal 'twiddle_h:rsc(0)(0).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).q' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).we' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).radr' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(1).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'p:rsc.dat' added to design 'peaseNTT' for component 'p:rsci' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(1).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'r:rsc.dat' added to design 'peaseNTT' for component 'r:rsci' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).we' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).radr' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).wadr' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).d' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).wadr' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).d' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).q' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'peaseNTT.v3' (SOL-8)
go extract
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)
Global signal 'twiddle_h:rsc(0)(3).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(1):obj' (LIB-3)
# Info: Loop '/peaseNTT/core/cpyVec:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Loop '/peaseNTT/core/INNER_LOOP' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(5):obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(3)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(3).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'peaseNTT' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'peaseNTT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle:rsc(0)(1).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(5).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).da' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(4)' (SCHD-46)
Global signal 'xt:rsc(0)(5).db' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).web' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(6).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).db' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(5)' (SCHD-46)
Global signal 'xt:rsc(0)(5).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(6).web' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(3).da' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(3)' (SCHD-46)
Global signal 'xt:rsc(0)(3).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).db' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).web' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(4).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).da' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).web' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).db' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(7).db' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).web' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(6).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).da' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(7).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(6)' (SCHD-46)
Global signal 'twiddle:rsc(0)(0).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(7).da' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(7)' (SCHD-46)
Global signal 'xt:rsc(0)(7).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(3)' (SCHD-46)
Global signal 'twiddle:rsc(0)(3).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(1)' (SCHD-46)
Global signal 'twiddle:rsc(0)(1).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'twiddle:rsc(0)(2).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Global signal 'twiddle:rsc(0)(2).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(2)' (SCHD-46)
Global signal 'twiddle:rsc(0)(2).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(1).we' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(1).radr' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).wadr' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).d' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(0).wadr' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(1)' (SCHD-46)
Global signal 'yt:rsc(1)(0).d' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(1).q' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(1).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).wadr' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).d' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(3).q' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(3).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).q' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(2).we' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).radr' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(2).wadr' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(2).d' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(3).q' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(3).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).q' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(2)' (SCHD-46)
Global signal 'yt:rsc(0)(2).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(2).we' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(2).radr' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(0).q' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(0).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(0).we' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(0).radr' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).we' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).radr' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(3).wadr' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(3).d' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(1)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(2).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).web' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).da' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(1).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).da' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(3).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(2)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(2).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).db' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(2).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(0)' (SCHD-46)
Global signal 'xt:rsc(0)(0).web' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).adrb' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).db' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(3).we' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(3).radr' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(3).wadr' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(3).d' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).qb' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(1).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).db' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).web' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).da' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'peaseNTT.v3': elapsed time 9.99 seconds, memory usage 1707484kB, peak memory usage 1708000kB (SOL-9)
# Warning: Extrapolation detected. Script '/home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v3/adjust_char_library.tcl' generated. (LIB-142)
# Info: Design complexity at end of 'dpfsm': Total ops = 4155, Real ops = 871, Vars = 2623 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaseNTT.v3' (SOL-8)
Performing FSM extraction... (FSM-1)
Creating shared register 'cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#1.itm.1' for variables 'cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#1.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#2.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#3.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#4.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#5.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#6.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3)#7.itm.1, cpyVec:for:cpyVec:for:slc(cpyVec:for:i(10:0))(9-3).itm.1' (7 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 4028, Real ops = 749, Vars = 3441 (SOL-21)
# Info: Completed transformation 'instance' on solution 'peaseNTT.v3': elapsed time 18.25 seconds, memory usage 1773020kB, peak memory usage 1773020kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'peaseNTT.v3' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 4025, Real ops = 750, Vars = 2616 (SOL-21)
# Info: Completed transformation 'extract' on solution 'peaseNTT.v3': elapsed time 29.56 seconds, memory usage 1773020kB, peak memory usage 1773020kB (SOL-9)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Generating scverify_top.cpp ()
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
order file name is: rtl.vhdl_order.txt
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v3/concat_rtl.vhdl
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v3/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v3/concat_sim_rtl.vhdl
order file name is: rtl.v_order_sim.txt
Add dependent file: ./rtl.vhdl
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Generating SCVerify testbench files
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Info: Running transformation 'extract' on solution 'peaseNTT.v3': elapsed time 21.09 seconds, memory usage 1773020kB, peak memory usage 1773020kB (SOL-15)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/peaseNTT/Catapult/peaseNTT.v3/concat_sim_rtl.v
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
Report written to file 'rtl.rpt'
# Info: Starting transformation 'extract' on solution 'peaseNTT.v3' (SOL-8)
