## =============================================================================================================================================================
## Xilinx User Constraint File (UCF)
## =============================================================================================================================================================
##	Board:					Xilinx - Virtex 6 ML605
##	FPGA:						Xilinx Virtex 6
##		Device:				XC6VLX240T
##		Package:			FF1156
##		Speedgrade:		-1
## =============================================================================================================================================================
## Clock Sources
## =============================================================================================================================================================
##
## System Clock
## =============================================================================
##		Bank:						34
##			VCCO:					2.5V (VCC2V5)
##		Location:				U11 (SIT9102)
##			Vendor:				SiTime
##			Device:				SiT9102 - 1 to 220 MHz High Performance Oscillator
##			Frequency:		200 MHz, 50ppm
NET "ML605_SystemClock_200MHz_p"		LOC = "J9";				## {IN}		U11.4
NET "ML605_SystemClock_200MHz_n"		LOC = "H9";				## {IN}		U11.5
NET "ML605_SystemClock_200MHz_?"		IOSTANDARD = LVDS_25;
##
NET "ML605_SystemClock_200MHz_p"		TNM_NET = "PIN_SystemClock_200MHz";
TIMESPEC "TS_SystemClock"	= PERIOD "PIN_SystemClock_200MHz"		200 MHz	HIGH 50 %;
