
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946689" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use VHDL OSS Toolbox to generate netlist views." />
<meta name="DocTitle" content="Virtuoso VHDL Toolbox User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlossuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946689" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso VHDL Toolbox User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlossuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlossuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vhdlossuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso VHDL Toolbox User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-80223"></a><a href="preface.html#pgfId-977589">Preface</a></h2>
<p> <a id="pgfId-80225"></a><a href="preface.html#pgfId-979698">Scope</a></p>
<p> <a id="pgfId-80227"></a><a href="preface.html#pgfId-979741">Licensing Requirements</a></p>
<p> <a id="pgfId-80229"></a><a href="preface.html#pgfId-979774">Related Documentation</a></p>
<dd> <a id="pgfId-80231"></a><a href="preface.html#pgfId-981423">What&#8217;s New and KPNS</a></dd>
<dd> <a id="pgfId-80233"></a><a href="preface.html#pgfId-981371">Installation, Environment, and Infrastructure</a></dd>
<dd> <a id="pgfId-80235"></a><a href="preface.html#pgfId-981380">Technology Information</a></dd>
<dd> <a id="pgfId-80237"></a><a href="preface.html#pgfId-981403">Virtuoso Tools</a></dd>
<dd> <a id="pgfId-80239"></a><a href="preface.html#pgfId-980410">Others</a></dd>
<p> <a id="pgfId-80241"></a><a href="preface.html#pgfId-979834">Additional Learning Resources</a></p>
<dd> <a id="pgfId-80243"></a><a href="preface.html#pgfId-979836">Video Library</a></dd>
<dd> <a id="pgfId-80245"></a><a href="preface.html#pgfId-979841">Virtuoso Videos Book</a></dd>
<dd> <a id="pgfId-80247"></a><a href="preface.html#pgfId-979844">Rapid Adoption Kits</a></dd>
<dd> <a id="pgfId-80249"></a><a href="preface.html#pgfId-979856">Help and Support Facilities</a></dd>
<p> <a id="pgfId-80251"></a><a href="preface.html#pgfId-979866">Customer Support</a></p>
<p> <a id="pgfId-80253"></a><a href="preface.html#pgfId-979876">Feedback about Documentation</a></p>
<p> <a id="pgfId-80255"></a><a href="preface.html#pgfId-979966">Typographic and Syntax Conventions</a></p>
<h2> <a href="vhdloss_chap1.html#pgfId-1022004">1</a></h2>
<h2> <a id="pgfId-80259"></a><a href="vhdloss_chap1.html#pgfId-1022005">About the VHDL Integration Environment</a></h2>
<p> <a id="pgfId-80261"></a><a href="vhdloss_chap1.html#pgfId-1018956">Schematic Design Process Flow</a></p>
<dd> <a id="pgfId-80263"></a><a href="vhdloss_chap1.html#pgfId-1014337">Updating a Design</a></dd>
<dd> <a id="pgfId-80265"></a><a href="vhdloss_chap1.html#pgfId-1014343">Netlisting the Design</a></dd>
<dd> <a id="pgfId-80267"></a><a href="vhdloss_chap1.html#pgfId-1022984">Specifying a Testbench</a></dd>
<dd> <a id="pgfId-80269"></a><a href="vhdloss_chap1.html#pgfId-1014347">Simulating the Design</a></dd>
<p> <a id="pgfId-80271"></a><a href="vhdloss_chap1.html#pgfId-1014356">VHDL Integration Environment Tools</a></p>
<dd> <a id="pgfId-80273"></a><a href="vhdloss_chap1.html#pgfId-1023812">VHDL Toolbox Window</a></dd>
<dd> <a id="pgfId-80275"></a><a href="vhdloss_chap1.html#pgfId-1023255">Simulation Window</a></dd>
<dd> <a id="pgfId-80277"></a><a href="vhdloss_chap1.html#pgfId-1023601">SimCompare Tool</a></dd>
<p> <a id="pgfId-80279"></a><a href="vhdloss_chap1.html#pgfId-1023479">Managing the Run Directory</a></p>
<p> <a id="pgfId-80281"></a><a href="vhdloss_chap1.html#pgfId-1023844">How Data is Organized</a></p>
<dd> <a id="pgfId-80283"></a><a href="vhdloss_chap1.html#pgfId-1018050">Design Library Storage</a></dd>
<dd> <a id="pgfId-80285"></a><a href="vhdloss_chap1.html#pgfId-1018089">VHDL Design Units</a></dd>
<dd> <a id="pgfId-80287"></a><a href="vhdloss_chap1.html#pgfId-1025612">Design Views</a></dd>
<dd> <a id="pgfId-80289"></a><a href="vhdloss_chap1.html#pgfId-1025683">VHDL Name Mapping</a></dd>
<dd> <a id="pgfId-80291"></a><a href="vhdloss_chap1.html#pgfId-1018371">VHDL Text View Database</a></dd>
<p> <a id="pgfId-80293"></a><a href="vhdloss_chap1.html#pgfId-1019339">Netlist and Simulate a VHDL Design</a></p>
<dd> <a id="pgfId-80295"></a><a href="vhdloss_chap1.html#pgfId-1019342">Using the Command-Line Interface</a></dd>
<dd> <a id="pgfId-80297"></a><a href="vhdloss_chap1.html#pgfId-1020375">Using the Graphical User Interface</a></dd>
<h2> <a href="vhdloss_chap2.html#pgfId-1022004">2</a></h2>
<h2> <a id="pgfId-80301"></a><a href="vhdloss_chap2.html#pgfId-1022005">Introducing the VHDL Toolbox</a></h2>
<p> <a id="pgfId-80303"></a><a href="vhdloss_chap2.html#pgfId-1022359">VHDL Toolbox Features</a></p>
<p> <a id="pgfId-80305"></a><a href="vhdloss_chap2.html#pgfId-1022126">Opening the VHDL Toolbox GUI</a></p>
<p> <a id="pgfId-80307"></a><a href="vhdloss_chap2.html#pgfId-1022146">VHDL Toolbox GUI</a></p>
<dd> <a id="pgfId-80309"></a><a href="vhdloss_chap2.html#pgfId-1023002">Run Directory Group Box</a></dd>
<dd> <a id="pgfId-80311"></a><a href="vhdloss_chap2.html#pgfId-1023058">Top Level Design Group Box</a></dd>
<dd> <a id="pgfId-80313"></a><a href="vhdloss_chap2.html#pgfId-1022192">Menu Bar</a></dd>
<dd> <a id="pgfId-80315"></a><a href="vhdloss_chap2.html#pgfId-1022237">Status Line</a></dd>
<dd> <a id="pgfId-80317"></a><a href="vhdloss_chap2.html#pgfId-1022240">Fixed Menu</a></dd>
<dd> <a id="pgfId-80319"></a><a href="vhdloss_chap2.html#pgfId-1022861">Command Buttons</a></dd>
<p> <a id="pgfId-80321"></a><a href="vhdloss_chap2.html#pgfId-1022284">Exiting the VHDL Toolbox</a></p>
<h2> <a href="vhdloss_chap3.html#pgfId-1014262">3</a></h2>
<h2> <a id="pgfId-80325"></a><a href="vhdloss_chap3.html#pgfId-1014264">Netlisting a VHDL Design</a></h2>
<p> <a id="pgfId-80327"></a><a href="vhdloss_chap3.html#pgfId-1020604">Initializing the Run Directory</a></p>
<p> <a id="pgfId-80329"></a><a href="vhdloss_chap3.html#pgfId-1020574">Configuring the VHDL Netlister</a></p>
<dd> <a id="pgfId-80331"></a><a href="vhdloss_chap3.html#pgfId-1020508">Customizing Pre- and Post-Processing Functions</a></dd>
<dd> <a id="pgfId-80333"></a><a href="vhdloss_chap3.html#pgfId-1022895">Setting up Hierarchical Specifications</a></dd>
<dd> <a id="pgfId-80335"></a><a href="vhdloss_chap3.html#pgfId-1027685">Setting up the VHDL Netlister for Inherited Connections</a></dd>
<dd> <a id="pgfId-80337"></a><a href="vhdloss_chap3.html#pgfId-1028297">Additional Features of the Netlister</a></dd>
<p> <a id="pgfId-80339"></a><a href="vhdloss_chap3.html#pgfId-1027283">Generating the Netlist</a></p>
<p> <a id="pgfId-80341"></a><a href="vhdloss_chap3.html#pgfId-1020782">Viewing Netlist Results</a></p>
<dd> <a id="pgfId-80343"></a><a href="vhdloss_chap3.html#pgfId-1022622">Analyzing the Netlist</a></dd>
<h2> <a href="vhdloss_chap4.html#pgfId-1014262">4</a></h2>
<h2> <a id="pgfId-80347"></a><a href="vhdloss_chap4.html#pgfId-1017962">Creating a Testbench</a></h2>
<p> <a id="pgfId-80349"></a><a href="vhdloss_chap4.html#pgfId-1019576">VHDL Create Test Bench Form</a></p>
<p> <a id="pgfId-80351"></a><a href="vhdloss_chap4.html#pgfId-1019593">Methods to Create a Testbench</a></p>
<dd> <a id="pgfId-80353"></a><a href="vhdloss_chap4.html#pgfId-1019597">Automatic Generation of Testbench</a></dd>
<dd> <a id="pgfId-80355"></a><a href="vhdloss_chap4.html#pgfId-1019632">Providing an Existing Testbench</a></dd>
<dd> <a id="pgfId-80357"></a><a href="vhdloss_chap4.html#pgfId-1019693">SKILL Variables to Configure Testbench Creation</a></dd>
<h2> <a href="vhdloss_chap5.html#pgfId-1014262">5</a></h2>
<h2> <a id="pgfId-80361"></a><a href="vhdloss_chap5.html#pgfId-1017962">Simulating a Netlisted VHDL Design</a></h2>
<p> <a id="pgfId-80363"></a><a href="vhdloss_chap5.html#pgfId-1019531">Simulating a Design Using the VHDL Toolbox</a></p>
<dd> <a id="pgfId-80365"></a><a href="vhdloss_chap5.html#pgfId-1017934">VHDL Setup - Simulation Form</a></dd>
<dd> <a id="pgfId-80367"></a><a href="vhdloss_chap5.html#pgfId-1018821">Simulating the VHDL Design</a></dd>
<p> <a id="pgfId-80369"></a><a href="vhdloss_chap5.html#pgfId-1014377">Debugging Your VHDL Design</a></p>
<dd> <a id="pgfId-80371"></a><a href="vhdloss_chap5.html#pgfId-1014384">Editing from the XM-VHDL Simulator</a></dd>
<dd> <a id="pgfId-80373"></a><a href="vhdloss_chap5.html#pgfId-1014393">Using Cross Selection</a></dd>
<p> <a id="pgfId-80375"></a><a href="vhdloss_chap5.html#pgfId-1018457">Comparing Simulations</a></p>
<dd> <a id="pgfId-80377"></a><a href="vhdloss_chap5.html#pgfId-1018554">VHDL Setup - Sim Comparison Form</a></dd>
<dd> <a id="pgfId-80379"></a><a href="vhdloss_chap5.html#pgfId-1014599">Comparing VHDL Simulations</a></dd>
<p> <a id="pgfId-80381"></a><a href="vhdloss_chap5.html#pgfId-1014605">Simulating a VHDL Design Using Non-Cadence VHDL Tools</a></p>
<dd> <a id="pgfId-80383"></a><a href="vhdloss_chap5.html#pgfId-1014619">Parser CallBack</a></dd>
<dd> <a id="pgfId-80385"></a><a href="vhdloss_chap5.html#pgfId-1014624">Analyzer CallBack</a></dd>
<dd> <a id="pgfId-80387"></a><a href="vhdloss_chap5.html#pgfId-1014634">Analyzed File String</a></dd>
<dd> <a id="pgfId-80389"></a><a href="vhdloss_chap5.html#pgfId-1014638">Elaborator CallBack</a></dd>
<dd> <a id="pgfId-80391"></a><a href="vhdloss_chap5.html#pgfId-1014643">Simulator CallBack</a></dd>
<dd> <a id="pgfId-80393"></a><a href="vhdloss_chap5.html#pgfId-1014652">Data Directory CallBack</a></dd>
<dd> <a id="pgfId-80395"></a><a href="vhdloss_chap5.html#pgfId-1014657">Data File CallBack</a></dd>
<dd> <a id="pgfId-80397"></a><a href="vhdloss_chap5.html#pgfId-1014662">Work Library CallBack</a></dd>
<h2> <a href="vhdloss_chap6.html#pgfId-1014262">6</a></h2>
<h2> <a id="pgfId-80401"></a><a href="vhdloss_chap6.html#pgfId-1014264">Modeling Schematics as VHDL</a></h2>
<p> <a id="pgfId-80403"></a><a href="vhdloss_chap6.html#pgfId-1014294">Mapping Case Sensitivity</a></p>
<dd> <a id="pgfId-80405"></a><a href="vhdloss_chap6.html#pgfId-1014297">Mapping Library, Cell, and Cellview Names to VHDL</a></dd>
<dd> <a id="pgfId-80407"></a><a href="vhdloss_chap6.html#pgfId-1014311">Mapping Identifier Names to VHDL</a></dd>
<dd> <a id="pgfId-80409"></a><a href="vhdloss_chap6.html#pgfId-1014333">Matching Compliant and Noncompliant Data</a></dd>
<p> <a id="pgfId-80411"></a><a href="vhdloss_chap6.html#pgfId-1014387">Assigning VHDL Data Types</a></p>
<p> <a id="pgfId-80413"></a><a href="vhdloss_chap6.html#pgfId-1018291">Modeling Schematic Pins as VHDL Ports</a></p>
<dd> <a id="pgfId-80415"></a><a href="vhdloss_chap6.html#pgfId-1014425">Supporting Port Bundles</a></dd>
<dd> <a id="pgfId-80417"></a><a href="vhdloss_chap6.html#pgfId-1014442">Discontinuous Ports</a></dd>
<p> <a id="pgfId-80419"></a><a href="vhdloss_chap6.html#pgfId-1014457">Modeling Schematic Nets as VHDL Signals</a></p>
<dd> <a id="pgfId-80421"></a><a href="vhdloss_chap6.html#pgfId-1014463">Supporting Global Signals</a></dd>
<dd> <a id="pgfId-80423"></a><a href="vhdloss_chap6.html#pgfId-1014472">Aliasing Ports and Signals</a></dd>
<dd> <a id="pgfId-80425"></a><a href="vhdloss_chap6.html#pgfId-1014479">Modeling Feedback Signals</a></dd>
<dd> <a id="pgfId-80427"></a><a href="vhdloss_chap6.html#pgfId-1014510">Signal/Port Name Collisions</a></dd>
<p> <a id="pgfId-80429"></a><a href="vhdloss_chap6.html#pgfId-1014555">Modeling Schematic Instances as VHDL Instances</a></p>
<dd> <a id="pgfId-80431"></a><a href="vhdloss_chap6.html#pgfId-1014559">Ignoring Instances</a></dd>
<dd> <a id="pgfId-80433"></a><a href="vhdloss_chap6.html#pgfId-1018459">Modeling Iterated Instances</a></dd>
<dd> <a id="pgfId-80435"></a><a href="vhdloss_chap6.html#pgfId-1014615">Modeling Instance Properties as Generics</a></dd>
<dd> <a id="pgfId-80437"></a><a href="vhdloss_chap6.html#pgfId-1014653">Specifying Explicit Component Binding</a></dd>
<dd> <a id="pgfId-80439"></a><a href="vhdloss_chap6.html#pgfId-1014712">Specifying Components Declared in External Packages</a></dd>
<p> <a id="pgfId-80441"></a><a href="vhdloss_chap6.html#pgfId-1014763">Modeling Multisheet Schematics</a></p>
<h2> <a href="appB.html#pgfId-1014262">7</a></h2>
<h2> <a id="pgfId-80445"></a><a href="appB.html#pgfId-1014264">Customizing Your Environment</a></h2>
<p> <a id="pgfId-80447"></a><a href="appB.html#pgfId-1018737">Setting VHDL HNL Variables</a></p>
<p> <a id="pgfId-80449"></a><a href="appB.html#pgfId-1022839">Setting VHDL CDSENV Variables</a></p>
<p> <a id="pgfId-80451"></a><a href="appB.html#pgfId-1023229">Setting xrun Variables</a></p>
<h2> <a href="appC.html#pgfId-1032570">8</a></h2>
<h2> <a id="pgfId-80455"></a><a href="appC.html#pgfId-1032571">VHDL Netlister Properties</a></h2>
<h2> <a href="appD.html#pgfId-1036155">9</a></h2>
<h2> <a id="pgfId-80459"></a><a href="appD.html#pgfId-1036168">Running Simulations with Xcelium</a></h2>
<h2> <a id="pgfId-80461"></a><a href="glossary.html#pgfId-1032656">Glossary</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>