# Generated by Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.4.0 -fPIC -Os)

.model adder_64
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] a[36] a[37] a[38] a[39] a[40] a[41] a[42] a[43] a[44] a[45] a[46] a[47] a[48] a[49] a[50] a[51] a[52] a[53] a[54] a[55] a[56] a[57] a[58] a[59] a[60] a[61] a[62] a[63] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35] b[36] b[37] b[38] b[39] b[40] b[41] b[42] b[43] b[44] b[45] b[46] b[47] b[48] b[49] b[50] b[51] b[52] b[53] b[54] b[55] b[56] b[57] b[58] b[59] b[60] b[61] b[62] b[63] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15] sum[16] sum[17] sum[18] sum[19] sum[20] sum[21] sum[22] sum[23] sum[24] sum[25] sum[26] sum[27] sum[28] sum[29] sum[30] sum[31] sum[32] sum[33] sum[34] sum[35] sum[36] sum[37] sum[38] sum[39] sum[40] sum[41] sum[42] sum[43] sum[44] sum[45] sum[46] sum[47] sum[48] sum[49] sum[50] sum[51] sum[52] sum[53] sum[54] sum[55] sum[56] sum[57] sum[58] sum[59] sum[60] sum[61] sum[62] sum[63]
.subckt $shr A[0]=$true A[1]=$false B=a[21] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:100$1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[21] B[1]=_069_ B[2]=b[21] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:101$2
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[22] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:102$3
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[22] B[1]=_004_ B[2]=b[22] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:103$4
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[23] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:104$5
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[23] B[1]=_005_ B[2]=b[23] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:105$6
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[24] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:106$7
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[24] B[1]=_006_ B[2]=b[24] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:107$8
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[25] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:108$9
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[25] B[1]=_007_ B[2]=b[25] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:109$10
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[26] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:110$11
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[26] B[1]=_008_ B[2]=b[26] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:111$12
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[27] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:112$13
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[27] B[1]=_009_ B[2]=b[27] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:113$14
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[28] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:114$15
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[28] B[1]=_010_ B[2]=b[28] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:115$16
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[29] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:116$17
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[29] B[1]=_011_ B[2]=b[29] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:117$18
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[30] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:118$19
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[30] B[1]=_012_ B[2]=b[30] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:119$20
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[31] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:120$21
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[31] B[1]=_013_ B[2]=b[31] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:121$22
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[32] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:122$23
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[32] B[1]=_014_ B[2]=b[32] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:123$24
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[33] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:124$25
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[33] B[1]=_015_ B[2]=b[33] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:125$26
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[34] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:126$27
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[34] B[1]=_016_ B[2]=b[34] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:127$28
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[35] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:128$29
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[35] B[1]=_017_ B[2]=b[35] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:129$30
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[36] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:130$31
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[36] B[1]=_018_ B[2]=b[36] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:131$32
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[37] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:132$33
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[37] B[1]=_019_ B[2]=b[37] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:133$34
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[38] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:134$35
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[38] B[1]=_020_ B[2]=b[38] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:135$36
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[39] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:136$37
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[39] B[1]=_021_ B[2]=b[39] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:137$38
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[40] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:138$39
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[40] B[1]=_022_ B[2]=b[40] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:139$40
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[41] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:140$41
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[41] B[1]=_023_ B[2]=b[41] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:141$42
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[42] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:142$43
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[42] B[1]=_024_ B[2]=b[42] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:143$44
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[43] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:144$45
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[43] B[1]=_025_ B[2]=b[43] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:145$46
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[44] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:146$47
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[44] B[1]=_026_ B[2]=b[44] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:147$48
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[45] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:148$49
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[45] B[1]=_027_ B[2]=b[45] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:149$50
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[46] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:150$51
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[46] B[1]=_028_ B[2]=b[46] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:151$52
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[47] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:152$53
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[47] B[1]=_029_ B[2]=b[47] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:153$54
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[48] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:154$55
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[48] B[1]=_030_ B[2]=b[48] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:155$56
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[49] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:156$57
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[49] B[1]=_031_ B[2]=b[49] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:157$58
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[50] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:158$59
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[50] B[1]=_032_ B[2]=b[50] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:159$60
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[51] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:160$61
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[51] B[1]=_033_ B[2]=b[51] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:161$62
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[52] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:162$63
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[52] B[1]=_034_ B[2]=b[52] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:163$64
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[53] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:164$65
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[53] B[1]=_035_ B[2]=b[53] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:165$66
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[54] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:166$67
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[54] B[1]=_036_ B[2]=b[54] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:167$68
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[55] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:168$69
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[55] B[1]=_037_ B[2]=b[55] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:169$70
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[56] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:170$71
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[56] B[1]=_038_ B[2]=b[56] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:171$72
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[57] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:172$73
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[57] B[1]=_039_ B[2]=b[57] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:173$74
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[58] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:174$75
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[58] B[1]=_040_ B[2]=b[58] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:175$76
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[59] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:176$77
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[59] B[1]=_041_ B[2]=b[59] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:177$78
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[60] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:178$79
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[60] B[1]=_042_ B[2]=b[60] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:179$80
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[61] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:180$81
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[61] B[1]=_043_ B[2]=b[61] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:181$82
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[62] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:182$83
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[62] B[1]=_044_ B[2]=b[62] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:183$84
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:184$85
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_045_ B[2]=b[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:185$86
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[63] B[1]=_045_ B[2]=b[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:186$87
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=_000_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:187$88
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_046_ B[2]=_002_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:188$89
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=_001_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:189$90
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_047_ B[2]=_003_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:190$91
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_000_ B[1]=_046_ B[2]=_002_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:191$92
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[0] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:192$93
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[0] B[1]=_048_ B[2]=b[0] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:193$94
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[1] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:194$95
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[1] B[1]=_049_ B[2]=b[1] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:195$96
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[2] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:196$97
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[2] B[1]=_050_ B[2]=b[2] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:197$98
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[3] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:198$99
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[3] B[1]=_051_ B[2]=b[3] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:199$100
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[4] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:200$101
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[4] B[1]=_052_ B[2]=b[4] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:201$102
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[5] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:202$103
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[5] B[1]=_053_ B[2]=b[5] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:203$104
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[6] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:204$105
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[6] B[1]=_054_ B[2]=b[6] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:205$106
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[7] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:206$107
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[7] B[1]=_055_ B[2]=b[7] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:207$108
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[8] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:208$109
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[8] B[1]=_056_ B[2]=b[8] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:209$110
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[9] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:210$111
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[9] B[1]=_057_ B[2]=b[9] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:211$112
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[10] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:212$113
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[10] B[1]=_058_ B[2]=b[10] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:213$114
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[11] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:214$115
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[11] B[1]=_059_ B[2]=b[11] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:215$116
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[12] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:216$117
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[12] B[1]=_060_ B[2]=b[12] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:217$118
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[13] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:218$119
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[13] B[1]=_061_ B[2]=b[13] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:219$120
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[14] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:220$121
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[14] B[1]=_062_ B[2]=b[14] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:221$122
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[15] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:222$123
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[15] B[1]=_063_ B[2]=b[15] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:223$124
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[16] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:224$125
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[16] B[1]=_064_ B[2]=b[16] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:225$126
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[17] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:226$127
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[17] B[1]=_065_ B[2]=b[17] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:227$128
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[18] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:228$129
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[18] B[1]=_066_ B[2]=b[18] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:229$130
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[19] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:230$131
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[19] B[1]=_067_ B[2]=b[19] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:231$132
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt $shr A[0]=$true A[1]=$false B=a[20] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:232$133
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[20] B[1]=_068_ B[2]=b[20] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:233$134
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000001000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000001000
.subckt adder_carry cin=_070_[63] g=$false p=$false sumout=_000_
.cname _206_
.subckt adder_carry cin=_070_[0] cout=_070_[1] g=a[0] p=_071_[0] sumout=sum[0]
.cname _207_
.subckt adder_carry cin=_070_[10] cout=_070_[11] g=a[10] p=_071_[10] sumout=sum[10]
.cname _208_
.subckt adder_carry cin=_070_[11] cout=_070_[12] g=a[11] p=_071_[11] sumout=sum[11]
.cname _209_
.subckt adder_carry cin=_070_[12] cout=_070_[13] g=a[12] p=_071_[12] sumout=sum[12]
.cname _210_
.subckt adder_carry cin=_070_[13] cout=_070_[14] g=a[13] p=_071_[13] sumout=sum[13]
.cname _211_
.subckt adder_carry cin=_070_[14] cout=_070_[15] g=a[14] p=_071_[14] sumout=sum[14]
.cname _212_
.subckt adder_carry cin=_070_[15] cout=_070_[16] g=a[15] p=_071_[15] sumout=sum[15]
.cname _213_
.subckt adder_carry cin=_070_[16] cout=_070_[17] g=a[16] p=_071_[16] sumout=sum[16]
.cname _214_
.subckt adder_carry cin=_070_[17] cout=_070_[18] g=a[17] p=_071_[17] sumout=sum[17]
.cname _215_
.subckt adder_carry cin=_070_[18] cout=_070_[19] g=a[18] p=_071_[18] sumout=sum[18]
.cname _216_
.subckt adder_carry cin=_070_[19] cout=_070_[20] g=a[19] p=_071_[19] sumout=sum[19]
.cname _217_
.subckt adder_carry cin=_070_[1] cout=_070_[2] g=a[1] p=_071_[1] sumout=sum[1]
.cname _218_
.subckt adder_carry cin=_070_[20] cout=_070_[21] g=a[20] p=_071_[20] sumout=sum[20]
.cname _219_
.subckt adder_carry cin=_070_[21] cout=_070_[22] g=a[21] p=_071_[21] sumout=sum[21]
.cname _220_
.subckt adder_carry cin=_070_[22] cout=_070_[23] g=a[22] p=_071_[22] sumout=sum[22]
.cname _221_
.subckt adder_carry cin=_070_[23] cout=_070_[24] g=a[23] p=_071_[23] sumout=sum[23]
.cname _222_
.subckt adder_carry cin=_070_[24] cout=_070_[25] g=a[24] p=_071_[24] sumout=sum[24]
.cname _223_
.subckt adder_carry cin=_070_[25] cout=_070_[26] g=a[25] p=_071_[25] sumout=sum[25]
.cname _224_
.subckt adder_carry cin=_070_[26] cout=_070_[27] g=a[26] p=_071_[26] sumout=sum[26]
.cname _225_
.subckt adder_carry cin=_070_[27] cout=_070_[28] g=a[27] p=_071_[27] sumout=sum[27]
.cname _226_
.subckt adder_carry cin=_070_[28] cout=_070_[29] g=a[28] p=_071_[28] sumout=sum[28]
.cname _227_
.subckt adder_carry cin=_070_[29] cout=_070_[30] g=a[29] p=_071_[29] sumout=sum[29]
.cname _228_
.subckt adder_carry cin=_070_[2] cout=_070_[3] g=a[2] p=_071_[2] sumout=sum[2]
.cname _229_
.subckt adder_carry cin=_070_[30] cout=_070_[31] g=a[30] p=_071_[30] sumout=sum[30]
.cname _230_
.subckt adder_carry cin=_070_[31] cout=_070_[32] g=a[31] p=_071_[31] sumout=sum[31]
.cname _231_
.subckt adder_carry cin=_070_[32] cout=_070_[33] g=a[32] p=_071_[32] sumout=sum[32]
.cname _232_
.subckt adder_carry cin=_070_[33] cout=_070_[34] g=a[33] p=_071_[33] sumout=sum[33]
.cname _233_
.subckt adder_carry cin=_070_[34] cout=_070_[35] g=a[34] p=_071_[34] sumout=sum[34]
.cname _234_
.subckt adder_carry cin=_070_[35] cout=_070_[36] g=a[35] p=_071_[35] sumout=sum[35]
.cname _235_
.subckt adder_carry cin=_070_[36] cout=_070_[37] g=a[36] p=_071_[36] sumout=sum[36]
.cname _236_
.subckt adder_carry cin=_070_[37] cout=_070_[38] g=a[37] p=_071_[37] sumout=sum[37]
.cname _237_
.subckt adder_carry cin=_070_[38] cout=_070_[39] g=a[38] p=_071_[38] sumout=sum[38]
.cname _238_
.subckt adder_carry cin=_070_[39] cout=_070_[40] g=a[39] p=_071_[39] sumout=sum[39]
.cname _239_
.subckt adder_carry cin=_070_[3] cout=_070_[4] g=a[3] p=_071_[3] sumout=sum[3]
.cname _240_
.subckt adder_carry cin=_070_[40] cout=_070_[41] g=a[40] p=_071_[40] sumout=sum[40]
.cname _241_
.subckt adder_carry cin=_070_[41] cout=_070_[42] g=a[41] p=_071_[41] sumout=sum[41]
.cname _242_
.subckt adder_carry cin=_070_[42] cout=_070_[43] g=a[42] p=_071_[42] sumout=sum[42]
.cname _243_
.subckt adder_carry cin=_070_[43] cout=_070_[44] g=a[43] p=_071_[43] sumout=sum[43]
.cname _244_
.subckt adder_carry cin=_070_[44] cout=_070_[45] g=a[44] p=_071_[44] sumout=sum[44]
.cname _245_
.subckt adder_carry cin=_070_[45] cout=_070_[46] g=a[45] p=_071_[45] sumout=sum[45]
.cname _246_
.subckt adder_carry cin=_070_[46] cout=_070_[47] g=a[46] p=_071_[46] sumout=sum[46]
.cname _247_
.subckt adder_carry cin=_070_[47] cout=_070_[48] g=a[47] p=_071_[47] sumout=sum[47]
.cname _248_
.subckt adder_carry cin=_070_[48] cout=_070_[49] g=a[48] p=_071_[48] sumout=sum[48]
.cname _249_
.subckt adder_carry cin=_070_[49] cout=_070_[50] g=a[49] p=_071_[49] sumout=sum[49]
.cname _250_
.subckt adder_carry cin=_070_[4] cout=_070_[5] g=a[4] p=_071_[4] sumout=sum[4]
.cname _251_
.subckt adder_carry cin=_070_[50] cout=_070_[51] g=a[50] p=_071_[50] sumout=sum[50]
.cname _252_
.subckt adder_carry cin=_070_[51] cout=_070_[52] g=a[51] p=_071_[51] sumout=sum[51]
.cname _253_
.subckt adder_carry cin=_070_[52] cout=_070_[53] g=a[52] p=_071_[52] sumout=sum[52]
.cname _254_
.subckt adder_carry cin=_070_[53] cout=_070_[54] g=a[53] p=_071_[53] sumout=sum[53]
.cname _255_
.subckt adder_carry cin=_070_[54] cout=_070_[55] g=a[54] p=_071_[54] sumout=sum[54]
.cname _256_
.subckt adder_carry cin=_070_[55] cout=_070_[56] g=a[55] p=_071_[55] sumout=sum[55]
.cname _257_
.subckt adder_carry cin=_070_[56] cout=_070_[57] g=a[56] p=_071_[56] sumout=sum[56]
.cname _258_
.subckt adder_carry cin=_070_[57] cout=_070_[58] g=a[57] p=_071_[57] sumout=sum[57]
.cname _259_
.subckt adder_carry cin=_070_[58] cout=_070_[59] g=a[58] p=_071_[58] sumout=sum[58]
.cname _260_
.subckt adder_carry cin=_070_[59] cout=_070_[60] g=a[59] p=_071_[59] sumout=sum[59]
.cname _261_
.subckt adder_carry cin=_070_[5] cout=_070_[6] g=a[5] p=_071_[5] sumout=sum[5]
.cname _262_
.subckt adder_carry cin=_070_[60] cout=_070_[61] g=a[60] p=_071_[60] sumout=sum[60]
.cname _263_
.subckt adder_carry cin=_070_[61] cout=_070_[62] g=a[61] p=_071_[61] sumout=sum[61]
.cname _264_
.subckt adder_carry cin=_070_[62] cout=_070_[63] g=a[62] p=_071_[62] sumout=sum[62]
.cname _265_
.subckt adder_carry cin=_070_[6] cout=_070_[7] g=a[6] p=_071_[6] sumout=sum[6]
.cname _266_
.subckt adder_carry cin=_070_[7] cout=_070_[8] g=a[7] p=_071_[7] sumout=sum[7]
.cname _267_
.subckt adder_carry cin=_070_[8] cout=_070_[9] g=a[8] p=_071_[8] sumout=sum[8]
.cname _268_
.subckt adder_carry cin=_070_[9] cout=_070_[10] g=a[9] p=_071_[9] sumout=sum[9]
.cname _269_
.subckt adder_carry cout=_070_[0] g=cin p=$false
.cname _270_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[0] _069_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[0] _071_[21]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[0] _004_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[0] _071_[22]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[0] _005_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[0] _071_[23]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[0] _006_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[0] _071_[24]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[0] _007_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[0] _071_[25]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[0] _008_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[0] _071_[26]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[0] _009_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[0] _071_[27]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[0] _010_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[0] _071_[28]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[0] _011_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[0] _071_[29]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[0] _012_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[0] _071_[30]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[0] _013_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[0] _071_[31]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[0] _014_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[0] _071_[32]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[0] _015_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[0] _071_[33]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[0] _016_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[0] _071_[34]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[0] _017_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[0] _071_[35]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[0] _018_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[0] _071_[36]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[0] _019_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[0] _071_[37]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[0] _020_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[0] _071_[38]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[0] _021_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[0] _071_[39]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[0] _022_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[0] _071_[40]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[0] _023_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[0] _071_[41]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[0] _024_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[0] _071_[42]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[0] _025_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[0] _071_[43]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[0] _026_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[0] _071_[44]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[0] _027_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[0] _071_[45]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[0] _028_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[0] _071_[46]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[0] _029_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[0] _071_[47]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[0] _030_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[0] _071_[48]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[0] _031_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[0] _071_[49]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[0] _032_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[0] _071_[50]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[0] _033_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[0] _071_[51]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[0] _034_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[0] _071_[52]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[0] _035_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[0] _071_[53]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[0] _036_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[0] _071_[54]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[0] _037_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[0] _071_[55]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[0] _038_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[0] _071_[56]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[0] _039_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[0] _071_[57]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[0] _040_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[0] _071_[58]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[0] _041_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[0] _071_[59]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[0] _042_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[0] _071_[60]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[0] _043_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[0] _071_[61]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[0] _044_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[0] _071_[62]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[0] _045_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[0] _001_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[0] _002_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[0] _046_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[0] _003_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[0] _047_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[0] cout
.conn $shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[0] sum[63]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[0] _048_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[0] _071_[0]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[0] _049_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[0] _071_[1]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[0] _050_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[0] _071_[2]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[0] _051_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[0] _071_[3]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[0] _052_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[0] _071_[4]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[0] _053_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[0] _071_[5]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[0] _054_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[0] _071_[6]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[0] _055_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[0] _071_[7]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[0] _056_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[0] _071_[8]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[0] _057_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[0] _071_[9]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[0] _058_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[0] _071_[10]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[0] _059_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[0] _071_[11]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[0] _060_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[0] _071_[12]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[0] _061_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[0] _071_[13]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[0] _062_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[0] _071_[14]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[0] _063_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[0] _071_[15]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[0] _064_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[0] _071_[16]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[0] _065_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[0] _071_[17]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[0] _066_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[0] _071_[18]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[0] _067_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[0] _071_[19]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[0] _068_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[0] _071_[20]
.conn cout _070_[64]
.conn $false _070_[65]
.conn $false _071_[64]
.end
