onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /BIKE_2_top_tb/uut/clk
add wave -noupdate /BIKE_2_top_tb/uut/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/start
add wave -noupdate /BIKE_2_top_tb/uut/rng_valid
add wave -noupdate /BIKE_2_top_tb/uut/rng_in
add wave -noupdate /BIKE_2_top_tb/uut/rng_start
add wave -noupdate /BIKE_2_top_tb/uut/h0_out
add wave -noupdate /BIKE_2_top_tb/uut/h1_out
add wave -noupdate /BIKE_2_top_tb/uut/f_out
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_done
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_done
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_done
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_start
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_start
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_start
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_start
add wave -noupdate /BIKE_2_top_tb/uut/state
add wave -noupdate /BIKE_2_top_tb/uut/state_tmp
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_wea
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_web
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_addra
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_rng_rd
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_rng_wr
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl_rng_start
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_wea
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_web
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_addra
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_douta
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_doutb
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_rng_rd
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_rng_wr
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl_rng_start
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_start
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_done
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_h0_addra
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_h0_wea
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_h0_bk_addra
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_h0_bk_wea
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn_h0_bk_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op0_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op0_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op0_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op1_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op1_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op1_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op1_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op1_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_op1_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_re_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_re_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_re_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_re_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_re_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_re_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_h0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_h0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl_h0_douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_op0_web
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_op0_addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_op0_doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_h1_wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_h1_addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_h1_douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_f_wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_f_addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl_f_douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng_rd_en
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng_wr_en
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng_out
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng_empty
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng_rd_en
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng_wr_en
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng_out
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng_empty
add wave -noupdate /BIKE_2_top_tb/uut/h0_wea
add wave -noupdate /BIKE_2_top_tb/uut/h0_web
add wave -noupdate /BIKE_2_top_tb/uut/h0_addra
add wave -noupdate /BIKE_2_top_tb/uut/h0_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_dina
add wave -noupdate /BIKE_2_top_tb/uut/h0_dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0_douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_doutb
add wave -noupdate /BIKE_2_top_tb/uut/h1_wea
add wave -noupdate /BIKE_2_top_tb/uut/h1_web
add wave -noupdate /BIKE_2_top_tb/uut/h1_addra
add wave -noupdate /BIKE_2_top_tb/uut/h1_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h1_dina
add wave -noupdate /BIKE_2_top_tb/uut/h1_dinb
add wave -noupdate /BIKE_2_top_tb/uut/h1_douta
add wave -noupdate /BIKE_2_top_tb/uut/h1_doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_wea
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_web
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_addra
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_dina
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk_doutb
add wave -noupdate /BIKE_2_top_tb/uut/op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/op0_web
add wave -noupdate /BIKE_2_top_tb/uut/op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/op0_addrb
add wave -noupdate /BIKE_2_top_tb/uut/op0_dina
add wave -noupdate /BIKE_2_top_tb/uut/op0_dinb
add wave -noupdate /BIKE_2_top_tb/uut/op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/op0_doutb
add wave -noupdate /BIKE_2_top_tb/uut/op1_wea
add wave -noupdate /BIKE_2_top_tb/uut/op1_web
add wave -noupdate /BIKE_2_top_tb/uut/op1_addra
add wave -noupdate /BIKE_2_top_tb/uut/op1_addrb
add wave -noupdate /BIKE_2_top_tb/uut/op1_dina
add wave -noupdate /BIKE_2_top_tb/uut/op1_dinb
add wave -noupdate /BIKE_2_top_tb/uut/op1_douta
add wave -noupdate /BIKE_2_top_tb/uut/op1_doutb
add wave -noupdate /BIKE_2_top_tb/uut/re_wea
add wave -noupdate /BIKE_2_top_tb/uut/re_web
add wave -noupdate /BIKE_2_top_tb/uut/re_addra
add wave -noupdate /BIKE_2_top_tb/uut/re_addrb
add wave -noupdate /BIKE_2_top_tb/uut/re_dina
add wave -noupdate /BIKE_2_top_tb/uut/re_dinb
add wave -noupdate /BIKE_2_top_tb/uut/re_douta
add wave -noupdate /BIKE_2_top_tb/uut/re_doutb
add wave -noupdate /BIKE_2_top_tb/uut/f_wea
add wave -noupdate /BIKE_2_top_tb/uut/f_web
add wave -noupdate /BIKE_2_top_tb/uut/f_addra
add wave -noupdate /BIKE_2_top_tb/uut/f_addrb
add wave -noupdate /BIKE_2_top_tb/uut/f_dina
add wave -noupdate /BIKE_2_top_tb/uut/f_dinb
add wave -noupdate /BIKE_2_top_tb/uut/f_douta
add wave -noupdate /BIKE_2_top_tb/uut/f_doutb
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/clk
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/start
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/h0_gen_done
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/h1_gen_done
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/spa2dsn_done
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/inv_gen_done
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/mul_gen_done
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/current_state
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/h0_gen_start
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/h1_gen_start
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/spa2dsn_start
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/inv_gen_start
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/mul_gen_start
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/done
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/state
add wave -noupdate /BIKE_2_top_tb/uut/core_ctrl/next_state
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/clk
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/start
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/done
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/fifo_rng_rd
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/fifo_rng_wr
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/fifo_rng_empty
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/fifo_rng_din
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/rng_start
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_addra
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_wea
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_dina
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_web
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/rand1
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/rand2
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/entry_num
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_gen_done
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/h_chk_done
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/state
add wave -noupdate /BIKE_2_top_tb/uut/h0_ctrl/next_state
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/clk
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/start
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/done
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/fifo_rng_rd
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/fifo_rng_wr
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/fifo_rng_empty
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/fifo_rng_din
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/rng_start
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_addra
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_wea
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_douta
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_dina
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_addrb
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_web
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_doutb
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_dinb
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/rand1
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/rand2
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/entry_num
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_gen_done
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/h_chk_done
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/state
add wave -noupdate /BIKE_2_top_tb/uut/h1_ctrl/next_state
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/clk
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/start
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/done
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_spa_addra
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_spa_wea
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_spa_dina
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_dsn_addra
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_dsn_wea
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_dsn_douta
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/h_dsn_dina
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/base
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/offset
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/rd_done
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/chg_done
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/cnt
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/rotate
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/state
add wave -noupdate /BIKE_2_top_tb/uut/spa2dsn/next_state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/clk
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/start
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op0_dinb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/op1_dinb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/re_dinb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/h0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/h0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/h0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/h0_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/r_RESULT
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/cnt
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_re_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_re_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_re_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_re_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_re_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_re_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_re_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_re_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_re_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op1_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op1_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op1_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op1_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op1_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_op1_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_start
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_start
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/fresh_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/next_state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/clk
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/start
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/exp_deg
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/re_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/re_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/re_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/re_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/op0_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/r_RESULT
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/cnt
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/idx
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/full
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/rotate
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/data
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/offset
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/offset_reg
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/base
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/rd_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/rot_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/ins_done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/exp/next_state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/clk
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/start
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/done
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op0_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op0_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op0_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op0_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op1_dinb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_addra
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_wea
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_douta
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_dina
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_addrb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_web
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_doutb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/re_dinb
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/cnt
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/idx
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/cond
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/data
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/op_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/add_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/next_state
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/clk
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/op_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/op_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp0_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp1_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp2_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp3_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp4_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp5_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp6_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp7_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp8_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp9_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp10_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp11_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp12_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp13_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp14_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp15_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp16_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp17_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp18_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp19_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp20_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp21_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp22_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp23_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp24_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp25_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp26_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp27_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp28_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp29_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp30_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp31_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp32_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp33_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp34_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp35_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp36_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp37_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp38_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp39_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp40_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp41_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp42_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp43_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp44_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp45_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp46_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp47_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp48_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp49_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp50_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp51_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp52_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp53_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp54_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp55_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp56_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp57_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp58_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp59_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp60_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp61_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp62_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp63_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp0
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp1
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp2
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp3
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp4
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp5
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp6
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/tmp7
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp0/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp0/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp0/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp1/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp1/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp1/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp2/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp2/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp2/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp3/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp3/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp3/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp4/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp4/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp4/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp5/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp5/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp5/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp6/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp6/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp6/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp7/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp7/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp7/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp8/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp8/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp8/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp9/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp9/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp9/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp10/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp10/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp10/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp11/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp11/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp11/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp12/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp12/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp12/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp13/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp13/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp13/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp14/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp14/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp14/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp15/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp15/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp15/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp16/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp16/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp16/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp17/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp17/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp17/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp18/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp18/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp18/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp19/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp19/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp19/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp20/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp20/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp20/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp21/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp21/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp21/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp22/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp22/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp22/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp23/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp23/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp23/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp24/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp24/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp24/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp25/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp25/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp25/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp26/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp26/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp26/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp27/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp27/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp27/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp28/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp28/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp28/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp29/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp29/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp29/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp30/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp30/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp30/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp31/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp31/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp31/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp32/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp32/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp32/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp33/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp33/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp33/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp34/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp34/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp34/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp35/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp35/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp35/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp36/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp36/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp36/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp37/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp37/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp37/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp38/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp38/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp38/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp39/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp39/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp39/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp40/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp40/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp40/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp41/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp41/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp41/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp42/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp42/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp42/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp43/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp43/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp43/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp44/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp44/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp44/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp45/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp45/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp45/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp46/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp46/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp46/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp47/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp47/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp47/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp48/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp48/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp48/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp49/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp49/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp49/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp50/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp50/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp50/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp51/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp51/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp51/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp52/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp52/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp52/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp53/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp53/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp53/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp54/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp54/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp54/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp55/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp55/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp55/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp56/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp56/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp56/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp57/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp57/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp57/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp58/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp58/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp58/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp59/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp59/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp59/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp60/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp60/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp60/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp61/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp61/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp61/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp62/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp62/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp62/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp63/bit_a
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp63/vec_b
add wave -noupdate /BIKE_2_top_tb/uut/inv_ctrl/mul/blk_mul/grp63/mul_r
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/clk
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/rst_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/start
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/done
add wave -noupdate -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/g_addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_web
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_dinb
add wave -noupdate -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/h_addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/h_wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/h_douta
add wave -noupdate -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/h_dina
add wave -noupdate -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/f_addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/f_wea
add wave -noupdate -radix hexadecimal /BIKE_2_top_tb/uut/mul_ctrl/f_douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/f_dina
add wave -noupdate -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/h_dina_inv
add wave -noupdate -itemcolor {Medium Blue} -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/offset
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/offset2
add wave -noupdate -itemcolor {Medium Blue} -radix unsigned -childformat {{{/BIKE_2_top_tb/uut/mul_ctrl/base[57]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[56]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[55]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[54]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[53]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[52]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[51]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[50]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[49]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[48]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[47]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[46]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[45]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[44]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[43]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[42]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[41]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[40]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[39]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[38]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[37]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[36]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[35]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[34]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[33]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[32]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[31]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[30]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[29]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[28]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[27]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[26]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[25]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[24]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[23]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[22]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[21]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[20]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[19]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[18]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[17]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[16]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[15]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[14]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[13]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[12]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[11]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[10]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[9]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[8]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[7]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[6]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[5]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[4]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[3]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[2]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[1]} -radix unsigned} {{/BIKE_2_top_tb/uut/mul_ctrl/base[0]} -radix unsigned}} -subitemconfig {{/BIKE_2_top_tb/uut/mul_ctrl/base[57]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[56]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[55]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[54]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[53]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[52]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[51]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[50]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[49]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[48]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[47]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[46]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[45]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[44]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[43]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[42]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[41]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[40]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[39]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[38]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[37]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[36]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[35]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[34]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[33]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[32]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[31]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[30]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[29]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[28]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[27]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[26]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[25]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[24]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[23]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[22]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[21]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[20]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[19]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[18]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[17]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[16]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[15]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[14]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[13]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[12]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[11]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[10]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[9]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[8]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[7]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[6]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[5]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[4]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[3]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[2]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[1]} {-itemcolor {Medium Blue} -radix unsigned} {/BIKE_2_top_tb/uut/mul_ctrl/base[0]} {-itemcolor {Medium Blue} -radix unsigned}} /BIKE_2_top_tb/uut/mul_ctrl/base
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/h_flag
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/offset_reg
add wave -noupdate -radix unsigned /BIKE_2_top_tb/uut/mul_ctrl/offset_reg2
add wave -noupdate -radix hexadecimal /BIKE_2_top_tb/uut/mul_ctrl/rotate
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/g_rd_done
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/ld_done
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/rot_done
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/f_wr_done
add wave -noupdate -color Gold -radix unsigned -radixshowbase 0 /BIKE_2_top_tb/uut/mul_ctrl/state
add wave -noupdate /BIKE_2_top_tb/uut/mul_ctrl/next_state
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/clk
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/srst
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/din
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/wr_en
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/rd_en
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/dout
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/full
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/empty
add wave -noupdate /BIKE_2_top_tb/uut/h0_rng/data_count
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/clk
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/srst
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/din
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/wr_en
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/rd_en
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/dout
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/full
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/empty
add wave -noupdate /BIKE_2_top_tb/uut/h1_rng/data_count
add wave -noupdate /BIKE_2_top_tb/uut/h0/clka
add wave -noupdate /BIKE_2_top_tb/uut/h0/ena
add wave -noupdate /BIKE_2_top_tb/uut/h0/wea
add wave -noupdate /BIKE_2_top_tb/uut/h0/addra
add wave -noupdate /BIKE_2_top_tb/uut/h0/dina
add wave -noupdate /BIKE_2_top_tb/uut/h0/douta
add wave -noupdate /BIKE_2_top_tb/uut/h0/clkb
add wave -noupdate /BIKE_2_top_tb/uut/h0/enb
add wave -noupdate /BIKE_2_top_tb/uut/h0/web
add wave -noupdate /BIKE_2_top_tb/uut/h0/addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0/dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0/doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/clka
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/ena
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/wea
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/addra
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/dina
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/clkb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/enb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/web
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/h0_bk/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_2_top_tb/uut/h1/clka
add wave -noupdate /BIKE_2_top_tb/uut/h1/ena
add wave -noupdate /BIKE_2_top_tb/uut/h1/wea
add wave -noupdate /BIKE_2_top_tb/uut/h1/addra
add wave -noupdate /BIKE_2_top_tb/uut/h1/dina
add wave -noupdate /BIKE_2_top_tb/uut/h1/douta
add wave -noupdate /BIKE_2_top_tb/uut/h1/clkb
add wave -noupdate /BIKE_2_top_tb/uut/h1/enb
add wave -noupdate /BIKE_2_top_tb/uut/h1/web
add wave -noupdate /BIKE_2_top_tb/uut/h1/addrb
add wave -noupdate /BIKE_2_top_tb/uut/h1/dinb
add wave -noupdate /BIKE_2_top_tb/uut/h1/doutb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/clka
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/ena
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/clkb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/enb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/web
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/dinb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op0/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/clka
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/ena
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/clkb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/enb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/web
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/dinb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_op1/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/clka
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/ena
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/clkb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/enb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/web
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/dinb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/mul_re/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_2_top_tb/uut/f/clka
add wave -noupdate /BIKE_2_top_tb/uut/f/ena
add wave -noupdate /BIKE_2_top_tb/uut/f/wea
add wave -noupdate /BIKE_2_top_tb/uut/f/addra
add wave -noupdate /BIKE_2_top_tb/uut/f/dina
add wave -noupdate /BIKE_2_top_tb/uut/f/douta
add wave -noupdate /BIKE_2_top_tb/uut/f/clkb
add wave -noupdate /BIKE_2_top_tb/uut/f/enb
add wave -noupdate /BIKE_2_top_tb/uut/f/web
add wave -noupdate /BIKE_2_top_tb/uut/f/addrb
add wave -noupdate /BIKE_2_top_tb/uut/f/dinb
add wave -noupdate /BIKE_2_top_tb/uut/f/doutb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/clka
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/rsta
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ena
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/regcea
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/wea
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/addra
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/dina
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/douta
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/clkb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/rstb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/enb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/regceb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/web
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/addrb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/dinb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/doutb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/eccpipece
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/sleep
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/deepsleep
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/shutdown
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/rsta_busy
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/rstb_busy
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_aclk
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_aresetn
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awaddr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awlen
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awsize
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awburst
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awvalid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awready
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_wdata
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_wstrb
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_wlast
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_wvalid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_wready
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_bid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_bresp
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_bvalid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_bready
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_araddr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arlen
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arsize
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arburst
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arvalid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arready
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rdata
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rresp
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rlast
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rvalid
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rready
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_WREADY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_BVALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RLAST
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RVALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_WDATA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_BID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_BRESP
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RDATA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RRESP
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/WEB_parameterized
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTA_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTB_BUSY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_ACLK
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_ARESETN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_WLAST
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_WVALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_BREADY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_RREADY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/injectsbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/injectdbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/rsta_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ena_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/regcea_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/wea_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/addra_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/dina_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_aresetn_a_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_arlen_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rid_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rdata_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rresp_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rlast_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_rready_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/regceb_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/s_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/m_axi_payload_c
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/POR_A
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/POR_B
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENA_dly
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENA_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENB_dly
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENB_dly_D
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENA_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENB_I_SAFE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENA_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENB_dly_reg
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2int/log2int
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2int/data_value
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2int/width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/log2int/cnt
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/divroundup/divroundup
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/divroundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/divroundup/divisor
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/divroundup/div
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_2_top_tb/uut/f/inst/has_regs_fwd/axi_regs_inst/ARESET_D
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {20660250186 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 380
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {20660234395 ps} {20660332443 ps}
