<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/interrupts.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">interrupts.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2interrupts_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, 2012-2013, 2016 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Ali Saidi</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_INTERRUPT_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __ARCH_ARM_INTERRUPT_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2isa__traits_8hh.html">arch/arm/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2registers_8hh.html">arch/arm/registers.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2interrupts_8hh.html">arch/generic/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;debug/Interrupt.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;params/ArmInterrupts.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html">   59</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a4eea69dfba0f6022a9b234b7823e0f2d">   62</a></span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> * <a class="code" href="classArmISA_1_1Interrupts.html#a4eea69dfba0f6022a9b234b7823e0f2d">cpu</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#aa745ec4d68ee7d8df6ee815cbf986f6b">   64</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1Interrupts.html#aa745ec4d68ee7d8df6ee815cbf986f6b">interrupts</a>[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>];</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a3c07fe8673bff0a2623fd2e2245c0a35">   65</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1Interrupts.html#a3c07fe8673bff0a2623fd2e2245c0a35">intStatus</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a280130aa4e8216047e403ba45e8cd8cb">   70</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a280130aa4e8216047e403ba45e8cd8cb">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> * _cpu)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        cpu = _cpu;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a211f04b5318e4318f454e58f29c9409c">   75</a></span>&#160;    <span class="keyword">typedef</span> ArmInterruptsParams <a class="code" href="classArmISA_1_1Interrupts.html#a211f04b5318e4318f454e58f29c9409c">Params</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">const</span> Params *</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a391fe11b6459ce8e44629eb8a4a4e090">   78</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a391fe11b6459ce8e44629eb8a4a4e090">params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span>Params *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#ad2c598fde4e086e69718cce917224b9d">   83</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#ad2c598fde4e086e69718cce917224b9d">Interrupts</a>(Params * <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) : <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a>(p), cpu(NULL)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <a class="code" href="classArmISA_1_1Interrupts.html#a20d30f4adeff56165d23b68fb67a4921">clearAll</a>();</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a5a552ff8fb5d609b37991ac615d4e32a">   90</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a5a552ff8fb5d609b37991ac615d4e32a">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupt %d:%d posted\n&quot;</span>, int_num, index);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordflow">if</span> (index != 0)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for other interrupt indexes\n&quot;</span>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        interrupts[int_num] = <span class="keyword">true</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        intStatus |= <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a0538edf73fa8fa340eb2b04dbdfa2d28">  105</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a0538edf73fa8fa340eb2b04dbdfa2d28">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupt %d:%d cleared\n&quot;</span>, int_num, index);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">if</span> (index != 0)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for other interrupt indexes\n&quot;</span>);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        interrupts[int_num] = <span class="keyword">false</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        intStatus &amp;= ~(<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a20d30f4adeff56165d23b68fb67a4921">  120</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a20d30f4adeff56165d23b68fb67a4921">clearAll</a>()</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1Interrupt.html">Interrupt</a>, <span class="stringliteral">&quot;Interrupts all cleared\n&quot;</span>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        intStatus = 0;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        memset(interrupts, 0, <span class="keyword">sizeof</span>(interrupts));</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860ce">  127</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860ce">InterruptMask</a> {</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860cea7d767e16e0623e768249632d815ee03f">  128</a></span>&#160;        <a class="code" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860cea7d767e16e0623e768249632d815ee03f">INT_MASK_M</a>, <span class="comment">// masked (subject to PSTATE.{A,I,F} mask bit</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860ceada14fb638165894298aab4750376edf1">  129</a></span>&#160;        <a class="code" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860ceada14fb638165894298aab4750376edf1">INT_MASK_T</a>, <span class="comment">// taken regardless of mask</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860cea4bb6b6a12b1a5359c2bef61aeda1c757">  130</a></span>&#160;        <a class="code" href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860cea4bb6b6a12b1a5359c2bef61aeda1c757">INT_MASK_P</a>  <span class="comment">// pending</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    };</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">InterruptTypes</a> <a class="code" href="namespacesc__dt.html#a91ee067e28f43380d62cc8656effe11f">int_type</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a041e43ff6bc70dfc91a20ad088852578">  136</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a041e43ff6bc70dfc91a20ad088852578">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">if</span> (!(intStatus || hcr.va || hcr.vi || hcr.vf))</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordtype">bool</span> isHypMode   = <a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordtype">bool</span> isSecure    = <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordtype">bool</span> allowVIrq   = !cpsr.i &amp;&amp; hcr.imo &amp;&amp; !isSecure &amp;&amp; !isHypMode;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordtype">bool</span> allowVFiq   = !cpsr.f &amp;&amp; hcr.fmo &amp;&amp; !isSecure &amp;&amp; !isHypMode;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordtype">bool</span> allowVAbort = !cpsr.a &amp;&amp; hcr.amo &amp;&amp; !isSecure &amp;&amp; !isHypMode;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">if</span> ( !(intStatus || (hcr.vi &amp;&amp; allowVIrq) || (hcr.vf &amp;&amp; allowVFiq) ||</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;               (hcr.va &amp;&amp; allowVAbort)) )</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordtype">bool</span> take_irq = <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordtype">bool</span> take_fiq = <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordtype">bool</span> take_ea =  <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">return</span> ((interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>] &amp;&amp; take_irq)                   ||</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>] &amp;&amp; take_fiq)                   ||</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>] &amp;&amp; take_ea)                    ||</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                ((interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>] || hcr.vi) &amp;&amp; allowVIrq) ||</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                ((interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>] || hcr.vf) &amp;&amp; allowVFiq) ||</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                (hcr.va &amp;&amp; allowVAbort)                             ||</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b">INT_RST</a>])                               ||</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>])</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;               );</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#aed7ea99b051208f8421daaf6086f9daf">  176</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#aed7ea99b051208f8421daaf6086f9daf">checkWfiWake</a>(HCR hcr, CPSR cpsr, SCR scr)<span class="keyword"> const</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        uint64_t maskedIntStatus;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordtype">bool</span>     virtWake;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        maskedIntStatus = intStatus &amp; ~((1 &lt;&lt; <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>) |</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                        (1 &lt;&lt; <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>));</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        virtWake  = (hcr.vi || interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>]) &amp;&amp; hcr.imo;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        virtWake |= (hcr.vf || interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>]) &amp;&amp; hcr.fmo;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        virtWake |=  hcr.va                              &amp;&amp; hcr.amo;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        virtWake &amp;= (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">return</span> maskedIntStatus || virtWake;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    uint32_t</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a06b3f82710cabe0d0af1665f27421047">  191</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a06b3f82710cabe0d0af1665f27421047">getISR</a>(HCR hcr, CPSR cpsr, SCR scr)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordtype">bool</span> useHcrMux;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        CPSR isr = 0; <span class="comment">// ARM ARM states ISR reg uses same bit possitions as CPSR</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        useHcrMux = (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        isr.i = (useHcrMux &amp; hcr.imo) ? (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>] || hcr.vi)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                      :  interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>];</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        isr.f = (useHcrMux &amp; hcr.fmo) ? (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>] || hcr.vf)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                      :  interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>];</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        isr.a = (useHcrMux &amp; hcr.amo) ?  hcr.va : interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>];</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">return</span> isr;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a746c980f8523aaa4028a192f113da249">  216</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a746c980f8523aaa4028a192f113da249">checkRaw</a>(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">InterruptTypes</a> interrupt)<span class="keyword"> const</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="keywordflow">if</span> (interrupt &gt;= <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupt number out of range.\n&quot;</span>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">return</span> interrupts[interrupt];</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a80f40976c8eea6a0a1870358a762faf7">  225</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a80f40976c8eea6a0a1870358a762faf7">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        assert(<a class="code" href="classArmISA_1_1Interrupts.html#a041e43ff6bc70dfc91a20ad088852578">checkInterrupts</a>(tc));</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="comment">// Calculate a few temp vars so we can work out if there&#39;s a pending</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="comment">// virtual interrupt, and if its allowed to happen</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">// ARM ARM Issue C section B1.9.9, B1.9.11, and B1.9.13</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordtype">bool</span> isHypMode   = <a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordtype">bool</span> isSecure    = <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keywordtype">bool</span> allowVIrq   = !cpsr.i &amp;&amp; hcr.imo &amp;&amp; !isSecure &amp;&amp; !isHypMode;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordtype">bool</span> allowVFiq   = !cpsr.f &amp;&amp; hcr.fmo &amp;&amp; !isSecure &amp;&amp; !isHypMode;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keywordtype">bool</span> allowVAbort = !cpsr.a &amp;&amp; hcr.amo &amp;&amp; !isSecure &amp;&amp; !isHypMode;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <span class="keywordtype">bool</span> take_irq = <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordtype">bool</span> take_fiq = <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordtype">bool</span> take_ea =  <a class="code" href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">takeInt</a>(tc, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keywordflow">if</span> (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>] &amp;&amp; take_irq)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;Interrupt&gt;();</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">if</span> ((interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>] || hcr.vi) &amp;&amp; allowVIrq)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;VirtualInterrupt&gt;();</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">if</span> (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>] &amp;&amp; take_fiq)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;FastInterrupt&gt;();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordflow">if</span> ((interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>] || hcr.vf) &amp;&amp; allowVFiq)</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;VirtualFastInterrupt&gt;();</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordflow">if</span> (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>] &amp;&amp; take_ea)</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;SystemError&gt;();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">if</span> (hcr.va &amp;&amp; allowVAbort)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;VirtualDataAbort&gt;(</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                0, <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>, <span class="keyword">false</span>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105">ArmFault::AsynchronousExternalAbort</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">if</span> (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b">INT_RST</a>])</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;Reset&gt;();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <span class="keywordflow">if</span> (interrupts[<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>])</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;ArmSev&gt;();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;intStatus and interrupts not in sync\n&quot;</span>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a9a50b94f7ce876d0b356e2aadf5d9b83">  268</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a9a50b94f7ce876d0b356e2aadf5d9b83">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        ; <span class="comment">// nothing to do</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a410fad210450d99215518cf07508ce34">  274</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a410fad210450d99215518cf07508ce34">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(interrupts, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(intStatus);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupts.html#a6b8bf450916ab14a6c2cfaa304637e90">  281</a></span>&#160;    <a class="code" href="classArmISA_1_1Interrupts.html#a6b8bf450916ab14a6c2cfaa304637e90">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(interrupts, <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(intStatus);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;};</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;} <span class="comment">// namespace ARM_ISA</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif // __ARCH_ARM_INTERRUPT_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_aec187d4de4c20a8a9ed2701d588860ceada14fb638165894298aab4750376edf1"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860ceada14fb638165894298aab4750376edf1">ArmISA::Interrupts::INT_MASK_T</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00129">interrupts.hh:129</a></div></div>
<div class="ttc" id="generic_2interrupts_8hh_html"><div class="ttname"><a href="generic_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a5a552ff8fb5d609b37991ac615d4e32a"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a5a552ff8fb5d609b37991ac615d4e32a">ArmISA::Interrupts::post</a></div><div class="ttdeci">void post(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00090">interrupts.hh:90</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d0efb0cabf7164c98bf8eddda31c1a8"><div class="ttname"><a href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">ArmISA::currEL</a></div><div class="ttdeci">static ExceptionLevel currEL(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00158">utility.hh:158</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_ad2c598fde4e086e69718cce917224b9d"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#ad2c598fde4e086e69718cce917224b9d">ArmISA::Interrupts::Interrupts</a></div><div class="ttdeci">Interrupts(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00083">interrupts.hh:83</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">ArmISA::INT_VIRT_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00111">isa_traits.hh:111</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_ad2eed31ea5a18e1c9f12d43639231444"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#ad2eed31ea5a18e1c9f12d43639231444">ArmISA::Interrupts::takeInt</a></div><div class="ttdeci">bool takeInt(ThreadContext *tc, InterruptTypes int_type) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8cc_source.html#l00051">interrupts.cc:51</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a0538edf73fa8fa340eb2b04dbdfa2d28"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a0538edf73fa8fa340eb2b04dbdfa2d28">ArmISA::Interrupts::clear</a></div><div class="ttdeci">void clear(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00105">interrupts.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a410fad210450d99215518cf07508ce34"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a410fad210450d99215518cf07508ce34">ArmISA::Interrupts::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00274">interrupts.hh:274</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">ArmISA::INT_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00107">isa_traits.hh:107</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_aa745ec4d68ee7d8df6ee815cbf986f6b"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#aa745ec4d68ee7d8df6ee815cbf986f6b">ArmISA::Interrupts::interrupts</a></div><div class="ttdeci">bool interrupts[NumInterruptTypes]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00064">interrupts.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a746c980f8523aaa4028a192f113da249"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a746c980f8523aaa4028a192f113da249">ArmISA::Interrupts::checkRaw</a></div><div class="ttdeci">bool checkRaw(InterruptTypes interrupt) const</div><div class="ttdoc">Check the state of a particular interrupt, ignoring CPSR masks. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00216">interrupts.hh:216</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a6b8bf450916ab14a6c2cfaa304637e90"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a6b8bf450916ab14a6c2cfaa304637e90">ArmISA::Interrupts::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp)</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00281">interrupts.hh:281</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a280130aa4e8216047e403ba45e8cd8cb"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a280130aa4e8216047e403ba45e8cd8cb">ArmISA::Interrupts::setCPU</a></div><div class="ttdeci">void setCPU(BaseCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00070">interrupts.hh:70</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148a"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a></div><div class="ttdeci">InterruptTypes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00104">isa_traits.hh:104</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105">ArmISA::ArmFault::AsynchronousExternalAbort</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00109">faults.hh:109</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a80f40976c8eea6a0a1870358a762faf7"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a80f40976c8eea6a0a1870358a762faf7">ArmISA::Interrupts::getInterrupt</a></div><div class="ttdeci">Fault getInterrupt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00225">interrupts.hh:225</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_aed7ea99b051208f8421daaf6086f9daf"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#aed7ea99b051208f8421daaf6086f9daf">ArmISA::Interrupts::checkWfiWake</a></div><div class="ttdeci">bool checkWfiWake(HCR hcr, CPSR cpsr, SCR scr) const</div><div class="ttdoc">This function is used to check if a wfi operation should sleep. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00176">interrupts.hh:176</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00108">isa_traits.hh:108</a></div></div>
<div class="ttc" id="arm_2utility_8hh_html"><div class="ttname"><a href="arm_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_aec187d4de4c20a8a9ed2701d588860cea4bb6b6a12b1a5359c2bef61aeda1c757"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860cea4bb6b6a12b1a5359c2bef61aeda1c757">ArmISA::Interrupts::INT_MASK_P</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00130">interrupts.hh:130</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">ArmISA::INT_SEV</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00110">isa_traits.hh:110</a></div></div>
<div class="ttc" id="classBaseInterrupts_html"><div class="ttname"><a href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2interrupts_8hh_source.html#l00039">interrupts.hh:39</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_aec187d4de4c20a8a9ed2701d588860ce"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860ce">ArmISA::Interrupts::InterruptMask</a></div><div class="ttdeci">InterruptMask</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00127">interrupts.hh:127</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">ArmISA::MISCREG_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00184">miscregs.hh:184</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">ArmISA::NumInterruptTypes</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00113">isa_traits.hh:113</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a3c07fe8673bff0a2623fd2e2245c0a35"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a3c07fe8673bff0a2623fd2e2245c0a35">ArmISA::Interrupts::intStatus</a></div><div class="ttdeci">uint64_t intStatus</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00065">interrupts.hh:65</a></div></div>
<div class="ttc" id="namespacesc__dt_html_a91ee067e28f43380d62cc8656effe11f"><div class="ttname"><a href="namespacesc__dt.html#a91ee067e28f43380d62cc8656effe11f">sc_dt::int_type</a></div><div class="ttdeci">int64 int_type</div><div class="ttdef"><b>Definition:</b> <a href="sc__nbdefs_8hh_source.html#l00206">sc_nbdefs.hh:206</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a391fe11b6459ce8e44629eb8a4a4e090"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a391fe11b6459ce8e44629eb8a4a4e090">ArmISA::Interrupts::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00078">interrupts.hh:78</a></div></div>
<div class="ttc" id="serialize_8hh_html_a9aa03522128bc19a3bc0294501226f8b"><div class="ttname"><a href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a></div><div class="ttdeci">#define SERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00658">serialize.hh:658</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">ArmISA::EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00588">types.hh:588</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a041e43ff6bc70dfc91a20ad088852578"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a041e43ff6bc70dfc91a20ad088852578">ArmISA::Interrupts::checkInterrupts</a></div><div class="ttdeci">bool checkInterrupts(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00136">interrupts.hh:136</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00109">isa_traits.hh:109</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_aec187d4de4c20a8a9ed2701d588860cea7d767e16e0623e768249632d815ee03f"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#aec187d4de4c20a8a9ed2701d588860cea7d767e16e0623e768249632d815ee03f">ArmISA::Interrupts::INT_MASK_M</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00128">interrupts.hh:128</a></div></div>
<div class="ttc" id="arm_2registers_8hh_html"><div class="ttname"><a href="arm_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="serialize_8hh_html_a8de12bf68d0f92f7ab8585820607932e"><div class="ttname"><a href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a></div><div class="ttdeci">#define UNSERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00661">serialize.hh:661</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupt_html"><div class="ttname"><a href="classArmISA_1_1Interrupt.html">ArmISA::Interrupt</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00526">faults.hh:526</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="arm_2isa__traits_8hh_html"><div class="ttname"><a href="arm_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a06b3f82710cabe0d0af1665f27421047"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a06b3f82710cabe0d0af1665f27421047">ArmISA::Interrupts::getISR</a></div><div class="ttdeci">uint32_t getISR(HCR hcr, CPSR cpsr, SCR scr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00191">interrupts.hh:191</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a9a50b94f7ce876d0b356e2aadf5d9b83"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a9a50b94f7ce876d0b356e2aadf5d9b83">ArmISA::Interrupts::updateIntrInfo</a></div><div class="ttdeci">void updateIntrInfo(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00268">interrupts.hh:268</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html"><div class="ttname"><a href="classArmISA_1_1Interrupts.html">ArmISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00059">interrupts.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a211f04b5318e4318f454e58f29c9409c"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a211f04b5318e4318f454e58f29c9409c">ArmISA::Interrupts::Params</a></div><div class="ttdeci">ArmInterruptsParams Params</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00075">interrupts.hh:75</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b">ArmISA::INT_RST</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00106">isa_traits.hh:106</a></div></div>
<div class="ttc" id="arm_2miscregs_8hh_html"><div class="ttname"><a href="arm_2miscregs_8hh.html">miscregs.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a20d30f4adeff56165d23b68fb67a4921"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a20d30f4adeff56165d23b68fb67a4921">ArmISA::Interrupts::clearAll</a></div><div class="ttdeci">void clearAll()</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00120">interrupts.hh:120</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html_a4eea69dfba0f6022a9b234b7823e0f2d"><div class="ttname"><a href="classArmISA_1_1Interrupts.html#a4eea69dfba0f6022a9b234b7823e0f2d">ArmISA::Interrupts::cpu</a></div><div class="ttdeci">BaseCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00062">interrupts.hh:62</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">ArmISA::TlbEntry::DomainType::NoAccess</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">ArmISA::INT_VIRT_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00112">isa_traits.hh:112</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
