/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 3000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_Dest_MEM[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
}

SIGNAL("MIPS32_vlg_vec_tst|CLOCK_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PCSrc_MEM")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|RegWrite_WB")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Data_WB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Data_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Register_WB")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 5;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Register_WB[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Register_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Register_WB[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Register_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Register_WB[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Register_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Register_WB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Register_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|Write_Register_WB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "MIPS32_vlg_vec_tst|Write_Register_WB";
}

SIGNAL("MIPS32_vlg_vec_tst|ALUOp_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|ALUOp_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|ALUSrc_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Branch_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Instruction_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|MemRead_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|MemWrite_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|MemtoReg_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|PC_Plus_4_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_1_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Read_Data_2_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|RegDst_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|RegWrite_EX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[20]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|CLOCK_50~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|CLOCK_50~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|PCSrc_MEM~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[2]~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[3]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[3]~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[4]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[4]~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[5]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[5]~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[6]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[6]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[6]~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[7]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[7]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegWrite_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|ALUSrc_ID~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemtoReg_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Branch_EX~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Branch_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemRead_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemWrite_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegDst_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Control|ALUSrc_ID~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUSrc_EX~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[8]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[7]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[8]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[9]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[8]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[9]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[10]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[9]~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[10]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[11]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[10]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[11]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[12]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[11]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[12]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[13]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[12]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[13]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[14]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[13]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[14]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[15]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[14]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[15]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[16]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[16]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[15]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[16]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[17]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[16]~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[17]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[18]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[17]~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[18]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[19]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[18]~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[19]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[19]~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[20]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[21]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[20]~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[21]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[22]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[21]~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[22]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[23]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[22]~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[23]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[24]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[23]~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[24]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[25]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[24]~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[25]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[26]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[25]~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[26]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[27]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[26]~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[27]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[28]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[27]~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[28]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[29]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[28]~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[29]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[30]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[29]~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[30]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[31]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[30]~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[31]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|always2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|RegWrite_WB~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|always2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|~GND~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[8]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[9]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[10]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[11]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[12]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[13]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[14]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[15]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[16]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[17]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[18]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[19]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[20]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[21]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[22]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[23]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[24]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[25]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[26]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[27]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[28]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[29]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[30]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[31]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Equal1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[8]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[9]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[10]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[11]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[12]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[13]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[14]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[15]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[16]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[17]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[18]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[19]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[20]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[21]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[22]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[23]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[24]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[25]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[26]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[27]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[28]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[29]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[30]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[31]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 600.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_Dest_MEM[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|CLOCK_50")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PCSrc_MEM")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|RegWrite_WB")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 360.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Data_WB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Register_WB[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Register_WB[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Register_WB[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Register_WB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Write_Register_WB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|ALUOp_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|ALUOp_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|ALUSrc_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Branch_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Instruction_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|MemRead_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|MemWrite_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|MemtoReg_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2580.0;
		LEVEL 1 FOR 420.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 1280.0;
		LEVEL 0 FOR 420.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 420.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 340.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|PC_Plus_4_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_1_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Read_Data_2_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|RegDst_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|RegWrite_EX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[20]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|CLOCK_50~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|CLOCK_50~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|PCSrc_MEM~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[2]~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[3]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[3]~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[4]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[4]~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[5]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[5]~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 580.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[6]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 580.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[6]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 580.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[6]~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[7]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.0;
		LEVEL 1 FOR 1280.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[7]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1220.0;
		LEVEL 1 FOR 1280.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 239.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegWrite_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|ALUSrc_ID~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemtoReg_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 2520.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Branch_EX~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Branch_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemRead_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemWrite_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegDst_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Control|ALUSrc_ID~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUSrc_EX~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[8]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2500.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[7]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[8]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2500.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[9]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[8]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[9]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[10]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[9]~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[10]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[11]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[10]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[11]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[12]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[11]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[12]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[13]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[12]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[13]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[14]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[13]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[14]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[15]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[14]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[15]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[16]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[16]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[15]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[16]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[17]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[16]~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[17]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[18]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[17]~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[18]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[19]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[18]~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[19]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[19]~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[20]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[21]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[20]~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[21]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[22]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[21]~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[22]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[23]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[22]~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[23]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[24]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[23]~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[24]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[25]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[24]~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[25]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[26]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[25]~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[26]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[27]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[26]~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[27]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[28]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[27]~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[28]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[29]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[28]~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[29]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[30]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[29]~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[30]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[31]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[30]~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[31]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 239.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 239.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|always2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|RegWrite_WB~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|always2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|~GND~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 299.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 299.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 219.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 79.999;
		LEVEL 0 FOR 2480.001;
		LEVEL 1 FOR 79.999;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 219.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 79.999;
		LEVEL 0 FOR 2480.001;
		LEVEL 1 FOR 79.999;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 219.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.001;
		LEVEL 1 FOR 39.999;
		LEVEL 0 FOR 2520.001;
		LEVEL 1 FOR 39.999;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[8]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[9]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[10]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[11]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[12]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[13]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[14]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[15]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[16]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[17]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[18]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[19]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[20]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[21]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[22]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[23]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[24]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[25]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[26]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[27]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[28]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[29]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[30]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[31]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Equal1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 259.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 39.999;
		LEVEL 0 FOR 2520.001;
		LEVEL 1 FOR 39.999;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 299.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 299.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 259.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 39.999;
		LEVEL 0 FOR 2520.001;
		LEVEL 1 FOR 39.999;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[8]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[9]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[10]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[11]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[12]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[13]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[14]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[15]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[16]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[17]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[18]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[19]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[20]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[21]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[22]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[23]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[24]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[25]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[26]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[27]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[28]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[29]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[30]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[31]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2540.0;
		LEVEL 1 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 1280.0;
		LEVEL 0 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2540.0;
		LEVEL 1 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 1280.0;
		LEVEL 0 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 460.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 140.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 2440.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2580.0;
		LEVEL 1 FOR 420.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 1280.0;
		LEVEL 0 FOR 420.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 420.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 340.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 220.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 260.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 2440.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 180.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 760.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 360.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 280.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 600.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 480.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 219.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 219.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 219.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 299.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 259.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 299.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 140.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 259.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.001;
		LEVEL 1 FOR 2979.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 239.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 239.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 319.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 359.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3000.0;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 279.999;
	}
}

TRANSITION_LIST("MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.001;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 2520.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 319.999;
	}
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_Dest_MEM[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|CLOCK_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PCSrc_MEM";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|RegWrite_WB";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
	CHILDREN = 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Data_WB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 1;
	PARENT = 36;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Register_WB";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
	CHILDREN = 70, 71, 72, 73, 74;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Register_WB[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 1;
	PARENT = 69;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Register_WB[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 1;
	PARENT = 69;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Register_WB[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 1;
	PARENT = 69;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Register_WB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 1;
	PARENT = 69;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Write_Register_WB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 1;
	PARENT = 69;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|ALUOp_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|ALUOp_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|ALUSrc_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Branch_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Instruction_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|MemRead_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|MemWrite_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|MemtoReg_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|PC_Plus_4_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_1_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Read_Data_2_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|RegDst_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|RegWrite_EX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|Sign_Extend_Instruction_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[20]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|CLOCK_50~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|CLOCK_50~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|PCSrc_MEM~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[2]~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[3]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[3]~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[4]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[4]~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[5]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[5]~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[6]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[6]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[6]~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[7]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[7]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegWrite_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|ALUSrc_ID~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemtoReg_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|RegWrite_ID~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Branch_EX~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Branch_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemRead_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|MemWrite_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|Decoder0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|RegDst_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Control|ALUSrc_ID~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUSrc_EX~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[8]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[7]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[8]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[9]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[8]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[9]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[10]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[9]~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[10]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[11]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[10]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[11]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[12]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[11]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[12]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[13]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[12]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[13]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[14]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[13]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[14]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[15]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[14]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[15]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[16]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[16]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[15]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[16]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[17]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[16]~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[17]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[18]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[17]~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[18]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[19]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[18]~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[19]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[19]~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[20]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[21]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[20]~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[21]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[22]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[21]~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[22]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[23]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[22]~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[23]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[24]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[23]~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[24]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[25]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[24]~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[25]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[26]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[25]~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[26]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[27]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[26]~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[27]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[28]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[27]~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[28]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[29]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[28]~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[29]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[30]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[29]~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[30]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Mux|Next_PC_IF[31]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[30]~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Add|PC_Plus_4_IF[31]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|always2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|RegWrite_WB~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|always2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|~GND~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[8]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[9]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[10]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[11]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[12]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[13]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[14]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[15]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[16]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[17]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[18]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[19]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[20]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[21]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[22]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[23]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[24]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[25]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[26]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[27]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[28]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[29]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[30]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_1_ID[31]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Equal1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[8]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[9]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[10]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[11]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[12]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[13]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[14]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[15]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[16]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[17]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[18]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[19]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[20]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[21]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[22]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[23]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[24]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[25]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[26]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[27]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[28]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[29]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[30]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Read_Data_2_ID[31]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_PC_Reg|PC_IF[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_ID_Pipeline_Stage|Instruction_ID[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_2_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Read_Data_1_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|Instruction_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_EX_Pipeline_Stage|ALUOp_EX[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Data_WB~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Branch_Dest_MEM~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|Write_Register_WB~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MIPS32_vlg_vec_tst|i1|IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1056;
	TREE_LEVEL = 0;
}
;
