INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_axi_gpio_0_0/sim/gpio_design_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gpio_design_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_axi_gpio_0_1/sim/gpio_design_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gpio_design_axi_gpio_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_rst_ps7_0_50M_0/sim/gpio_design_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gpio_design_rst_ps7_0_50M_0'
