# Microsemi Physical design constraints file

# Version: v11.5 SP3 11.5.3.10

# Design Name: mss_top 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Mon Jan 25 23:56:34 2016 


#
# I/O constraints
#

set_io COREI2C_0_0_SCL_IO -DIRECTION INOUT -pinname 94 -fixed no
set_io COREI2C_0_0_SDA_IO -DIRECTION INOUT -pinname 91 -fixed no
set_io RX -DIRECTION INPUT -pinname 1 -fixed no
set_io RX2 -DIRECTION INPUT -pinname 49 -fixed no
set_io TX -DIRECTION OUTPUT -pinname 2 -fixed no
set_io TX2 -DIRECTION OUTPUT -pinname 47 -fixed no
set_io pwm_out_1 -DIRECTION OUTPUT -pinname 83 -fixed no
set_io pwm_out_2 -DIRECTION OUTPUT -pinname 43 -fixed no
set_io pwm_out_3 -DIRECTION OUTPUT -pinname 101 -fixed no
set_io pwm_out_4 -DIRECTION OUTPUT -pinname 3 -fixed no

#
# Core cell constraints
#

set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_4\[0\] -fixed no 276 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[2\] -fixed no 266 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 328 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[0\] -fixed no 270 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_bm_1_1 -fixed no 309 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[14\] -fixed no 167 18
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 331 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[0\] -fixed no 256 16
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[5\] -fixed no 308 51
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[7\] -fixed no 365 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 247 13
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[1\] -fixed no 352 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_2_sqmuxa_i -fixed no 280 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m15 -fixed no 312 51
set_location mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 327 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[124\] -fixed no 382 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un34_si_int -fixed no 283 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[4\] -fixed no 340 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[110\] -fixed no 348 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[2\] -fixed no 240 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[31\] -fixed no 392 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[3\] -fixed no 267 70
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[0\] -fixed no 395 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_0\[0\] -fixed no 395 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[37\] -fixed no 329 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 -fixed no 265 18
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[4\] -fixed no 286 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[46\] -fixed no 321 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_9\[3\] -fixed no 286 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[16\] -fixed no 384 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNIVKBB -fixed no 346 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[4\] -fixed no 309 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un63_fsmsta_0_a3_0 -fixed no 299 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv_RNO\[2\] -fixed no 362 51
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_2\[3\] -fixed no 322 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[4\] -fixed no 349 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[2\] -fixed no 279 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[0\] -fixed no 321 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un6_penable -fixed no 354 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[2\] -fixed no 268 70
set_location mss_top_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 324 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_a3_0\[1\] -fixed no 244 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed no 244 18
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 251 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_6_0 -fixed no 292 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_a2_0_3\[0\] -fixed no 310 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_1\[6\] -fixed no 273 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0\[5\] -fixed no 278 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_RNO\[3\] -fixed no 240 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_1\[2\] -fixed no 341 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNI4HUG\[11\] -fixed no 156 24
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[7\] -fixed no 303 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un27_adrcompen_5 -fixed no 301 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[22\] -fixed no 160 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_temp_xhdl6_4 -fixed no 271 63
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[4\] -fixed no 375 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[67\] -fixed no 329 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m56 -fixed no 354 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7\[0\] -fixed no 283 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_bm_RNO -fixed no 300 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[2\] -fixed no 245 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[0\] -fixed no 290 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_am -fixed no 297 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[3\] -fixed no 263 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[26\] -fixed no 393 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples\[2\] -fixed no 259 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 244 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 231 16
set_location mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 331 43
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[7\] -fixed no 331 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 326 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un134_fsmsta_i_o2_1 -fixed no 293 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_am_RNO_1 -fixed no 304 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[29\] -fixed no 172 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state_ns_0_x3\[1\] -fixed no 268 18
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[19\] -fixed no 381 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un32_si_int_0 -fixed no 287 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0_a3_0_4\[0\] -fixed no 243 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un57_fsmsta_0 -fixed no 300 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_2\[2\] -fixed no 278 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[50\] -fixed no 325 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[31\] -fixed no 173 25
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint_ff -fixed no 254 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_o3\[3\] -fixed no 270 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO_0\[1\] -fixed no 283 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[15\] -fixed no 343 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[4\] -fixed no 261 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m20 -fixed no 302 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[17\] -fixed no 181 28
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[7\] -fixed no 243 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[3\] -fixed no 346 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_sn_m5_0 -fixed no 373 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed no 290 15
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[1\] -fixed no 321 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[6\] -fixed no 264 40
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[7\] -fixed no 307 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed no 288 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_0\[0\] -fixed no 256 18
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6 -fixed no 269 67
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d_am\[7\] -fixed no 359 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[22\] -fixed no 375 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[5\] -fixed no 263 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[20\] -fixed no 190 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 328 7
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_1\[0\] -fixed no 255 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un16_fsmmod_i_0 -fixed no 278 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed no 284 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[28\] -fixed no 167 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow -fixed no 278 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[10\] -fixed no 366 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un25_si_int -fixed no 284 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/STARTO_EN_WRITE_PROC.un8_busfree_0 -fixed no 282 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[10\] -fixed no 331 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_3 -fixed no 296 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[0\] -fixed no 177 25
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa_1 -fixed no 263 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o2\[5\] -fixed no 289 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[80\] -fixed no 324 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[8\] -fixed no 178 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_0_1 -fixed no 285 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int -fixed no 242 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 267 18
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 307 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[1\] -fixed no 241 69
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d\[2\] -fixed no 364 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[3\] -fixed no 361 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G60b.prdata_typ20_0 -fixed no 395 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/stop_strobe_i -fixed no 253 19
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[17\] -fixed no 353 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[36\] -fixed no 380 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[2\] -fixed no 292 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv\[2\] -fixed no 363 51
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[0\] -fixed no 312 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m15 -fixed no 387 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[126\] -fixed no 380 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_o2\[4\] -fixed no 299 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[4\] -fixed no 272 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un63_fsmsta_0_a3 -fixed no 289 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3\[3\] -fixed no 281 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0\[0\] -fixed no 257 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[43\] -fixed no 319 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO\[1\] -fixed no 244 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 242 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[0\] -fixed no 291 16
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[7\] -fixed no 303 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 281 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state\[1\] -fixed no 280 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[4\] -fixed no 298 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0_a2_RNINLCQ -fixed no 288 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[1\] -fixed no 362 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[10\] -fixed no 355 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[12\] -fixed no 348 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[2\] -fixed no 337 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov -fixed no 259 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[6\] -fixed no 321 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIPFK01\[0\] -fixed no 265 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/un1_fifo_write -fixed no 273 18
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[5\] -fixed no 334 58
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[12\] -fixed no 158 21
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\] -fixed no 345 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO\[0\] -fixed no 270 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack -fixed no 303 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[7\] -fixed no 369 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[31\] -fixed no 173 24
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6_RNO -fixed no 269 66
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[20\] -fixed no 369 27
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[66\] -fixed no 377 43
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[2\] -fixed no 346 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_temp_xhdl6_4 -fixed no 274 15
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold -fixed no 300 64
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[4\] -fixed no 341 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_RNI4VSL\[2\] -fixed no 363 45
set_location mss_top_sb_0/CoreUARTapb_0_0_intr_or_2 -fixed no 309 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 250 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[3\] -fixed no 288 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[6\] -fixed no 177 18
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIPP021\[30\] -fixed no 169 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa -fixed no 312 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed no 267 69
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[6\] -fixed no 328 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1 -fixed no 302 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_4_RNICBMP -fixed no 307 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_bm -fixed no 301 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed no 243 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO\[1\] -fixed no 270 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[6\] -fixed no 345 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3\[2\] -fixed no 339 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[3\] -fixed no 303 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[41\] -fixed no 383 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_sn_m3 -fixed no 375 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa -fixed no 286 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_RNO\[1\] -fixed no 255 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint_RNO -fixed no 262 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[25\] -fixed no 165 25
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv_0\[7\] -fixed no 356 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 234 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update -fixed no 336 46
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[1\] -fixed no 331 58
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[12\] -fixed no 337 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un16_ens1_0 -fixed no 271 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1\[1\] -fixed no 285 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_s_0\[0\] -fixed no 342 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6_0\[1\] -fixed no 304 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[27\] -fixed no 348 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[54\] -fixed no 350 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G64.prdata_generated48 -fixed no 365 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[5\] -fixed no 373 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_9 -fixed no 280 36
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns\[3\] -fixed no 321 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_RNO\[3\] -fixed no 308 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed no 268 72
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns_1\[4\] -fixed no 335 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[3\] -fixed no 323 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_temp_xhdl6 -fixed no 275 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 246 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 -fixed no 276 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv\[6\] -fixed no 380 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[12\] -fixed no 356 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 265 67
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[7\] -fixed no 309 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_10_i_o2\[2\] -fixed no 242 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[1\] -fixed no 289 49
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNO\[4\] -fixed no 261 45
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[2\] -fixed no 322 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_rx_bit_cnt_1_1.CO1 -fixed no 296 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[1\] -fixed no 319 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_framesync_1_1.CO1 -fixed no 293 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_ns -fixed no 299 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un106_ens1 -fixed no 348 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m29_ns -fixed no 331 57
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[4\] -fixed no 314 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 247 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[6\] -fixed no 301 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[78\] -fixed no 323 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m17_0 -fixed no 344 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[4\] -fixed no 281 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/BUSFREE_WRITE_PROC.un105_fsmdet_1 -fixed no 269 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_o2_0\[0\] -fixed no 290 33
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[3\] -fixed no 321 49
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[2\] -fixed no 329 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[29\] -fixed no 380 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[0\] -fixed no 246 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[12\] -fixed no 265 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[6\] -fixed no 320 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[26\] -fixed no 164 24
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[9\] -fixed no 324 27
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[25\] -fixed no 342 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_0_2\[4\] -fixed no 301 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_RNI50TL\[3\] -fixed no 362 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[84\] -fixed no 381 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.un6_baud_clock -fixed no 247 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7_x -fixed no 271 72
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_23 -fixed no 328 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[4\] -fixed no 316 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO\[3\] -fixed no 264 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state\[0\] -fixed no 283 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[2\] -fixed no 328 27
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[33\] -fixed no 327 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o3_12 -fixed no 325 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[1\] -fixed no 364 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed no 246 18
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[19\] -fixed no 367 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 331 7
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 260 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_o4_4\[0\] -fixed no 325 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[5\] -fixed no 266 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_1_sqmuxa -fixed no 297 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_0\[2\] -fixed no 293 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_COMB_PROC.un20_sdao_int -fixed no 291 33
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[1\] -fixed no 353 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[3\] -fixed no 256 73
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed no 279 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[26\] -fixed no 164 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 242 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m8_ns -fixed no 313 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 325 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLInt -fixed no 288 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_1\[1\] -fixed no 372 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[22\] -fixed no 368 28
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_pulse -fixed no 272 69
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[0\] -fixed no 326 58
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv_0\[3\] -fixed no 383 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m18_ns_1 -fixed no 316 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 332 64
set_location mss_top_sb_0/CoreAPB3_0/iPSELS_raw\[3\] -fixed no 346 48
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[1\] -fixed no 325 58
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[1\] -fixed no 342 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_ov -fixed no 241 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[15\] -fixed no 370 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un133_fsmsta_0 -fixed no 301 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[5\] -fixed no 330 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[3\] -fixed no 240 43
set_location mss_top_sb_0/CORERESETP_0/mss_ready_select -fixed no 324 43
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[4\] -fixed no 376 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[5\] -fixed no 269 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[127\] -fixed no 370 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un27_adrcompen_3 -fixed no 314 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un21_fsmdet_2 -fixed no 281 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 327 7
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[27\] -fixed no 387 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un32_si_int -fixed no 276 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[63\] -fixed no 342 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[0\] -fixed no 268 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[2\] -fixed no 319 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[3\] -fixed no 381 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 236 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[11\] -fixed no 393 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[31\] -fixed no 379 46
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[8\] -fixed no 178 19
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[5\] -fixed no 311 52
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[2\] -fixed no 324 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint -fixed no 254 43
set_location mss_top_sb_0/CCC_0/GL0_INST -fixed no 222 54
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un21_fsmdet_0 -fixed no 279 33
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[1\] -fixed no 349 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[6\] -fixed no 245 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[4\] -fixed no 303 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect -fixed no 292 49
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv\[4\] -fixed no 356 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[57\] -fixed no 339 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 256 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/RXRDY_NEW.un3_stop_strobe -fixed no 241 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[11\] -fixed no 167 22
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[6\] -fixed no 306 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 250 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m18_ns -fixed no 318 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[22\] -fixed no 373 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a3_0_0\[5\] -fixed no 268 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[22\] -fixed no 361 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAINT_WRITE_PROC.SDAI_ff_reg_4\[0\] -fixed no 275 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[95\] -fixed no 373 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[4\] -fixed no 274 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_temp_xhdl6 -fixed no 273 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_a3_0\[1\] -fixed no 254 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_0_sqmuxa -fixed no 278 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o2_9 -fixed no 366 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7s2 -fixed no 280 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[17\] -fixed no 181 27
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[61\] -fixed no 341 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i -fixed no 280 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[15\] -fixed no 339 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[114\] -fixed no 378 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[24\] -fixed no 336 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0 -fixed no 280 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[7\] -fixed no 247 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[2\] -fixed no 296 37
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[2\] -fixed no 315 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[87\] -fixed no 369 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[17\] -fixed no 390 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o2\[3\] -fixed no 252 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[22\] -fixed no 374 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_2\[2\] -fixed no 338 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[0\] -fixed no 352 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold_RNO -fixed no 281 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en -fixed no 259 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 281 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[3\] -fixed no 380 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[1\] -fixed no 254 73
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[6\] -fixed no 324 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[13\] -fixed no 340 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_0 -fixed no 281 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[4\] -fixed no 340 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[102\] -fixed no 378 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[70\] -fixed no 331 46
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[2\] -fixed no 163 21
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr -fixed no 292 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed no 290 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_o3_1 -fixed no 276 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[30\] -fixed no 384 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/overflow_reg -fixed no 278 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1\[0\] -fixed no 277 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0\[0\] -fixed no 277 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO\[4\] -fixed no 300 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[25\] -fixed no 389 33
set_location mss_top_sb_0/CoreUARTapb_1_0_intr_or_1 -fixed no 320 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un23_fsmdet_1 -fixed no 280 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_sn_m5 -fixed no 374 42
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[1\] -fixed no 320 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a3 -fixed no 260 15
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[5\] -fixed no 374 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_a3_2_0\[2\] -fixed no 263 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[24\] -fixed no 352 42
set_location mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_0 -fixed no 332 42
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[6\] -fixed no 328 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[19\] -fixed no 390 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 288 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[103\] -fixed no 377 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[92\] -fixed no 383 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_0\[4\] -fixed no 299 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[21\] -fixed no 368 42
set_location mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 333 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a3_0\[0\] -fixed no 267 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[2\] -fixed no 343 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat36 -fixed no 302 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples\[0\] -fixed no 257 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[21\] -fixed no 378 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2\[0\] -fixed no 283 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_a3_0_1\[1\] -fixed no 240 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.un24_baud_clock_NE -fixed no 293 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNICIEF8\[0\] -fixed no 183 27
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[1\] -fixed no 344 34
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[2\] -fixed no 363 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[7\] -fixed no 371 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[25\] -fixed no 355 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[17\] -fixed no 385 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 328 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[2\] -fixed no 292 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_iv_1_RNO\[0\] -fixed no 338 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[19\] -fixed no 365 28
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[56\] -fixed no 379 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i_a2 -fixed no 288 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un25_si_int_0 -fixed no 286 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un134_fsmsta_i_o2_1_RNIUP0F1 -fixed no 292 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[23\] -fixed no 362 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un135_ens1_1_0 -fixed no 290 42
set_location CFG0_GND_INST -fixed no 275 18
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[12\] -fixed no 289 52
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[13\] -fixed no 340 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[29\] -fixed no 365 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold -fixed no 281 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst_4 -fixed no 277 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[15\] -fixed no 371 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_a2_0_1\[0\] -fixed no 285 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed no 268 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNITIR11\[12\] -fixed no 158 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_filtered.m3 -fixed no 257 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_1\[0\] -fixed no 298 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 246 19
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[3\] -fixed no 299 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_clock -fixed no 273 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[11\] -fixed no 351 36
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[6\] -fixed no 305 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_bm -fixed no 295 69
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[4\] -fixed no 334 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[0\] -fixed no 240 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[4\] -fixed no 315 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[1\] -fixed no 252 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[8\] -fixed no 351 30
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[4\] -fixed no 348 33
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[2\] -fixed no 326 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[1\] -fixed no 320 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[6\] -fixed no 345 25
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 312 15
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[12\] -fixed no 158 22
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a2_1\[0\] -fixed no 308 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_o6\[0\] -fixed no 291 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[86\] -fixed no 371 34
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[19\] -fixed no 365 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2\[3\] -fixed no 275 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/un9_clear_overflow -fixed no 314 48
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o3 -fixed no 332 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 285 70
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_16 -fixed no 344 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i -fixed no 263 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv\[1\] -fixed no 348 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_3\[1\] -fixed no 256 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[116\] -fixed no 375 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[100\] -fixed no 366 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[1\] -fixed no 273 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[24\] -fixed no 343 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un133_fsmsta_0_4 -fixed no 301 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[30\] -fixed no 171 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_9_RNIT0PE1 -fixed no 283 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/busfree -fixed no 284 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0 -fixed no 262 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_ov_9 -fixed no 241 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[2\] -fixed no 253 16
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_s\[0\] -fixed no 339 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m2 -fixed no 382 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[0\] -fixed no 240 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 305 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un60_ens1 -fixed no 299 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[4\] -fixed no 241 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 293 67
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_a2_5_RNIT1KBN -fixed no 341 30
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[29\] -fixed no 354 31
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_2\[4\] -fixed no 332 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o3_9 -fixed no 326 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 295 67
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[4\] -fixed no 313 49
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[0\] -fixed no 332 58
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m29_ns_1 -fixed no 277 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_RNO\[0\] -fixed no 294 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d\[0\] -fixed no 350 45
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_12\[1\] -fixed no 360 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[2\] -fixed no 319 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[74\] -fixed no 326 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[13\] -fixed no 161 21
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 329 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[23\] -fixed no 362 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_9\[4\] -fixed no 279 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[6\] -fixed no 177 19
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[99\] -fixed no 357 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[18\] -fixed no 168 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 286 69
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[3\] -fixed no 379 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa -fixed no 294 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[6\] -fixed no 311 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un133_fsmsta_0_a3_2 -fixed no 310 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[5\] -fixed no 317 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[8\] -fixed no 364 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[24\] -fixed no 191 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_d\[2\] -fixed no 366 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[4\] -fixed no 291 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[2\] -fixed no 314 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un105_ens1 -fixed no 320 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed no 275 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[29\] -fixed no 354 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[5\] -fixed no 300 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6_1\[1\] -fixed no 303 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[28\] -fixed no 391 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state\[1\] -fixed no 255 19
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[4\] -fixed no 323 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[4\] -fixed no 279 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_4 -fixed no 271 15
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[1\] -fixed no 346 24
set_location mss_top_sb_0/CoreAPB3_0/iPSELS_raw\[0\] -fixed no 337 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_RNIH92P -fixed no 283 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect_0_sqmuxa -fixed no 297 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 260 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[0\] -fixed no 293 49
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_1\[2\] -fixed no 280 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m16 -fixed no 294 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[53\] -fixed no 355 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[3\] -fixed no 298 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[12\] -fixed no 337 30
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[5\] -fixed no 328 61
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[4\] -fixed no 340 34
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[5\] -fixed no 330 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed no 294 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 329 7
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_1\[23\] -fixed no 361 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0\[5\] -fixed no 295 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[7\] -fixed no 179 18
set_location mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.un5_psel_0_0 -fixed no 351 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[3\] -fixed no 271 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa -fixed no 252 15
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 331 64
set_location mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 326 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 258 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_pulse -fixed no 298 12
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i_RNO_0 -fixed no 261 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.un6_baud_clock -fixed no 261 15
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 245 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 326 7
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 257 13
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[4\] -fixed no 332 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[2\] -fixed no 275 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[83\] -fixed no 376 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un22_si_int -fixed no 282 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5 -fixed no 273 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv_1\[6\] -fixed no 353 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[51\] -fixed no 344 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0\[2\] -fixed no 274 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[1\] -fixed no 313 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un30_fsmsta -fixed no 290 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[5\] -fixed no 242 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLSCL_1_sqmuxa_0_a2 -fixed no 272 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[15\] -fixed no 161 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 326 63
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[5\] -fixed no 308 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[77\] -fixed no 333 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a3 -fixed no 250 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[0\] -fixed no 307 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un57_fsmsta_0_o3_RNI2NAU -fixed no 311 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[22\] -fixed no 368 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_0_o2\[3\] -fixed no 302 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[6\] -fixed no 274 43
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[3\] -fixed no 327 58
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv\[5\] -fixed no 372 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[3\] -fixed no 271 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 253 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m8_ns_1 -fixed no 314 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[3\] -fixed no 291 46
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[28\] -fixed no 395 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNIPVGK\[0\] -fixed no 275 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 300 16
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[11\] -fixed no 385 36
set_location mss_top_sb_0/CoreUARTapb_1_0_intr_or_0 -fixed no 313 51
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[117\] -fixed no 361 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_a3_0\[4\] -fixed no 293 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[0\] -fixed no 311 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv_1\[7\] -fixed no 357 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[81\] -fixed no 335 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[1\] -fixed no 272 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un70_fsmsta -fixed no 294 45
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[4\] -fixed no 354 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 246 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/temp_xhdl17 -fixed no 272 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[30\] -fixed no 385 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[0\] -fixed no 300 70
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o2_10 -fixed no 359 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat_2_sqmuxa_1_0 -fixed no 297 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 254 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[2\] -fixed no 369 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[5\] -fixed no 349 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[3\] -fixed no 291 45
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[4\] -fixed no 378 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_6_0_o2_0 -fixed no 292 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[0\] -fixed no 316 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_a2_5 -fixed no 335 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[2\] -fixed no 240 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[11\] -fixed no 264 73
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_18 -fixed no 346 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_0_o2_0\[4\] -fixed no 294 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/BUSFREE_WRITE_PROC.un105_fsmdet -fixed no 276 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_ns -fixed no 299 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_RNO -fixed no 340 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLKINT_WRITE_PROC.PCLKint_3 -fixed no 254 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 329 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[1\] -fixed no 291 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_qxu_1\[0\] -fixed no 270 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_o3 -fixed no 258 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 329 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[0\] -fixed no 262 46
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[16\] -fixed no 157 22
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[3\] -fixed no 267 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[22\] -fixed no 163 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 326 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0_o2_RNI7E0C2 -fixed no 284 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[121\] -fixed no 338 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_0_3 -fixed no 260 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[2\] -fixed no 337 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_4 -fixed no 274 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[9\] -fixed no 324 28
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[7\] -fixed no 344 30
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[6\] -fixed no 305 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[1\] -fixed no 277 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3\[1\] -fixed no 280 63
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[0\] -fixed no 322 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx -fixed no 312 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2_4 -fixed no 320 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o2_0\[3\] -fixed no 273 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1_RNO\[1\] -fixed no 289 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[45\] -fixed no 318 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m39_ns -fixed no 326 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[0\] -fixed no 268 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[31\] -fixed no 394 39
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[0\] -fixed no 318 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[25\] -fixed no 388 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[1\] -fixed no 243 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m25_0 -fixed no 378 42
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns_1\[3\] -fixed no 330 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state\[1\] -fixed no 268 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[2\] -fixed no 265 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3_RNICD5I1\[3\] -fixed no 276 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed no 289 69
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[0\] -fixed no 336 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[18\] -fixed no 367 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[16\] -fixed no 346 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[17\] -fixed no 388 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[8\] -fixed no 389 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[0\] -fixed no 278 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[76\] -fixed no 322 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIQEQ32\[9\] -fixed no 157 24
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_i -fixed no 241 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_a2_3 -fixed no 336 30
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[7\] -fixed no 324 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[1\] -fixed no 160 22
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d_0\[0\] -fixed no 344 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[5\] -fixed no 267 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un36_si_int_1 -fixed no 278 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_am -fixed no 309 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[3\] -fixed no 280 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/APB_read.APB_read.un2_prdata_2 -fixed no 361 51
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 324 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv_1\[3\] -fixed no 350 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[1\] -fixed no 271 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[4\] -fixed no 354 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m14 -fixed no 303 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[18\] -fixed no 385 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNII7U11\[28\] -fixed no 174 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[4\] -fixed no 318 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 243 19
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_4 -fixed no 319 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[2\] -fixed no 300 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[5\] -fixed no 258 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 255 13
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d_ns\[7\] -fixed no 360 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed no 294 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIL7R11\[17\] -fixed no 185 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_m2 -fixed no 286 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 288 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[1\] -fixed no 273 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 287 70
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[11\] -fixed no 329 28
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[4\] -fixed no 268 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[5\] -fixed no 266 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[20\] -fixed no 380 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[42\] -fixed no 324 40
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[6\] -fixed no 333 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[1\] -fixed no 319 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[28\] -fixed no 342 30
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[26\] -fixed no 349 30
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[7\] -fixed no 333 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32\[2\] -fixed no 301 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un133_fsmsta_0_0 -fixed no 306 36
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[1\] -fixed no 372 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un97_ens1 -fixed no 277 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 283 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed no 292 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m11_e -fixed no 383 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m5 -fixed no 309 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg3_0 -fixed no 264 18
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_clock_int -fixed no 292 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[19\] -fixed no 389 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[1\] -fixed no 265 64
set_location mss_top_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 325 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[0\] -fixed no 243 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[6\] -fixed no 306 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0_RNI7V2K -fixed no 281 39
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[2\] -fixed no 319 52
set_location mss_top_sb_0/CoreUARTapb_0_0/un3_oen -fixed no 325 48
set_location mss_top_sb_0/CoreUARTapb_1_0_intr_or_2 -fixed no 315 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_rx_bit_cnt_1_1.CO1 -fixed no 240 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_o2_i_a3\[1\] -fixed no 298 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI8UMV\[4\] -fixed no 264 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[104\] -fixed no 371 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed no 283 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNIV4G6\[6\] -fixed no 285 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[35\] -fixed no 339 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state\[0\] -fixed no 266 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_1\[4\] -fixed no 274 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[4\] -fixed no 351 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNIUTLF\[0\] -fixed no 310 12
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[4\] -fixed no 379 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[6\] -fixed no 277 70
set_location mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[27\] -fixed no 385 33
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[2\] -fixed no 320 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 247 12
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[6\] -fixed no 310 52
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[8\] -fixed no 351 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLO_int_RNO -fixed no 285 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 255 70
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[9\] -fixed no 162 21
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0 -fixed no 248 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv\[3\] -fixed no 351 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un57_fsmsta_0_o3 -fixed no 311 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i_RNO -fixed no 259 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_o2_0\[2\] -fixed no 268 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[11\] -fixed no 288 52
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[2\] -fixed no 345 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[9\] -fixed no 387 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[3\] -fixed no 323 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[5\] -fixed no 341 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[23\] -fixed no 182 28
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 281 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[17\] -fixed no 356 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[21\] -fixed no 363 28
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[3\] -fixed no 326 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[5\] -fixed no 310 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 279 67
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 330 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[7\] -fixed no 296 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_o3_0\[0\] -fixed no 253 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[73\] -fixed no 365 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[4\] -fixed no 304 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[1\] -fixed no 269 43
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[2\] -fixed no 320 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[65\] -fixed no 327 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[14\] -fixed no 346 42
set_location mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.un5_psel -fixed no 347 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[1\] -fixed no 244 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[27\] -fixed no 166 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[2\] -fixed no 256 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m1 -fixed no 364 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[20\] -fixed no 383 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[6\] -fixed no 353 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[5\] -fixed no 265 70
set_location mss_top_sb_0/COREI2C_0_0/PRDATA_1\[5\] -fixed no 349 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect_0_sqmuxa -fixed no 292 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[10\] -fixed no 349 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[125\] -fixed no 333 34
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2 -fixed no 352 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[1\] -fixed no 241 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[12\] -fixed no 348 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state_ns_0_a2\[0\] -fixed no 266 18
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 260 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.un19_framesync -fixed no 277 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[10\] -fixed no 331 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_a3_2\[2\] -fixed no 269 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_0\[3\] -fixed no 393 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[49\] -fixed no 335 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[4\] -fixed no 274 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[32\] -fixed no 371 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[0\] -fixed no 245 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3\[1\] -fixed no 375 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_samples8_1_0 -fixed no 241 18
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 249 13
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[128\] -fixed no 334 34
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[3\] -fixed no 316 52
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[7\] -fixed no 333 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[71\] -fixed no 360 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[6\] -fixed no 373 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[14\] -fixed no 347 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i -fixed no 280 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples\[1\] -fixed no 263 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 241 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[9\] -fixed no 286 52
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o2_5 -fixed no 347 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed no 271 69
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS\[0\] -fixed no 355 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[1\] -fixed no 289 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[28\] -fixed no 321 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[6\] -fixed no 377 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[3\] -fixed no 244 16
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[2\] -fixed no 392 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un22_si_int_3 -fixed no 300 33
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 330 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0\[3\] -fixed no 258 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un133_framesync_RNIE0AO3 -fixed no 287 36
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[1\] -fixed no 350 39
set_location mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.un13_psel -fixed no 345 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv\[0\] -fixed no 352 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed no 295 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_o2\[6\] -fixed no 275 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_am_RNO -fixed no 309 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[62\] -fixed no 346 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en_1_sqmuxa_i -fixed no 253 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m39_ns_1 -fixed no 278 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_6_0_o2 -fixed no 296 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/fifo_write_xhdl6_RNO -fixed no 263 18
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[13\] -fixed no 367 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un133_fsmsta_0_1 -fixed no 310 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[106\] -fixed no 374 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 331 6
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_o3\[4\] -fixed no 259 48
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[1\] -fixed no 312 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr -fixed no 269 72
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[5\] -fixed no 282 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv\[4\] -fixed no 298 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[6\] -fixed no 249 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_s\[3\] -fixed no 373 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[11\] -fixed no 389 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un59_fsmdet -fixed no 281 45
set_location mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg1Seq.un5_psel -fixed no 342 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0\[0\] -fixed no 274 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[20\] -fixed no 369 28
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[7\] -fixed no 344 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty -fixed no 282 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_RNO\[1\] -fixed no 244 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[7\] -fixed no 367 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[24\] -fixed no 337 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_2\[0\] -fixed no 345 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[18\] -fixed no 168 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/or_br.rtn_1 -fixed no 299 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d\[1\] -fixed no 352 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 292 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 232 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[0\] -fixed no 271 70
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[15\] -fixed no 161 24
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[1\] -fixed no 160 21
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[18\] -fixed no 367 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un32_si_int_0_RNIINEB -fixed no 286 36
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_22 -fixed no 327 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLKINT_WRITE_PROC.PCLKint_ff_2 -fixed no 254 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0\[2\] -fixed no 303 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state\[0\] -fixed no 256 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat_1_sqmuxa_1 -fixed no 307 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[0\] -fixed no 356 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[98\] -fixed no 367 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[7\] -fixed no 243 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[9\] -fixed no 374 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[6\] -fixed no 259 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[6\] -fixed no 321 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i -fixed no 279 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6_1_0\[0\] -fixed no 304 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[6\] -fixed no 270 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[8\] -fixed no 261 73
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[39\] -fixed no 375 46
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[2\] -fixed no 367 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[14\] -fixed no 320 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed no 293 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/busfree_RNO -fixed no 284 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNO\[2\] -fixed no 260 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[0\] -fixed no 277 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[2\] -fixed no 266 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[2\] -fixed no 319 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_a3\[6\] -fixed no 256 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[2\] -fixed no 249 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[2\] -fixed no 322 49
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[0\] -fixed no 356 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a3\[1\] -fixed no 252 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[0\] -fixed no 312 13
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[2\] -fixed no 334 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[111\] -fixed no 358 34
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[5\] -fixed no 350 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[14\] -fixed no 345 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[23\] -fixed no 182 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_am_RNO_2 -fixed no 305 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m24_0 -fixed no 300 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[30\] -fixed no 381 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un134_fsmsta_i -fixed no 304 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[69\] -fixed no 329 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[4\] -fixed no 315 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[20\] -fixed no 368 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_28 -fixed no 347 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[14\] -fixed no 345 30
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[4\] -fixed no 327 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 333 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0_o2 -fixed no 282 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed no 288 15
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[5\] -fixed no 304 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[4\] -fixed no 274 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[28\] -fixed no 342 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 304 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i_RNO_0 -fixed no 258 18
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[8\] -fixed no 369 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[2\] -fixed no 269 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i\[3\] -fixed no 288 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[1\] -fixed no 262 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0_o2_RNI7QP41 -fixed no 279 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int -fixed no 307 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 240 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[7\] -fixed no 322 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[1\] -fixed no 265 16
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[7\] -fixed no 179 19
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[1\] -fixed no 244 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[3\] -fixed no 166 22
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d_ns\[5\] -fixed no 362 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[5\] -fixed no 269 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[0\] -fixed no 266 70
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_s\[2\] -fixed no 368 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G60b.prdata_typ21_0 -fixed no 368 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[2\] -fixed no 260 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold -fixed no 269 19
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[7\] -fixed no 319 64
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3 -fixed no 392 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst -fixed no 279 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[1\] -fixed no 344 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_o3\[5\] -fixed no 268 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[18\] -fixed no 373 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_3\[2\] -fixed no 296 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 292 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_2\[1\] -fixed no 377 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 280 67
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_2\[1\] -fixed no 317 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m8_ns_1_1 -fixed no 323 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[11\] -fixed no 167 21
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[107\] -fixed no 356 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_2 -fixed no 279 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[1\] -fixed no 358 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[4\] -fixed no 257 73
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[5\] -fixed no 305 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv\[7\] -fixed no 370 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 326 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed no 294 51
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[24\] -fixed no 361 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i_RNO -fixed no 263 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[4\] -fixed no 343 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[17\] -fixed no 359 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[5\] -fixed no 330 27
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o2_11 -fixed no 358 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[55\] -fixed no 332 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[27\] -fixed no 387 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2_4 -fixed no 308 69
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa -fixed no 386 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a3 -fixed no 246 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[90\] -fixed no 335 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[5\] -fixed no 302 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_o2\[2\] -fixed no 265 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[119\] -fixed no 362 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_framesync_1_1.CO2 -fixed no 288 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv\[6\] -fixed no 355 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 333 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[5\] -fixed no 318 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d\[6\] -fixed no 369 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_clock -fixed no 289 16
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d_bm\[7\] -fixed no 342 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[16\] -fixed no 395 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32\[1\] -fixed no 305 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[7\] -fixed no 322 45
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_19 -fixed no 350 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[10\] -fixed no 365 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[4\] -fixed no 346 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIH9V8 -fixed no 301 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/reg_write.un1_csn -fixed no 313 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 240 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[4\] -fixed no 247 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_am -fixed no 310 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d\[3\] -fixed no 349 48
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[5\] -fixed no 328 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un27_fsmsta_3_0 -fixed no 291 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_a2\[5\] -fixed no 276 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[1\] -fixed no 271 49
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNIDCIK\[4\] -fixed no 297 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 251 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg\[2\] -fixed no 296 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[5\] -fixed no 295 70
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[3\] -fixed no 345 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[85\] -fixed no 368 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 246 15
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv_yy\[2\] -fixed no 366 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[0\] -fixed no 347 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[25\] -fixed no 390 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[2\] -fixed no 317 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m59 -fixed no 377 33
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_2 -fixed no 387 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[4\] -fixed no 164 22
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[29\] -fixed no 383 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[1\] -fixed no 317 49
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[29\] -fixed no 172 25
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_ns -fixed no 308 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[31\] -fixed no 395 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3\[6\] -fixed no 267 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 260 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_3\[1\] -fixed no 294 48
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[1\] -fixed no 344 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[24\] -fixed no 361 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[5\] -fixed no 170 25
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[2\] -fixed no 329 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[52\] -fixed no 347 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un78_fsmdet -fixed no 279 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 256 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg -fixed no 259 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[6\] -fixed no 306 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[6\] -fixed no 270 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 257 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_o3\[6\] -fixed no 264 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o2_2\[0\] -fixed no 255 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[5\] -fixed no 170 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_o3_0\[4\] -fixed no 253 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv_0_RNI12RF2\[3\] -fixed no 382 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[5\] -fixed no 317 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m15_e -fixed no 379 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 326 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_a4\[0\] -fixed no 287 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[25\] -fixed no 386 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 245 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[6\] -fixed no 294 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/overflow_reg -fixed no 314 49
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[4\] -fixed no 350 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[3\] -fixed no 288 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 330 7
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_a2_0_3\[0\] -fixed no 322 12
set_location mss_top_sb_0/CoreUARTapb_0_0_intr_or_1 -fixed no 279 66
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[115\] -fixed no 360 34
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNI4MK74\[17\] -fixed no 184 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold_RNO -fixed no 269 18
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[6\] -fixed no 374 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[26\] -fixed no 390 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO -fixed no 284 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_RNO_0\[3\] -fixed no 309 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_1\[3\] -fixed no 265 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[16\] -fixed no 370 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg\[1\] -fixed no 294 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 327 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[0\] -fixed no 261 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un92_fsmsta -fixed no 308 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[82\] -fixed no 325 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[3\] -fixed no 267 16
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6 -fixed no 220 54
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[2\] -fixed no 163 22
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[31\] -fixed no 358 31
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns_1\[1\] -fixed no 321 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLSCL -fixed no 268 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[118\] -fixed no 367 34
set_location mss_top_sb_0/CoreUARTapb_0_0_intr_or_0 -fixed no 307 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un1_fsmsta_0_a3 -fixed no 295 39
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[2\] -fixed no 330 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold -fixed no 312 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[2\] -fixed no 362 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[20\] -fixed no 382 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 244 19
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[28\] -fixed no 392 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_3 -fixed no 350 30
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[3\] -fixed no 339 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/txrdy_int -fixed no 321 13
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[1\] -fixed no 357 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[5\] -fixed no 376 45
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns\[1\] -fixed no 312 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[3\] -fixed no 304 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_0 -fixed no 287 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_17 -fixed no 345 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[15\] -fixed no 339 30
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[2\] -fixed no 319 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_am -fixed no 300 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_adrcomp5 -fixed no 282 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[1\] -fixed no 340 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o3\[0\] -fixed no 273 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 276 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[3\] -fixed no 254 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[94\] -fixed no 379 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[13\] -fixed no 161 22
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[4\] -fixed no 323 49
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[4\] -fixed no 164 21
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[19\] -fixed no 391 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed no 287 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[15\] -fixed no 369 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un70_ens1_i_a3 -fixed no 283 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6\[2\] -fixed no 309 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[4\] -fixed no 343 30
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns\[4\] -fixed no 327 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed no 272 72
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[16\] -fixed no 393 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 289 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[27\] -fixed no 364 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.un7_baud_clock_int -fixed no 289 15
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G1.2.un59_psel_4_RNIFLPS -fixed no 355 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[0\] -fixed no 293 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17 -fixed no 270 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[0\] -fixed no 290 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLO_int -fixed no 285 49
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_0_a3_0_4\[0\] -fixed no 258 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a3_0_5\[3\] -fixed no 272 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[0\] -fixed no 264 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[2\] -fixed no 255 73
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[2\] -fixed no 323 39
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_0 -fixed no 331 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_RNII7J2 -fixed no 323 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[0\] -fixed no 316 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3\[1\] -fixed no 262 15
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[3\] -fixed no 336 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 254 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_0_sqmuxa -fixed no 259 42
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_2\[3\] -fixed no 326 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 285 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[7\] -fixed no 267 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[59\] -fixed no 367 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[26\] -fixed no 373 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[4\] -fixed no 316 64
set_location mss_top_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 333 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2 -fixed no 288 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6_2\[0\] -fixed no 302 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[5\] -fixed no 372 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[6\] -fixed no 283 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_a2\[5\] -fixed no 292 12
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[1\] -fixed no 386 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i_a2 -fixed no 282 69
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[4\] -fixed no 335 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[25\] -fixed no 355 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_x -fixed no 293 51
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o2 -fixed no 370 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNINO3E\[2\] -fixed no 363 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[1\] -fixed no 377 48
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[3\] -fixed no 345 34
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm_RNI1GSR1\[4\] -fixed no 350 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[1\] -fixed no 346 25
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_sm.un24_baud_clock_NE -fixed no 245 18
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[1\] -fixed no 295 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_am_RNO_0 -fixed no 307 45
set_location mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_0_RNI0DDJ -fixed no 334 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_a3_0_1\[1\] -fixed no 259 15
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[17\] -fixed no 353 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un16_ens1_2 -fixed no 287 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[24\] -fixed no 191 28
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[3\] -fixed no 347 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[10\] -fixed no 364 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[6\] -fixed no 381 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[7\] -fixed no 357 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 331 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[31\] -fixed no 377 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en_xhdl3 -fixed no 261 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0\[1\] -fixed no 263 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[89\] -fixed no 337 43
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[7\] -fixed no 324 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 294 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PRDATA_0_iv_1\[4\] -fixed no 357 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed no 266 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[1\] -fixed no 278 52
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[30\] -fixed no 357 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[1\] -fixed no 278 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rxrdy_xhdl4_RNO -fixed no 251 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[6\] -fixed no 266 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[13\] -fixed no 357 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[29\] -fixed no 381 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 274 19
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o3_7 -fixed no 327 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[6\] -fixed no 264 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[1\] -fixed no 248 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNO\[0\] -fixed no 308 12
set_location mss_top_sb_0/CoreUARTapb_0_0/un3_wen -fixed no 327 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[20\] -fixed no 190 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un68_ens1 -fixed no 276 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6_0\[0\] -fixed no 311 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un53_fsmdet -fixed no 267 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[0\] -fixed no 316 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[97\] -fixed no 351 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un27_adrcompen_9 -fixed no 300 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_a3_2_1\[0\] -fixed no 266 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst_1_0 -fixed no 278 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7 -fixed no 311 46
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[1\] -fixed no 371 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_3\[0\] -fixed no 257 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_21 -fixed no 326 36
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[6\] -fixed no 324 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_0_a6_0_0\[4\] -fixed no 307 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_10_0_a2\[0\] -fixed no 243 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[48\] -fixed no 326 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[0\] -fixed no 264 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[29\] -fixed no 382 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 243 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[3\] -fixed no 315 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns_1\[3\] -fixed no 316 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3 -fixed no 254 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[6\] -fixed no 262 49
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[19\] -fixed no 188 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un139_ens1 -fixed no 295 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_1\[2\] -fixed no 255 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un54_fsmdet -fixed no 265 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0\[5\] -fixed no 269 42
set_location mss_top_sb_0/CoreAPB3_0/iPSELS_raw\[2\] -fixed no 343 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[3\] -fixed no 258 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[26\] -fixed no 392 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 245 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_iv_1_RNO_0\[0\] -fixed no 361 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m6 -fixed no 376 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[27\] -fixed no 348 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp -fixed no 308 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[2\] -fixed no 301 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[10\] -fixed no 263 73
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_ns\[3\] -fixed no 327 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed no 242 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_rtn_4 -fixed no 272 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[26\] -fixed no 384 46
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[21\] -fixed no 379 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[11\] -fixed no 356 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[3\] -fixed no 378 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg\[1\] -fixed no 270 40
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[2\] -fixed no 325 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 296 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLO_int_RNI96C8 -fixed no 298 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_1\[3\] -fixed no 273 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[122\] -fixed no 331 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o2\[0\] -fixed no 270 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int -fixed no 284 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/APB_read.APB_read.un3_prdata -fixed no 364 51
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[3\] -fixed no 318 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 289 67
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[10\] -fixed no 165 21
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un23_fsmdet -fixed no 285 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un11_psel_0 -fixed no 360 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[7\] -fixed no 354 40
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[3\] -fixed no 393 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[75\] -fixed no 326 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[6\] -fixed no 338 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAINT_WRITE_PROC.SDAI_ff_reg_4\[1\] -fixed no 270 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3\[23\] -fixed no 362 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 291 67
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 249 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[1\] -fixed no 301 70
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[12\] -fixed no 362 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.ack_7_u -fixed no 303 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/STARTO_EN_WRITE_PROC.un8_busfree -fixed no 259 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 306 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed no 291 15
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[123\] -fixed no 329 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[0\] -fixed no 253 73
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[20\] -fixed no 380 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 328 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G60b.prdata_typ21 -fixed no 370 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[31\] -fixed no 347 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 301 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_iv_1\[0\] -fixed no 339 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 258 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0\[0\] -fixed no 306 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[2\] -fixed no 328 28
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 244 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_0\[6\] -fixed no 269 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[3\] -fixed no 293 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO_0\[3\] -fixed no 282 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[7\] -fixed no 257 49
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[3\] -fixed no 166 21
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_0_0\[2\] -fixed no 257 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 248 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[1\] -fixed no 317 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAInt -fixed no 269 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[5\] -fixed no 284 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 286 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 260 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed no 267 72
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[3\] -fixed no 330 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m18 -fixed no 310 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G1.2.un59_psel_4 -fixed no 394 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[3\] -fixed no 263 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m26 -fixed no 325 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[14\] -fixed no 348 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_9_RNI86Q71 -fixed no 266 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_iv_xx\[0\] -fixed no 337 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[3\] -fixed no 286 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un141_ens1_2 -fixed no 281 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i -fixed no 259 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[6\] -fixed no 262 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[96\] -fixed no 313 34
set_location mss_top_sb_0/CoreAPB3_0/iPSELS_raw\[1\] -fixed no 341 51
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m13_e -fixed no 391 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg\[0\] -fixed no 275 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 243 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg\[0\] -fixed no 298 49
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o2_8 -fixed no 364 27
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[6\] -fixed no 306 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[38\] -fixed no 372 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[3\] -fixed no 255 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[8\] -fixed no 285 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_filtered.m3 -fixed no 269 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[72\] -fixed no 365 46
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[5\] -fixed no 330 58
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rxrdy_xhdl4 -fixed no 257 19
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m22 -fixed no 388 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[28\] -fixed no 167 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[101\] -fixed no 353 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 253 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[40\] -fixed no 380 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[25\] -fixed no 165 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un133_fsmsta_0_a3_0 -fixed no 295 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 241 61
set_location mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.un13_psel_0_0 -fixed no 381 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[7\] -fixed no 302 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_3\[0\] -fixed no 298 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 290 67
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed no 296 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[27\] -fixed no 166 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 247 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg\[2\] -fixed no 266 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[120\] -fixed no 368 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[22\] -fixed no 372 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[3\] -fixed no 286 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp -fixed no 276 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 332 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[0\] -fixed no 246 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rxrdy_xhdl4_RNO -fixed no 257 18
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_29 -fixed no 329 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_1\[0\] -fixed no 343 45
set_location mss_top_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0\[0\] -fixed no 337 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[4\] -fixed no 374 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[7\] -fixed no 301 13
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[68\] -fixed no 385 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/fifo_write_xhdl6 -fixed no 263 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect_RNO -fixed no 291 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[23\] -fixed no 369 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/reg_write.un1_csn -fixed no 319 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un1_fsmsta_0_o2 -fixed no 296 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[30\] -fixed no 171 25
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2\[0\] -fixed no 257 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_ns_1 -fixed no 306 45
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_i_i_o3_8 -fixed no 338 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[5\] -fixed no 317 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[3\] -fixed no 347 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0\[0\] -fixed no 246 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3\[2\] -fixed no 253 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_1_i_a3_i -fixed no 304 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 248 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a2\[0\] -fixed no 267 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[9\] -fixed no 364 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[0\] -fixed no 177 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_parity_reg -fixed no 258 19
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[2\] -fixed no 302 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[30\] -fixed no 386 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 331 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[7\] -fixed no 316 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 303 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 291 12
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[4\] -fixed no 347 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty -fixed no 315 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[6\] -fixed no 249 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[3\] -fixed no 250 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[8\] -fixed no 366 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un134_fsmsta_i_a2_0 -fixed no 299 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ADRCOMP_WRITE_PROC.un27_adrcompen_8 -fixed no 310 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a3_0_2\[1\] -fixed no 270 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg3_0 -fixed no 282 63
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1 -fixed no 219 72
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[16\] -fixed no 157 21
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3\[3\] -fixed no 255 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 253 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_0\[4\] -fixed no 284 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[9\] -fixed no 386 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[21\] -fixed no 366 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.un25_framesync -fixed no 274 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[7\] -fixed no 284 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[3\] -fixed no 315 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un20_fsmmod -fixed no 266 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7_x -fixed no 296 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 254 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[10\] -fixed no 287 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[2\] -fixed no 318 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[3\] -fixed no 254 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed no 289 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[19\] -fixed no 188 28
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed no 292 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_qxu_1\[0\] -fixed no 291 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a3_0_5_1\[3\] -fixed no 264 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[8\] -fixed no 365 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[2\] -fixed no 256 49
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx_RNO -fixed no 315 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 248 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[109\] -fixed no 357 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 282 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un136_framesync -fixed no 269 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[7\] -fixed no 260 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx -fixed no 315 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\] -fixed no 347 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen -fixed no 278 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32\[3\] -fixed no 304 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_3\[0\] -fixed no 272 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[79\] -fixed no 347 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[13\] -fixed no 349 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[93\] -fixed no 325 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv\[1\] -fixed no 289 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9\[2\] -fixed no 318 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 257 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_a2_0_1\[0\] -fixed no 302 12
set_location mss_top_sb_0/CoreUARTapb_1_0/un1_nxtprdata_xhdl722_i -fixed no 318 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[4\] -fixed no 268 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 250 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[30\] -fixed no 366 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[18\] -fixed no 372 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[2\] -fixed no 297 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay_RNIE61F\[1\] -fixed no 258 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rxrdy_xhdl4 -fixed no 251 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_am_1_1 -fixed no 290 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_RNO\[1\] -fixed no 305 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[21\] -fixed no 189 27
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[4\] -fixed no 360 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[6\] -fixed no 318 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[2\] -fixed no 265 39
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[4\] -fixed no 377 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[1\] -fixed no 275 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m20 -fixed no 388 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa_RNI8I171 -fixed no 290 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3\[0\] -fixed no 256 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO\[2\] -fixed no 296 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 255 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns -fixed no 311 45
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[1\] -fixed no 335 58
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[2\] -fixed no 344 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect -fixed no 297 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[13\] -fixed no 359 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[44\] -fixed no 317 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un53_fsmsta_2_0_a2 -fixed no 307 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_8_2\[4\] -fixed no 271 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[6\] -fixed no 313 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_clock_int -fixed no 266 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_bm -fixed no 301 12
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIMJU68\[18\] -fixed no 187 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[2\] -fixed no 283 67
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[14\] -fixed no 345 31
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un88_pwm_enable_reg_3_0_20 -fixed no 335 42
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0 -fixed no 384 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 260 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[91\] -fixed no 328 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un81_ens1 -fixed no 284 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a6\[0\] -fixed no 297 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_0\[5\] -fixed no 265 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_am_1_1 -fixed no 305 12
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 243 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_1_0_iv_yy\[1\] -fixed no 367 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[2\] -fixed no 290 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[60\] -fixed no 313 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[2\] -fixed no 325 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un76_ens1 -fixed no 295 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_o3_0\[2\] -fixed no 260 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0_a2 -fixed no 288 33
set_location mss_top_sb_0/CORERESETP_0/mss_ready_state -fixed no 334 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_a3_2_2\[0\] -fixed no 261 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_framing_error_reg0 -fixed no 260 19
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS\[1\] -fixed no 371 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNI9TS11\[20\] -fixed no 186 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIVKEP\[18\] -fixed no 167 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[2\] -fixed no 275 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_0_o2\[4\] -fixed no 306 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2\[1\] -fixed no 256 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un133_framesync -fixed no 293 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 240 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[0\] -fixed no 314 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 330 70
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[0\] -fixed no 329 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[4\] -fixed no 272 49
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[5\] -fixed no 313 43
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[7\] -fixed no 309 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[105\] -fixed no 370 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1_RNO\[0\] -fixed no 285 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_1 -fixed no 245 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[4\] -fixed no 306 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[1\] -fixed no 252 49
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[5\] -fixed no 267 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32\[0\] -fixed no 311 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_5_0 -fixed no 295 33
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5_1\[2\] -fixed no 325 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_4_RNO\[0\] -fixed no 268 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 240 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_0\[2\] -fixed no 274 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[9\] -fixed no 162 22
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[30\] -fixed no 357 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i\[0\] -fixed no 290 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 330 64
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[1\] -fixed no 346 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[11\] -fixed no 329 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 294 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[3\] -fixed no 312 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_2\[23\] -fixed no 363 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_am_RNO -fixed no 305 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[18\] -fixed no 375 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[108\] -fixed no 349 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 325 7
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_1 -fixed no 277 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[0\] -fixed no 261 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[27\] -fixed no 384 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[23\] -fixed no 376 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 242 19
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 264 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa -fixed no 242 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.un7_baud_clock_int -fixed no 273 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un134_fsmsta_i_RNO -fixed no 297 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed no 290 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 293 12
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[1\] -fixed no 368 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_framesync_1_1.CO0 -fixed no 290 48
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[1\] -fixed no 361 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_e2 -fixed no 295 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3 -fixed no 259 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[6\] -fixed no 375 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_0\[3\] -fixed no 264 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[13\] -fixed no 358 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0\[2\] -fixed no 303 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_0 -fixed no 282 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[15\] -fixed no 368 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a3 -fixed no 252 18
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[24\] -fixed no 361 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un133_framesync_0 -fixed no 292 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[28\] -fixed no 394 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0 -fixed no 304 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[3\] -fixed no 287 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/APB_read.APB_read.un2_prdata_1 -fixed no 353 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 290 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[16\] -fixed no 346 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2 -fixed no 284 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[21\] -fixed no 378 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_0_1\[4\] -fixed no 307 33
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.PWM_int_27_f0_17_i_i_o2 -fixed no 338 33
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_5\[5\] -fixed no 304 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un135_ens1_1_a4_1 -fixed no 291 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 241 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un134_fsmsta_i_1_0 -fixed no 306 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 272 19
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int -fixed no 252 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[47\] -fixed no 345 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[21\] -fixed no 189 28
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[14\] -fixed no 167 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.ack_7_u_RNO -fixed no 313 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[3\] -fixed no 251 70
set_location mss_top_sb_0/COREI2C_0_0/G0b.0.un7_pseli -fixed no 359 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[112\] -fixed no 377 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i -fixed no 315 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_4_RNIKL921 -fixed no 321 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0\[4\] -fixed no 306 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[6\] -fixed no 245 15
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[34\] -fixed no 388 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un33_fsmsta_0_o2 -fixed no 296 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_a2\[0\] -fixed no 288 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[21\] -fixed no 363 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_d\[4\] -fixed no 358 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m7x -fixed no 308 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[3\] -fixed no 251 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_rtn_3 -fixed no 288 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_1_sqmuxa -fixed no 341 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_RNIU4E82\[1\] -fixed no 376 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNO\[0\] -fixed no 262 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[10\] -fixed no 165 22
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_4 -fixed no 309 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 256 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 242 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[113\] -fixed no 359 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[1\] -fixed no 305 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 300 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 293 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_bm\[16\] -fixed no 392 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 242 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2\[1\] -fixed no 271 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un63_fsmsta_0_a3_RNI6JA91 -fixed no 277 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[58\] -fixed no 345 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 291 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIK9U11\[25\] -fixed no 160 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 302 16
set_location mss_top_sb_0/COREI2C_0_0/PRDATA\[5\] -fixed no 361 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[1\] -fixed no 293 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/RXRDY_NEW.un3_stop_strobe -fixed no 253 18
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_RNO\[2\] -fixed no 245 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3\[2\] -fixed no 249 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[64\] -fixed no 318 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5 -fixed no 272 15
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[1\] -fixed no 298 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit -fixed no 283 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[5\] -fixed no 242 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx_RNO -fixed no 312 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_o4_5\[0\] -fixed no 310 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[18\] -fixed no 374 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_31_4_0_.m10 -fixed no 297 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_am\[9\] -fixed no 384 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 275 19
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[7\] -fixed no 247 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_1\[2\] -fixed no 305 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_bm_1_1 -fixed no 291 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[26\] -fixed no 349 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 258 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/m36 -fixed no 329 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[9\] -fixed no 262 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[0\] -fixed no 308 13
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 244 13
set_location mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg2Seq.un13_psel -fixed no 340 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[3\] -fixed no 319 49
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[88\] -fixed no 363 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[1\] -fixed no 305 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAINT_WRITE_PROC.SDAI_ff_reg_4\[2\] -fixed no 266 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/clear_parity_en_xhdl3 -fixed no 254 19
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/m58 -fixed no 353 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_ns\[12\] -fixed no 363 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_x -fixed no 266 72
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/un1_fifo_write -fixed no 277 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un5_penable -fixed no 353 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 228 68
set_location mss_top_sb_0/CCC_0/CCC_INST -fixed no 372 92
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 300 68
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 228 11
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 300 11
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_1_0\[30\] -fixed no 333 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_1\[30\] -fixed no 348 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s_113 -fixed no 324 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIAFRO1 -fixed no 276 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s_115 -fixed no 252 63
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un145_pwm_enable_reg_0_I_1 -fixed no 351 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s_110 -fixed no 327 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 312 12
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 300 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_1\[15\] -fixed no 324 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s_111 -fixed no 252 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 264 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s_112 -fixed no 240 12
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s_109 -fixed no 324 6
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 264 63
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1 -fixed no 351 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_cry_1\[30\] -fixed no 168 27
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1 -fixed no 327 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_cry_1_0\[30\] -fixed no 153 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s_114 -fixed no 327 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s_117 -fixed no 168 18
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un107_pwm_enable_reg_0_I_1 -fixed no 327 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_cry_1\[15\] -fixed no 156 18
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s_118 -fixed no 336 24
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s_116 -fixed no 252 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNI2T7H -fixed no 252 72
