$date
	Mon Jun 30 10:07:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module circuit_test $end
$var wire 1 ! z $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module f $end
$var wire 1 % w1 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1%
1$
#40
0%
0$
0#
1"
#50
1$
#60
0$
1#
#70
1%
1$
#80
