<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SPI Register S0SPCR</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI Register S0SPCR<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_p_i___register.html">SPI Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI S0SPCR Register description.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbca0b25315831f9be3ce40a03548ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gadbca0b25315831f9be3ce40a03548ada">S0SPCR_BIT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:gadbca0b25315831f9be3ce40a03548ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588d9362df948f32870cee1ed90f9dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga588d9362df948f32870cee1ed90f9dd9">S0SPCR_CPHA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga588d9362df948f32870cee1ed90f9dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Phase control.  <a href="#ga588d9362df948f32870cee1ed90f9dd9">More...</a><br/></td></tr>
<tr class="separator:ga588d9362df948f32870cee1ed90f9dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c624bc7fece6df42827b0090d6a2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga28c624bc7fece6df42827b0090d6a2fd">S0SPCR_CPOL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga28c624bc7fece6df42827b0090d6a2fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Polarity control.  <a href="#ga28c624bc7fece6df42827b0090d6a2fd">More...</a><br/></td></tr>
<tr class="separator:ga28c624bc7fece6df42827b0090d6a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e83e0abae56af3833686d623abce772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga8e83e0abae56af3833686d623abce772">S0SPCR_MSTR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga8e83e0abae56af3833686d623abce772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Mode Select.  <a href="#ga8e83e0abae56af3833686d623abce772">More...</a><br/></td></tr>
<tr class="separator:ga8e83e0abae56af3833686d623abce772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55dc93e8b31682ea21a715172e479f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gaa55dc93e8b31682ea21a715172e479f8">S0SPCR_LSBF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaa55dc93e8b31682ea21a715172e479f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSB First controls which direction each byte is shifted when transferred.  <a href="#gaa55dc93e8b31682ea21a715172e479f8">More...</a><br/></td></tr>
<tr class="separator:gaa55dc93e8b31682ea21a715172e479f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a680aa11e3c2ab17bfd92080a07bf38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">S0SPCR_SPIE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga7a680aa11e3c2ab17bfd92080a07bf38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable serial peripheral interrupt.  <a href="#ga7a680aa11e3c2ab17bfd92080a07bf38">More...</a><br/></td></tr>
<tr class="separator:ga7a680aa11e3c2ab17bfd92080a07bf38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281edaa1bab066531976a711cd90515b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga281edaa1bab066531976a711cd90515b">S0SPCR_BITS_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11, 8)</td></tr>
<tr class="memdesc:ga281edaa1bab066531976a711cd90515b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data length mask.  <a href="#ga281edaa1bab066531976a711cd90515b">More...</a><br/></td></tr>
<tr class="separator:ga281edaa1bab066531976a711cd90515b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3ccbc66be103e1eb05d9252d084ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gace3ccbc66be103e1eb05d9252d084ebf">S0SPCR_BITS_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gace3ccbc66be103e1eb05d9252d084ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data length shift.  <a href="#gace3ccbc66be103e1eb05d9252d084ebf">More...</a><br/></td></tr>
<tr class="separator:gace3ccbc66be103e1eb05d9252d084ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4283267fa954851ec8778b551ac9aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gae4283267fa954851ec8778b551ac9aa4">S0SPCR_BITS_8</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a>)</td></tr>
<tr class="memdesc:gae4283267fa954851ec8778b551ac9aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 8-bit per transfer.  <a href="#gae4283267fa954851ec8778b551ac9aa4">More...</a><br/></td></tr>
<tr class="separator:gae4283267fa954851ec8778b551ac9aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cd8fd7d4013a919b8194d31ea3e5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga79cd8fd7d4013a919b8194d31ea3e5b5">S0SPCR_BITS_9</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:ga79cd8fd7d4013a919b8194d31ea3e5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 9-bit per transfer.  <a href="#ga79cd8fd7d4013a919b8194d31ea3e5b5">More...</a><br/></td></tr>
<tr class="separator:ga79cd8fd7d4013a919b8194d31ea3e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46277d12a6c21830a770421d1f81c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gac46277d12a6c21830a770421d1f81c65">S0SPCR_BITS_10</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>)</td></tr>
<tr class="memdesc:gac46277d12a6c21830a770421d1f81c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 10-bit per transfer.  <a href="#gac46277d12a6c21830a770421d1f81c65">More...</a><br/></td></tr>
<tr class="separator:gac46277d12a6c21830a770421d1f81c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2718be8f04f7e7c92988e5a242b9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7b2718be8f04f7e7c92988e5a242b9c4">S0SPCR_BITS_11</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:ga7b2718be8f04f7e7c92988e5a242b9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 11-bit per transfer)  <a href="#ga7b2718be8f04f7e7c92988e5a242b9c4">More...</a><br/></td></tr>
<tr class="separator:ga7b2718be8f04f7e7c92988e5a242b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd71bf69af55671b736131e954896af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga9dd71bf69af55671b736131e954896af">S0SPCR_BITS_12</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a>)</td></tr>
<tr class="memdesc:ga9dd71bf69af55671b736131e954896af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 12-bit per transfer)  <a href="#ga9dd71bf69af55671b736131e954896af">More...</a><br/></td></tr>
<tr class="separator:ga9dd71bf69af55671b736131e954896af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f28fd460726c0111e0ff02e3f83af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gab6f28fd460726c0111e0ff02e3f83af7">S0SPCR_BITS_13</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:gab6f28fd460726c0111e0ff02e3f83af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 13-bit per transfer)  <a href="#gab6f28fd460726c0111e0ff02e3f83af7">More...</a><br/></td></tr>
<tr class="separator:gab6f28fd460726c0111e0ff02e3f83af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268d65ba62133f1055b3639664da896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga8268d65ba62133f1055b3639664da896">S0SPCR_BITS_14</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>)</td></tr>
<tr class="memdesc:ga8268d65ba62133f1055b3639664da896"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 14-bit per transfer)  <a href="#ga8268d65ba62133f1055b3639664da896">More...</a><br/></td></tr>
<tr class="separator:ga8268d65ba62133f1055b3639664da896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0102bb88523088926babd262d85ca0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga0102bb88523088926babd262d85ca0d8">S0SPCR_BITS_15</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:ga0102bb88523088926babd262d85ca0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 15-bit per transfer)  <a href="#ga0102bb88523088926babd262d85ca0d8">More...</a><br/></td></tr>
<tr class="separator:ga0102bb88523088926babd262d85ca0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5131dd510664274eff1487c5990ab3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gad5131dd510664274eff1487c5990ab3a">S0SPCR_BITS_16</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a>)</td></tr>
<tr class="memdesc:gad5131dd510664274eff1487c5990ab3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 16-bit per transfer)  <a href="#gad5131dd510664274eff1487c5990ab3a">More...</a><br/></td></tr>
<tr class="separator:gad5131dd510664274eff1487c5990ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SPI S0SPCR Register description. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gadbca0b25315831f9be3ce40a03548ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BIT_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI BIt control. When set, SPI controller send 8&ndash;&gt;16 bit data according to other register bits. When Clear, SPI data length is fixed to 8-bit. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00154">154</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac46277d12a6c21830a770421d1f81c65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_10&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 10-bit per transfer. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00184">184</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b2718be8f04f7e7c92988e5a242b9c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_11&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 11-bit per transfer) </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00187">187</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dd71bf69af55671b736131e954896af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_12&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 12-bit per transfer) </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00190">190</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6f28fd460726c0111e0ff02e3f83af7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_13&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 13-bit per transfer) </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00193">193</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8268d65ba62133f1055b3639664da896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_14&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 14-bit per transfer) </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00196">196</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0102bb88523088926babd262d85ca0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_15&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 15-bit per transfer) </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00199">199</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5131dd510664274eff1487c5990ab3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_16&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 16-bit per transfer) </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00202">202</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4283267fa954851ec8778b551ac9aa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_8&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 8-bit per transfer. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00178">178</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79cd8fd7d4013a919b8194d31ea3e5b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_9&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 9-bit per transfer. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00181">181</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga281edaa1bab066531976a711cd90515b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11, 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data length mask. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00172">172</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace3ccbc66be103e1eb05d9252d084ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_BITS_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data length shift. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00175">175</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga588d9362df948f32870cee1ed90f9dd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_CPHA&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Phase control. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00157">157</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28c624bc7fece6df42827b0090d6a2fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_CPOL&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Polarity control. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00160">160</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa55dc93e8b31682ea21a715172e479f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_LSBF&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSB First controls which direction each byte is shifted when transferred. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00166">166</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e83e0abae56af3833686d623abce772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_MSTR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Mode Select. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00163">163</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a680aa11e3c2ab17bfd92080a07bf38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR_SPIE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable serial peripheral interrupt. </p>

<p>Definition at line <a class="el" href="xhw__spi_8h_source.html#l00169">169</a> of file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
