Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 13 20:03:19 2021
| Host         : LAPTOP-COCCF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BPSK_LMS_control_sets_placed.rpt
| Design       : BPSK_LMS
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  UART_RX/outd_reg[4]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[7]_i_1_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[2]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[6]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[5]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[0]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[3]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  UART_RX/outd_reg[1]_i_2_n_0 |                                           |                                           |                1 |              1 |         1.00 |
|  Clk_gen_pll/inst/clk_out2   |                                           |                                           |                2 |              3 |         1.50 |
|  Clk_gen_pll/inst/clk_out2   | UART_RX/FSM_sequential_present[3]_i_1_n_0 |                                           |                2 |              4 |         2.00 |
| ~Clk_gen_pll/inst/clk_out2   |                                           |                                           |                3 |              5 |         1.67 |
| ~Clk_gen_pll/inst/clk_out2   | UART_RX/E[0]                              |                                           |                1 |              8 |         8.00 |
| ~Clk_gen_pll/inst/clk_out2   | cntr[13]_i_1_n_0                          |                                           |                3 |              8 |         2.67 |
| ~Clk_gen_pll/inst/clk_out2   |                                           | cntr[13]_i_1_n_0                          |                4 |             13 |         3.25 |
|  Clk_gen_pll/inst/clk_out2   |                                           | UART_RX/FSM_sequential_present[3]_i_1_n_0 |                4 |             14 |         3.50 |
+------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


