0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/aajos/Documents/GitHub/Lab05/lab_5/lab_5.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder.sv,1601559493,systemVerilog,,C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder_test.sv,,halfadder,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab05/sv_files/halfadder_test.sv,1601559348,systemVerilog,,,,halfadder_test,,,,,,,,
