#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 12 13:42:31 2020
# Process ID: 12712
# Current directory: C:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1
# Command line: vivado.exe -log mb_design_Md5HashFunction_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_Md5HashFunction_0_0.tcl
# Log file: C:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1/mb_design_Md5HashFunction_0_0.vds
# Journal file: C:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_Md5HashFunction_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/cr-hashfunction/ip_repo/Md5HashFunction_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/timer-soft-hard/project/part1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/ReverseEndianessCop_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mb_design_Md5HashFunction_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 838.918 ; gain = 234.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_Md5HashFunction_0_0' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_Md5HashFunction_0_0/synth/mb_design_Md5HashFunction_0_0.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Md5HashFunction_v1_0' declared at 'c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0.vhd:5' bound to instance 'U0' of component 'Md5HashFunction_v1_0' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_Md5HashFunction_0_0/synth/mb_design_Md5HashFunction_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Md5HashFunction_v1_0' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Md5HashFunction_v1_0_M00_AXIS' declared at 'c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_M00_AXIS.vhd:5' bound to instance 'Md5HashFunction_v1_0_M00_AXIS_inst' of component 'Md5HashFunction_v1_0_M00_AXIS' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Md5HashFunction_v1_0_M00_AXIS' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_M00_AXIS.vhd:44]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Md5HashFunction_v1_0_M00_AXIS' (1#1) [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_M00_AXIS.vhd:44]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Md5HashFunction_v1_0_S00_AXIS' declared at 'c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:5' bound to instance 'Md5HashFunction_v1_0_S00_AXIS_inst' of component 'Md5HashFunction_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Md5HashFunction_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:41]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MD5' declared at 'c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:7' bound to instance 'md5_comp' of component 'md5' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:59]
INFO: [Synth 8-638] synthesizing module 'MD5' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:16]
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:132]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'MD5' (2#1) [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:16]
WARNING: [Synth 8-3848] Net dataOut in module/entity Md5HashFunction_v1_0_S00_AXIS does not have driver. [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Md5HashFunction_v1_0_S00_AXIS' (3#1) [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Md5HashFunction_v1_0' (4#1) [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/hdl/Md5HashFunction_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mb_design_Md5HashFunction_0_0' (5#1) [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_Md5HashFunction_0_0/synth/mb_design_Md5HashFunction_0_0.vhd:75]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 916.609 ; gain = 311.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 917.277 ; gain = 312.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 917.277 ; gain = 312.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 917.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1029.680 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:122]
INFO: [Synth 8-5544] ROM "message_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "An" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jCounter_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xExpr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iCounter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |MD5__GB0                           |           1|     41131|
|2     |muxpart__12_MD5                    |           1|     15809|
|3     |MD5__GB2                           |           1|     11740|
|4     |Md5HashFunction_v1_0_S00_AXIS__GC0 |           1|        38|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	  13 Input    512 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	  16 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MD5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	  13 Input    512 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	  16 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Md5HashFunction_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:120]
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:120]
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/1a86/src/md5.vhd:120]
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tlast
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[4]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[3]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[2]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[1]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_1/\g_reg[0] )
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[0]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[1]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[2]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[3]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[4]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[5]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[6]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[7]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[8]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[9]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[10]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[11]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[12]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[13]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[14]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[15]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[16]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[17]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[18]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[19]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[20]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[21]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[22]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[23]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[24]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[25]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[26]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[27]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[28]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[29]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[30]' (FDRE) to 'Md5HashFunction_v1_0_S00_AXIS_insti_2/s_dataOut_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Md5HashFunction_v1_0_S00_AXIS_insti_2/\s_dataOut_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|MD5                           | S[0]       | 64x5          | LUT            | 
|MD5                           | K[0]       | 64x32         | LUT            | 
|mb_design_Md5HashFunction_0_0 | S[0]       | 64x5          | LUT            | 
+------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |Md5HashFunction_v1_0_S00_AXIS__GC0 |           1|         7|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |Md5HashFunction_v1_0_S00_AXIS__GC0 |           1|         7|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     1|
|3     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |     3|
|2     |  U0                                   |Md5HashFunction_v1_0          |     3|
|3     |    Md5HashFunction_v1_0_S00_AXIS_inst |Md5HashFunction_v1_0_S00_AXIS |     3|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.680 ; gain = 312.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.680 ; gain = 425.063
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1036.039 ; gain = 722.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1/mb_design_Md5HashFunction_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_Md5HashFunction_0_0, cache-ID = 3dbb90bebc5acd43
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/cr-hashfunction/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1/mb_design_Md5HashFunction_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_Md5HashFunction_0_0_utilization_synth.rpt -pb mb_design_Md5HashFunction_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 12 13:43:24 2020...
