static int T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nint V_2 ;\r\nunsigned V_3 ;\r\nunsigned V_4 ;\r\nint V_5 ;\r\nint V_6 ;\r\nint V_7 ;\r\nint V_8 ;\r\nstruct V_9 * V_10 ;\r\nT_2 V_11 ;\r\nstruct V_12 * V_13 ;\r\nT_3 V_14 ;\r\nT_3 V_15 ;\r\nstruct V_16 V_16 [ V_17 ] ;\r\nT_3 V_18 ;\r\nT_2 V_19 ;\r\nbool V_20 ;\r\nstruct V_12 V_21 , * V_22 ;\r\nT_3 V_23 ;\r\nT_3 V_24 ;\r\nif ( ! F_2 () )\r\nreturn - 1 ;\r\nV_20 = false ;\r\nfor ( V_1 = 0 ; V_1 < F_3 ( V_25 ) ; V_1 ++ ) {\r\nT_2 V_26 ;\r\nT_4 V_27 ;\r\nT_4 V_28 ;\r\nV_3 = V_25 [ V_1 ] . V_3 ;\r\nV_4 = V_25 [ V_1 ] . V_4 ;\r\nV_26 = F_4 ( V_3 , V_4 , 0 , V_29 ) ;\r\nV_28 = V_26 & 0xffff ;\r\nV_27 = ( V_26 >> 16 ) & 0xffff ;\r\nif ( V_25 [ V_1 ] . V_28 == V_28 &&\r\nV_25 [ V_1 ] . V_27 == V_27 ) {\r\nV_20 = true ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_20 )\r\nreturn 0 ;\r\nV_30 = 0 ;\r\nfor ( V_1 = 0 ; V_1 < 4 ; V_1 ++ ) {\r\nint V_31 ;\r\nint V_32 ;\r\nV_11 = F_4 ( V_3 , V_4 , 1 , 0xe0 + ( V_1 << 2 ) ) ;\r\nif ( ( V_11 & 7 ) != 3 )\r\ncontinue;\r\nV_31 = ( V_11 >> 16 ) & 0xff ;\r\nV_32 = ( V_11 >> 24 ) & 0xff ;\r\nV_5 = ( V_11 >> 4 ) & 0x07 ;\r\n#ifdef F_5\r\nfor ( V_2 = V_31 ; V_2 <= V_32 ; V_2 ++ )\r\nF_6 ( V_2 , V_5 ) ;\r\n#endif\r\nV_6 = ( V_11 >> 8 ) & 0x03 ;\r\nV_10 = & V_9 [ V_30 ] ;\r\nV_10 -> V_33 = V_31 ;\r\nV_10 -> V_34 = V_32 ;\r\nV_10 -> V_5 = V_5 ;\r\nV_10 -> V_6 = V_6 ;\r\nsprintf ( V_10 -> V_35 , L_1 , V_31 ) ;\r\nV_30 ++ ;\r\n}\r\nV_11 = F_4 ( V_3 , V_4 , 0 , 0x60 ) ;\r\nV_7 = ( V_11 >> 8 ) & 0x07 ;\r\nV_11 = F_4 ( V_3 , V_4 , 0 , 0x64 ) ;\r\nV_8 = ( V_11 >> 8 ) & 0x03 ;\r\nmemset ( V_16 , 0 , sizeof( V_16 ) ) ;\r\nF_7 ( V_16 , V_17 , 0 , 0 , 0xffff + 1 ) ;\r\nfor ( V_1 = 0 ; V_1 < 4 ; V_1 ++ ) {\r\nV_11 = F_4 ( V_3 , V_4 , 1 , 0xc0 + ( V_1 << 3 ) ) ;\r\nif ( ! ( V_11 & 3 ) )\r\ncontinue;\r\nV_14 = V_11 & 0xfff000 ;\r\nV_11 = F_4 ( V_3 , V_4 , 1 , 0xc4 + ( V_1 << 3 ) ) ;\r\nV_5 = V_11 & 0x07 ;\r\nV_6 = ( V_11 >> 4 ) & 0x03 ;\r\nV_15 = ( V_11 & 0xfff000 ) | 0xfff ;\r\nfor ( V_2 = 0 ; V_2 < V_30 ; V_2 ++ ) {\r\nV_10 = & V_9 [ V_2 ] ;\r\nif ( V_10 -> V_5 == V_5 && V_10 -> V_6 == V_6 )\r\nbreak;\r\n}\r\nif ( V_2 == V_30 )\r\ncontinue;\r\nV_10 = & V_9 [ V_2 ] ;\r\nF_8 ( V_36 L_2 ,\r\nV_5 , V_6 , V_14 , V_15 ) ;\r\nif ( V_15 > 0xffff )\r\nV_15 = 0xffff ;\r\nF_9 ( V_10 , V_14 , V_15 , V_37 , 1 ) ;\r\nF_10 ( V_16 , V_17 , V_14 , V_15 + 1 ) ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_30 ; V_2 ++ ) {\r\nV_10 = & V_9 [ V_2 ] ;\r\nif ( V_10 -> V_5 == V_7 && V_10 -> V_6 == V_8 )\r\nbreak;\r\n}\r\nif ( V_2 < V_30 ) {\r\nV_10 = & V_9 [ V_2 ] ;\r\nfor ( V_1 = 0 ; V_1 < V_17 ; V_1 ++ ) {\r\nif ( ! V_16 [ V_1 ] . V_15 )\r\ncontinue;\r\nF_9 ( V_10 , V_16 [ V_1 ] . V_14 , V_16 [ V_1 ] . V_15 - 1 ,\r\nV_37 , 1 ) ;\r\n}\r\n}\r\nmemset ( V_16 , 0 , sizeof( V_16 ) ) ;\r\nV_15 = F_11 ( ( 0xfdULL << 32 ) - 1 ) ;\r\nV_15 ++ ;\r\nF_7 ( V_16 , V_17 , 0 , 0 , V_15 ) ;\r\nV_19 = V_38 ;\r\nF_12 ( V_19 , V_18 ) ;\r\nV_15 = ( V_18 & 0xffffff800000ULL ) ;\r\nF_8 ( V_39 L_3 , V_15 , V_15 >> 20 ) ;\r\nif ( V_15 < ( 1ULL << 32 ) )\r\nF_10 ( V_16 , V_17 , 0 , V_15 ) ;\r\nV_22 = F_13 ( & V_21 ) ;\r\nif ( V_22 ) {\r\nF_8 ( V_36 L_4 , V_22 ) ;\r\nV_23 = V_22 -> V_14 ;\r\nV_24 = V_22 -> V_15 ;\r\nF_10 ( V_16 , V_17 , V_23 ,\r\nV_24 + 1 ) ;\r\n} else {\r\nV_23 = 0 ;\r\nV_24 = 0 ;\r\n}\r\nfor ( V_1 = 0 ; V_1 < 8 ; V_1 ++ ) {\r\nV_11 = F_4 ( V_3 , V_4 , 1 , 0x80 + ( V_1 << 3 ) ) ;\r\nif ( ! ( V_11 & 3 ) )\r\ncontinue;\r\nV_14 = V_11 & 0xffffff00 ;\r\nV_14 <<= 8 ;\r\nV_11 = F_4 ( V_3 , V_4 , 1 , 0x84 + ( V_1 << 3 ) ) ;\r\nV_5 = V_11 & 0x07 ;\r\nV_6 = ( V_11 >> 4 ) & 0x03 ;\r\nV_15 = ( V_11 & 0xffffff00 ) ;\r\nV_15 <<= 8 ;\r\nV_15 |= 0xffff ;\r\nfor ( V_2 = 0 ; V_2 < V_30 ; V_2 ++ ) {\r\nV_10 = & V_9 [ V_2 ] ;\r\nif ( V_10 -> V_5 == V_5 && V_10 -> V_6 == V_6 )\r\nbreak;\r\n}\r\nif ( V_2 == V_30 )\r\ncontinue;\r\nV_10 = & V_9 [ V_2 ] ;\r\nF_8 ( V_36 L_5 ,\r\nV_5 , V_6 , V_14 , V_15 ) ;\r\nif ( V_24 ) {\r\nint V_40 = 0 ;\r\nT_3 V_41 = 0 ;\r\nif ( V_14 >= V_23 &&\r\nV_14 <= V_24 ) {\r\nV_14 = V_24 + 1 ;\r\nV_40 = 1 ;\r\n}\r\nif ( V_15 >= V_23 &&\r\nV_15 <= V_24 ) {\r\nV_15 = V_23 - 1 ;\r\nV_40 = 1 ;\r\n}\r\nif ( V_14 < V_23 &&\r\nV_15 > V_24 ) {\r\nV_41 = V_23 - 1 ;\r\nF_9 ( V_10 , V_14 , V_41 , V_42 , 0 ) ;\r\nF_10 ( V_16 , V_17 , V_14 ,\r\nV_41 + 1 ) ;\r\nF_8 ( V_43 L_6 , V_14 , V_41 ) ;\r\nV_14 = V_24 + 1 ;\r\nV_40 = 1 ;\r\n}\r\nif ( V_40 ) {\r\nif ( V_14 <= V_15 ) {\r\nF_8 ( V_43 L_7 , V_41 ? L_8 : L_9 , V_14 , V_15 ) ;\r\n} else {\r\nF_8 ( V_43 L_10 , V_41 ? L_11 : L_12 ) ;\r\ncontinue;\r\n}\r\n}\r\n}\r\nF_9 ( V_10 , F_11 ( V_14 ) , F_11 ( V_15 ) ,\r\nV_42 , 1 ) ;\r\nF_10 ( V_16 , V_17 , V_14 , V_15 + 1 ) ;\r\nF_8 ( V_43 L_13 ) ;\r\n}\r\nV_19 = V_44 ;\r\nF_12 ( V_19 , V_18 ) ;\r\nif ( V_18 & ( 1 << 21 ) ) {\r\nV_19 = V_45 ;\r\nF_12 ( V_19 , V_18 ) ;\r\nV_15 = ( V_18 & 0xffffff800000ULL ) ;\r\nF_8 ( V_39 L_14 , V_15 , V_15 >> 20 ) ;\r\nF_10 ( V_16 , V_17 , 1ULL << 32 , V_15 ) ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_30 ; V_2 ++ ) {\r\nV_10 = & V_9 [ V_2 ] ;\r\nif ( V_10 -> V_5 == V_7 && V_10 -> V_6 == V_8 )\r\nbreak;\r\n}\r\nif ( V_2 < V_30 ) {\r\nV_10 = & V_9 [ V_2 ] ;\r\nfor ( V_1 = 0 ; V_1 < V_17 ; V_1 ++ ) {\r\nif ( ! V_16 [ V_1 ] . V_15 )\r\ncontinue;\r\nF_9 ( V_10 , F_11 ( V_16 [ V_1 ] . V_14 ) ,\r\nF_11 ( V_16 [ V_1 ] . V_15 - 1 ) ,\r\nV_42 , 1 ) ;\r\n}\r\n}\r\nfor ( V_1 = 0 ; V_1 < V_30 ; V_1 ++ ) {\r\nint V_46 ;\r\nint V_47 ;\r\nV_10 = & V_9 [ V_1 ] ;\r\nV_46 = V_10 -> V_46 ;\r\nV_47 = V_10 -> V_33 ;\r\nF_8 ( V_36 L_15 ,\r\nV_10 -> V_33 , V_10 -> V_34 , V_10 -> V_5 , V_10 -> V_6 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_46 ; V_2 ++ ) {\r\nV_13 = & V_10 -> V_13 [ V_2 ] ;\r\nF_8 ( V_36 L_16 ,\r\nV_47 , V_2 , V_13 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_14 ( void * V_48 )\r\n{\r\nT_3 V_11 ;\r\nF_12 ( V_49 , V_11 ) ;\r\nif ( ! ( V_11 & V_50 ) ) {\r\nV_11 |= V_50 ;\r\nF_15 ( V_49 , V_11 ) ;\r\n}\r\n}\r\nstatic int T_5 F_16 ( struct V_51 * V_52 ,\r\nunsigned long V_53 , void * V_54 )\r\n{\r\nint V_55 = ( long ) V_54 ;\r\nswitch ( V_53 ) {\r\ncase V_56 :\r\ncase V_57 :\r\nF_17 ( V_55 , F_14 , NULL , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_58 ;\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\n#ifdef F_19\r\nunsigned int V_1 , V_59 ;\r\nfor ( V_59 = V_1 = 0 ; ! V_59 && V_60 [ V_1 ] . V_61 ; ++ V_1 ) {\r\nT_6 V_3 = V_60 [ V_1 ] . V_3 ;\r\nT_6 V_4 = V_60 [ V_1 ] . V_62 ;\r\nT_6 V_63 = V_60 [ V_1 ] . V_61 ;\r\nfor (; V_4 < V_63 ; ++ V_4 ) {\r\nT_2 V_18 = F_4 ( V_3 , V_4 , 3 , 0 ) ;\r\nif ( ! F_20 ( V_18 ) )\r\ncontinue;\r\nV_18 = F_4 ( V_3 , V_4 , 3 , 0x8c ) ;\r\nif ( ! ( V_18 & ( V_50 >> 32 ) ) ) {\r\nV_18 |= V_50 >> 32 ;\r\nF_21 ( V_3 , V_4 , 3 , 0x8c , V_18 ) ;\r\n}\r\n++ V_59 ;\r\n}\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_22 ( void )\r\n{\r\nint V_55 ;\r\nif ( V_64 . V_65 < 0x10 )\r\nreturn 0 ;\r\nif ( F_2 () )\r\nF_18 () ;\r\nF_23 ( & V_66 ) ;\r\nF_24 (cpu)\r\nF_16 ( & V_66 , ( unsigned long ) V_56 ,\r\n( void * ) ( long ) V_55 ) ;\r\nV_67 |= V_68 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_25 ( void )\r\n{\r\nif ( V_64 . V_69 != V_70 )\r\nreturn 0 ;\r\nF_1 () ;\r\nF_22 () ;\r\nreturn 0 ;\r\n}
