
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.1.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2020 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_BOOT_PLL_BOOT_PLL_AXI_GPIO_0_DEVICE_ID,
		XPAR_BOOT_PLL_BOOT_PLL_AXI_GPIO_0_BASEADDR,
		XPAR_BOOT_PLL_BOOT_PLL_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_BOOT_PLL_BOOT_PLL_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_CLK1B_CW_0_CLK1B_AXI_GPIO_0_DEVICE_ID,
		XPAR_CLK1B_CW_0_CLK1B_AXI_GPIO_0_BASEADDR,
		XPAR_CLK1B_CW_0_CLK1B_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_CLK1B_CW_0_CLK1B_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_CLOCK_AXI_GPIO_0_DEVICE_ID,
		XPAR_CLOCK_AXI_GPIO_0_BASEADDR,
		XPAR_CLOCK_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_CLOCK_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_EUI48_AXI_EUI48_GPIO_0_DEVICE_ID,
		XPAR_EUI48_AXI_EUI48_GPIO_0_BASEADDR,
		XPAR_EUI48_AXI_EUI48_GPIO_0_INTERRUPT_PRESENT,
		XPAR_EUI48_AXI_EUI48_GPIO_0_IS_DUAL
	},
	{
		XPAR_PWM_LIGHTS_AXI_PWM_GPIO_0_DEVICE_ID,
		XPAR_PWM_LIGHTS_AXI_PWM_GPIO_0_BASEADDR,
		XPAR_PWM_LIGHTS_AXI_PWM_GPIO_0_INTERRUPT_PRESENT,
		XPAR_PWM_LIGHTS_AXI_PWM_GPIO_0_IS_DUAL
	},
	{
		XPAR_ROTENC_DECODER_AXI_ROTENC_GPIO_0_DEVICE_ID,
		XPAR_ROTENC_DECODER_AXI_ROTENC_GPIO_0_BASEADDR,
		XPAR_ROTENC_DECODER_AXI_ROTENC_GPIO_0_INTERRUPT_PRESENT,
		XPAR_ROTENC_DECODER_AXI_ROTENC_GPIO_0_IS_DUAL
	},
	{
		XPAR_SCOPE_SCOPE_AXI_GPIO_0_DEVICE_ID,
		XPAR_SCOPE_SCOPE_AXI_GPIO_0_BASEADDR,
		XPAR_SCOPE_SCOPE_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_SCOPE_SCOPE_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_SCOPE_SCOPE_AXI_GPIO_1_DEVICE_ID,
		XPAR_SCOPE_SCOPE_AXI_GPIO_1_BASEADDR,
		XPAR_SCOPE_SCOPE_AXI_GPIO_1_INTERRUPT_PRESENT,
		XPAR_SCOPE_SCOPE_AXI_GPIO_1_IS_DUAL
	},
	{
		XPAR_TRX_TRX_CONFIG_AXI_TRX_GPIO_0_DEVICE_ID,
		XPAR_TRX_TRX_CONFIG_AXI_TRX_GPIO_0_BASEADDR,
		XPAR_TRX_TRX_CONFIG_AXI_TRX_GPIO_0_INTERRUPT_PRESENT,
		XPAR_TRX_TRX_CONFIG_AXI_TRX_GPIO_0_IS_DUAL
	},
	{
		XPAR_UART0_AXI_UART0_GPIO_0_DEVICE_ID,
		XPAR_UART0_AXI_UART0_GPIO_0_BASEADDR,
		XPAR_UART0_AXI_UART0_GPIO_0_INTERRUPT_PRESENT,
		XPAR_UART0_AXI_UART0_GPIO_0_IS_DUAL
	},
	{
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_AMPT_AXI_GPIO_0_DEVICE_ID,
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_AMPT_AXI_GPIO_0_BASEADDR,
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_AMPT_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_AMPT_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_INC_AXI_GPIO_0_DEVICE_ID,
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_INC_AXI_GPIO_0_BASEADDR,
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_INC_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_TRX_TRX_TX_DDS_UNIT_TRX_TX_DDS_INC_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_TRX_TRX_RX_FFT_UNIT_PUSHDATA_PUSHDATA_RX09_AXI_GPIO_0_DEVICE_ID,
		XPAR_TRX_TRX_RX_FFT_UNIT_PUSHDATA_PUSHDATA_RX09_AXI_GPIO_0_BASEADDR,
		XPAR_TRX_TRX_RX_FFT_UNIT_PUSHDATA_PUSHDATA_RX09_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_TRX_TRX_RX_FFT_UNIT_PUSHDATA_PUSHDATA_RX09_AXI_GPIO_0_IS_DUAL
	}
};


