
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.532557                       # Number of seconds simulated
sim_ticks                                532556680500                       # Number of ticks simulated
final_tick                               1204312161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159323                       # Simulator instruction rate (inst/s)
host_op_rate                                   194445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42424305                       # Simulator tick rate (ticks/s)
host_mem_usage                                2250544                       # Number of bytes of host memory used
host_seconds                                 12553.10                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2440889229                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       234048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             240320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3755                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        11777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       439480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                451257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        11777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        11777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       439480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               451257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3755                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 240320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  240320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  530245521500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3755                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.051702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.140848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.637233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          413     52.08%     52.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66      8.32%     60.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78      9.84%     70.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      5.42%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      4.41%     80.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      3.53%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      3.28%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      3.15%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79      9.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          793                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    334808500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               405214750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     89163.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               107913.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2962                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  141210525.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3448620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1832985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                16579080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         649674480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            146831430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             42907200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1312882140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       980688960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     126585615540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           129740460435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            243.618126                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         529798932500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     89046500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     276782000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 526689929750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2553875750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      67900250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2879146250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2213400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1176450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10231620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         424716240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             95119320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             28357440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       841482450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       647698560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     127017403740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           129068399220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.356174                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         529971604000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     59105500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     180968000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 528742169750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1686722000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      42373250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1845342000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8658132                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           534368374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8659156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.711369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     4.434254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1019.565746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.004330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.995670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1060252896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1060252896                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    291046828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291046828                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213123329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213123329                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2608506                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2608506                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2608524                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2608524                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    504170157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        504170157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    504170157                       # number of overall hits
system.cpu.dcache.overall_hits::total       504170157                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     12708006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12708006                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3702171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3702171                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16410177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16410177                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16410177                       # number of overall misses
system.cpu.dcache.overall_misses::total      16410177                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 152359934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 152359934000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  42156103964                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42156103964                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 194516037964                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194516037964                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 194516037964                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194516037964                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    303754834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    303754834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216825500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216825500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2608524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2608524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2608524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2608524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    520580334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    520580334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    520580334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    520580334                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.041836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041836                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017074                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.031523                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031523                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.031523                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031523                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 11989.287226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11989.287226                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11386.860295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11386.860295                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11853.378423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11853.378423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11853.378423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11853.378423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       190201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.819800                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      7706165                       # number of writebacks
system.cpu.dcache.writebacks::total           7706165                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5187832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5187832                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2563223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2563223                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7751055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7751055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7751055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7751055                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7520174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7520174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1138948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1138948                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8659122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8659122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8659122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8659122                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  91525820000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91525820000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  14122417471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14122417471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       216000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       216000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 105648237471                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105648237471                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 105648237471                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105648237471                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.024757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016634                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016634                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016634                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016634                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12170.705093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12170.705093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12399.527872                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12399.527872                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12200.802515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12200.802515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12200.802515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12200.802515                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2763861                       # number of replacements
system.cpu.icache.tags.tagsinuse           478.918469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1062408021                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2764329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            384.327633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   217.488546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   261.429923                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.424782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.510605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         632943207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        632943207                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    312238714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       312238714                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    312238714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        312238714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    312238714                       # number of overall hits
system.cpu.icache.overall_hits::total       312238714                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2850482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2850482                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2850482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2850482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2850482                       # number of overall misses
system.cpu.icache.overall_misses::total       2850482                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  36721236499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36721236499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  36721236499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36721236499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  36721236499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36721236499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    315089196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    315089196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    315089196                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    315089196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    315089196                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    315089196                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.009047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009047                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.009047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.009047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009047                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12882.465667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12882.465667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12882.465667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12882.465667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12882.465667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12882.465667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          160                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2763861                       # number of writebacks
system.cpu.icache.writebacks::total           2763861                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        85667                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        85667                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        85667                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        85667                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        85667                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        85667                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2764815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2764815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2764815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2764815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2764815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2764815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  33498129999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33498129999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  33498129999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33498129999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  33498129999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33498129999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008775                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12115.866703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12115.866703                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12115.866703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12115.866703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12115.866703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12115.866703                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         9                       # number of replacements
system.l2.tags.tagsinuse                 17480.174089                       # Cycle average of tags in use
system.l2.tags.total_refs                    42462763                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19452                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2182.951008                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       2176.567402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13519.614930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    66.437047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1717.554710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.066424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.412586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.052416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.533453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19291                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.593353                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178473091                       # Number of tag accesses
system.l2.tags.data_accesses                178473091                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      7706165                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7706165                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2514660                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2514660                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data         1008                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1008                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1138964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1138964                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2763338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2763338                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      7515510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7515510                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2763338                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8654474                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11417812                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2763338                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8654474                       # number of overall hits
system.l2.overall_hits::total                11417812                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         3285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3285                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               98                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             373                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3658                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3756                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           98                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3658                       # number of overall misses
system.l2.overall_misses::total                  3756                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    339860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     339860000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     29628500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29628500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    207396500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    207396500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     29628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    547256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        576885000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     29628500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    547256500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       576885000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      7706165                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7706165                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2514660                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2514660                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         1008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1008                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1142249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1142249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2763436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2763436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7515883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7515883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2763436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8658132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11421568                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2763436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8658132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11421568                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.002876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.002876                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000035                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000050                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000329                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000329                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103458.143075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103458.143075                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 302331.632653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 302331.632653                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 556022.788204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 556022.788204                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 302331.632653                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 149605.385457                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 153590.255591                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 302331.632653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 149605.385457                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 153590.255591                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data         3285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3285                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           98                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           98                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          372                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3755                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3755                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    307010000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    307010000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     28648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    203607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    203607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     28648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    510617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    539265500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     28648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    510617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    539265500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.002876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000329                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 93458.143075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93458.143075                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 292331.632653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 292331.632653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 547330.645161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 547330.645161                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 292331.632653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 139627.290129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143612.649800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 292331.632653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 139627.290129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143612.649800                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                470                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3285                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           470                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       240320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  240320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3755                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1882000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10135750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       274695820                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    192167238                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6114681                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    122540271                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       107730342                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.914235                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        32737698                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        49798                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      9562251                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8783480                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       778771                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       780784                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1204312161000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1065113361                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    377966934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1134923239                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           274695820                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    149251520                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             678775237                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        12294642                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         3225                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        13153                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         315089196                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2374359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1062905912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.298586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.322794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        478230929     44.99%     44.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        129469036     12.18%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        114812423     10.80%     67.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        340393524     32.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1062905912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.257903                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.065542                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        314577226                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     199839215                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         513295703                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      29901682                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5292079                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    105715809                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        895292                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1339409578                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      19523356                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5292079                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        338464936                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        35533578                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96590902                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         518198403                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      68826008                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1323659147                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       7050900                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6986907                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         894959                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       24572434                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       27891943                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        30654                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1415801460                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6353986029                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1389495301                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    126665225                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1295655966                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        120145460                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2691780                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2690130                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          56224220                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    325082321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    233765596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     14964065                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24013879                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1309470604                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      8010997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1284723663                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2899331                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     96290682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    242625613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       185420                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1062905912                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.208690                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.128651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    368946692     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    289385122     27.23%     61.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    247727821     23.31%     85.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    131097669     12.33%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     23029916      2.17%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2077038      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       447369      0.04%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       153456      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        40829      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1062905912                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        79883411     28.88%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8242      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1789      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        63580      0.02%     28.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           32      0.00%     28.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        12866      0.00%     28.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4973      0.00%     28.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc           17      0.00%     28.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       86160137     31.15%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     110485123     39.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     682522607     53.13%     53.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       764150      0.06%     53.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        731128      0.06%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     53.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1039105      0.08%     53.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     21087046      1.64%     54.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       879886      0.07%     55.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     25580313      1.99%     57.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        27803      0.00%     57.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc       503031      0.04%     57.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt         1113      0.00%     57.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    288229899     22.44%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    217573525     16.94%     96.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     33921328      2.64%     99.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11862729      0.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1284723663                       # Type of FU issued
system.switch_cpus.iq.rate                   1.206185                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           276620170                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.215315                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3764101863                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1328074248                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1194718037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    147770873                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     85736216                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     73323616                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1487421420                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        73922413                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7374678                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     25080370                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         9908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        41669                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     13261521                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3982704                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28938                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5292079                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        13778767                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       8126746                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1317481648                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     325082321                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    233765596                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2689357                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         118655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7882992                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        41669                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2500199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3091438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5591637                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1275317545                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     318757844                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9406115                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    47                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            545491227                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        251723160                       # Number of branches executed
system.switch_cpus.iew.exec_stores          226733383                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.197354                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1268483142                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1268041653                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         597038638                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1042784679                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.190523                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.572543                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     88836420                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      7825577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5259439                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1049008596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.164138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.912067                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    561060812     53.48%     53.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    242820270     23.15%     76.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     85226917      8.12%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48824369      4.65%     89.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     31093574      2.96%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22480980      2.14%     94.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12133227      1.16%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11082443      1.06%     96.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     34286004      3.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1049008596                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1221190902                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              520506022                       # Number of memory references committed
system.switch_cpus.commit.loads             300001947                       # Number of loads committed
system.switch_cpus.commit.membars             5217048                       # Number of memory barriers committed
system.switch_cpus.commit.branches          243016964                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts           70469763                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1018034129                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     28641156                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    653002495     53.47%     53.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       764071      0.06%     53.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       731128      0.06%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1029745      0.08%     53.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     53.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     19682377      1.61%     55.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       837654      0.07%     55.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     55.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24129747      1.98%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        23123      0.00%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc       483427      0.04%     57.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt         1113      0.00%     57.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    267826776     21.93%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    208714293     17.09%     96.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     32175171      2.63%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     11789782      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1221190902                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      34286004                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2324749849                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2634006831                       # The number of ROB writes
system.switch_cpus.timesIdled                  866781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2207449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1221190902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.065113                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.065113                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.938867                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.938867                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1301337835                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       674093637                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         116212777                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         72708902                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4647856965                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        554842853                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1251405511                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       32491726                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     22845948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11422039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       769415                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1204312161000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10280698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7706165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2763861                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          951976                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1008                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1142249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1142249                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2764815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7515883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8292112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25976412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34268524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    353747008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1047315008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1401062016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1388                       # Total snoops (count)
system.tol2bus.snoopTraffic                     88256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11423964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.250634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10654514     93.26%     93.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 769450      6.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11423964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21893000000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4149579776                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12988237926                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
