FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"BCKP_USED";
2"UN$1$CSMD0603$I10$B";
3"CHANGE_CLK2_N";
4"BCKP_CLK2_P";
5"CHOSEN_CLK2_N";
6"VCC\G";
7"CHOSEN_CLK_N";
8"BCKP_CLK3_N";
9"CHOSEN_CLK_P";
10"CHOSEN_CLK2_P";
11"CLK100_N";
12"CLK100_P";
13"CHANGE_CLK_P";
14"CHANGE_CLK_N";
15"CHANGE_CLK2_P";
16"BCKP_CLK2_N";
17"USE_DEFAULT_N";
18"CLK100_TTL";
19"GND\G";
20"VEE\G";
21"BCKP_CLK3_P";
22"DEFAULT_CLK2_P";
23"DEFAULT_CLK2_N";
24"VEE\G";
25"GND\G";
26"UN$1$CSMD0603$I10$A";
27"VEE\G";
28"GND\G";
29"USE_DEFAULT_P";
30"USE_BCKP_P";
31"USE_BCKP_N";
%"MC10E116"
"1","(-1750,3175)","0","ecl","I1";
;
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"26;
"GND0"2;
"VBB"0;
"D0"13;
"D1"14;
"D2"13;
"D3"10;
"D4"0;
"D0* \B"14;
"D1* \B"13;
"D2* \B"14;
"D3* \B"5;
"D4* \B"0;
"Q0"30;
"Q1"29;
"Q2"15;
"Q3"11;
"Q4"0;
"Q0* \B"31;
"Q1* \B"17;
"Q2* \B"3;
"Q3* \B"12;
"Q4* \B"0;
"GND1"2;
"GND2"2;
"GND3"2;
"GND4"2;
"GND5"2;
%"CSMD0603"
"1","(-1850,3800)","0","capacitors","I10";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"2;
"A<0>"26;
%"INPORT"
"1","(-2575,3425)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-2575,3375)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-2150,4450)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-2150,4400)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-2150,4275)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-2150,4225)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-500,4625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-500,4550)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(-175,2000)","0","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"SY100EL05"
"1","(-825,3525)","0","ttl","I2";
;
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"7;
"Q"9;
"VEE"20;
"GND"19;
"D_B* \B"31;
"D_B"30;
"D_A* \B"23;
"D_A"22;
%"OUTPORT"
"1","(-175,1925)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"OUTPORT"
"1","(-1750,2625)","2","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(-1750,2725)","2","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"SY100EL05"
"1","(-825,3000)","0","ttl","I3";
;
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl";
"Q* \B"7;
"Q"9;
"VEE"27;
"GND"28;
"D_B* \B"16;
"D_B"4;
"D_A* \B"17;
"D_A"29;
%"SS22SDP2"
"1","(500,3300)","2","misc","I4";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"7;
"T_B1"9;
"T_A2"8;
"T_A1"21;
"P1"10;
"P2"5;
%"MC10H125"
"1","(-800,1850)","0","ecl","I5";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"6;
"GND"25;
"VEE"24;
"Q4"0;
"Q3"0;
"Q2"18;
"Q1"1;
"D4* \B"0;
"D3* \B"0;
"D2* \B"5;
"D1* \B"3;
"D4"0;
"D3"0;
"D2"10;
"D1"15;
"VBB"0;
%"CSMD0603"
"1","(-975,2325)","0","capacitors","I6";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"25;
"A<0>"24;
%"CSMD0603"
"1","(-600,2325)","0","capacitors","I7";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"6;
"A<0>"25;
%"CSMD0603"
"1","(-775,3350)","0","capacitors","I8";
;
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"27;
"A<0>"28;
%"CSMD0603"
"1","(-675,3900)","0","capacitors","I9";
;
PACKTYPE"0603"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"20;
"A<0>"19;
END.
