---
title: "RISC-V Processor Design"
subtitle: TODO
---

## Learning Outcomes

* TODO
* TODO

::::{note} ðŸŽ¥ Lecture Video
:class: dropdown

:::{iframe} https://www.youtube.com/embed/YAMqWaTZy8k
:width: 100%
:title: "[CS61C FA20] Lecture 18.1 - Single-Cycle CPU Datapath I: RISC-V Processor Design"
:::

::::