{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720661497857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720661497858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 20:31:37 2024 " "Processing started: Wed Jul 10 20:31:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720661497858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661497858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661497858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720661498447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720661498447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_CLK vga_clk VGA_Test.v(7) " "Verilog HDL Declaration information at VGA_Test.v(7): object \"VGA_CLK\" differs only in case from object \"vga_clk\" in the same scope" {  } { { "VGA_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720661505818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Test " "Found entity 1: VGA_Test" {  } { { "VGA_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720661505819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661505819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_1.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "testbench_1.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/testbench_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720661505823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661505823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Test " "Elaborating entity \"VGA_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720661505867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Test.v(34) " "Verilog HDL assignment warning at VGA_Test.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720661505868 "|VGA_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Test.v(35) " "Verilog HDL assignment warning at VGA_Test.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720661505868 "|VGA_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "VGA_Test.v" "altsyncram_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720661505945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "VGA_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720661505960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAMCONTENTS_RAM_2.mif " "Parameter \"init_file\" = \"RAMCONTENTS_RAM_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DATA_MEM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DATA_MEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720661505960 ""}  } { { "VGA_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720661505960 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3 memory words in side A specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3 memory words in side A specified but total number of address lines is 3" {  } { { "db/altsyncram_bcl1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/db/altsyncram_bcl1.tdf" 57 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661506002 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3 memory words in side A specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3 memory words in side A specified but total number of address lines is 3" {  } { { "db/altsyncram_bcl1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/db/altsyncram_bcl1.tdf" 60 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661506002 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 3 memory words in side B specified but total number of address lines is 3 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3 memory words in side B specified but total number of address lines is 3" {  } { { "db/altsyncram_bcl1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/db/altsyncram_bcl1.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661506002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bcl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcl1 " "Found entity 1: altsyncram_bcl1" {  } { { "db/altsyncram_bcl1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/db/altsyncram_bcl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720661506002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661506002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bcl1 altsyncram:altsyncram_component\|altsyncram_bcl1:auto_generated " "Elaborating entity \"altsyncram_bcl1\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_bcl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720661506003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77g2 " "Found entity 1: altsyncram_77g2" {  } { { "db/altsyncram_77g2.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/db/altsyncram_77g2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720661506060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720661506060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "