{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port vid_axis -pg 1 -y 550 -defaultsOSRD
preplace port bus_analyze_axis -pg 1 -y 1220 -defaultsOSRD
preplace port DDR -pg 1 -y 670 -defaultsOSRD
preplace port pp_wr -pg 1 -y 1830 -defaultsOSRD
preplace port emc_rtl_wen -pg 1 -y 210 -defaultsOSRD
preplace port tap_tck_0 -pg 1 -y 2010 -defaultsOSRD
preplace port vid_axis_rst_n -pg 1 -y 600 -defaultsOSRD
preplace port gpio_rtl -pg 1 -y 490 -defaultsOSRD
preplace port vid_in_clk -pg 1 -y 570 -defaultsOSRD
preplace port pp_rd -pg 1 -y 1850 -defaultsOSRD
preplace port vid_overflow -pg 1 -y 650 -defaultsOSRD
preplace port clk_serdes -pg 1 -y 771 -defaultsOSRD
preplace port UART_CPLD -pg 1 -y 530 -defaultsOSRD
preplace port UART_1 -pg 1 -y 550 -defaultsOSRD
preplace port pp_rs -pg 1 -y 1810 -defaultsOSRD
preplace port clk_out1 -pg 1 -y 320 -defaultsOSRD
preplace port tap_tms_0 -pg 1 -y 1990 -defaultsOSRD
preplace port pp_nrst -pg 1 -y 1770 -defaultsOSRD
preplace port clk_out2 -pg 1 -y 340 -defaultsOSRD
preplace port vid_timing_in -pg 1 -y 510 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 690 -defaultsOSRD
preplace port la_fifo_aresetn -pg 1 -y 1590 -defaultsOSRD
preplace port done -pg 1 -y 440 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -y 1150 -defaultsOSRD
preplace port tap_tdi_0 -pg 1 -y 1970 -defaultsOSRD
preplace port bus_analyze_clk -pg 1 -y 750 -defaultsOSRD
preplace port initb -pg 1 -y 420 -defaultsOSRD
preplace port la_storage_axis -pg 1 -y 1460 -defaultsOSRD
preplace port pp_csel -pg 1 -y 1790 -defaultsOSRD
preplace port tap_tdo_0 -pg 1 -y 2020 -defaultsOSRD
preplace port la_fifo_aclk -pg 1 -y 1570 -defaultsOSRD
preplace port SPI0_MOSI_O -pg 1 -y 710 -defaultsOSRD
preplace port SPI0_SCLK_O -pg 1 -y 600 -defaultsOSRD
preplace portBus vtc_locked -pg 1 -y 811 -defaultsOSRD
preplace portBus pp_data_t -pg 1 -y 1730 -defaultsOSRD
preplace portBus la_rst_n -pg 1 -y 1560 -defaultsOSRD
preplace portBus vid_fifo_count -pg 1 -y 730 -defaultsOSRD
preplace portBus pp_data_i -pg 1 -y 1640 -defaultsOSRD
preplace portBus emc_rtl_dq_o -pg 1 -y 150 -defaultsOSRD
preplace portBus gpio_sw_t -pg 1 -y 1060 -defaultsOSRD
preplace portBus port2reg -pg 1 -y 1400 -defaultsOSRD
preplace portBus emc_rtl_oen -pg 1 -y 190 -defaultsOSRD
preplace portBus progb -pg 1 -y 620 -defaultsOSRD
preplace portBus gpio_sw_i -pg 1 -y 1720 -defaultsOSRD
preplace portBus emc_rtl_ce_n -pg 1 -y 110 -defaultsOSRD
preplace portBus emc_rtl_addr -pg 1 -y 70 -defaultsOSRD
preplace portBus bus_analyze_rst_n -pg 1 -y 1230 -defaultsOSRD
preplace portBus emc_rtl_dq_t -pg 1 -y 170 -defaultsOSRD
preplace portBus reg2port -pg 1 -y 1490 -defaultsOSRD
preplace portBus ps_perph_rstn -pg 1 -y 1370 -defaultsOSRD
preplace portBus pp_data_o -pg 1 -y 1710 -defaultsOSRD
preplace portBus emc_rtl_dq_i -pg 1 -y 260 -defaultsOSRD
preplace portBus emc_rtl_ben -pg 1 -y 90 -defaultsOSRD
preplace portBus gpio_sw_o -pg 1 -y 1040 -defaultsOSRD
preplace inst axi_register_0 -pg 1 -lvl 4 -y 1510 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -y 620 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 4 -y 40 -defaultsOSRD
preplace inst axi_apb_0 -pg 1 -lvl 5 -y 1160 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -y 1330 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 400 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 420 -defaultsOSRD
preplace inst bus_analyze -pg 1 -lvl 3 -y 1250 -defaultsOSRD
preplace inst debug_bridge_axi2jtag -pg 1 -lvl 4 -y 1990 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -y 1170 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 3 -y 990 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 4 -y 980 -defaultsOSRD
preplace inst ps7_0 -pg 1 -lvl 4 -y 670 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 940 -defaultsOSRD
preplace inst parallel_apb_adapter_0 -pg 1 -lvl 4 -y 1770 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst la_storage -pg 1 -lvl 3 -y 1500 -defaultsOSRD
preplace inst video_capture -pg 1 -lvl 3 -y 680 -defaultsOSRD
preplace netloc axi_interconnect_0_M08_AXI 1 2 1 1060
preplace netloc axi_emc_0_mem_wen 1 4 2 NJ 120 2760J
preplace netloc axi_emc_0_mem_dq_t 1 4 2 NJ 80 2780J
preplace netloc axi_interconnect_0_M07_AXI 1 2 2 1100J 1080 1860J
preplace netloc vid_in_clk_1 1 0 3 -460J 560 NJ 560 1150
preplace netloc parallel_apb_adapter_0_LCD_data_z 1 4 2 NJ 1730 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 2510J 570 2770J
preplace netloc axi_gpio_2_gpio_io_t 1 4 2 NJ 1010 2770J
preplace netloc mem_dq_i_1 1 0 5 -460J 170 NJ 170 NJ 170 NJ 170 2430
preplace netloc axi_interconnect_0_M04_AXI 1 2 2 NJ 900 1890J
preplace netloc v_tc_ctrl_1 1 2 1 1110
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 4 650 1630 NJ 1630 1950J 1620 2430
preplace netloc xlconcat_1_dout 1 3 1 1880
preplace netloc nt35510_apb_adapter_0_LCD_rd 1 4 2 NJ 1850 NJ
preplace netloc axi_interconnect_0_M12_AXI 1 2 2 1050J 1090 1840
preplace netloc video_capture_dma_interrupt 1 2 2 1190 870 1810
preplace netloc xlconcat_0_dout 1 2 3 1060J 330 NJ 330 2440
preplace netloc ps7_0_SPI0_SCLK_O 1 4 2 2460J 520 2800J
preplace netloc bus_analyze_axis_1 1 0 3 NJ 1220 640J 1300 1060J
preplace netloc port2reg_1 1 0 4 NJ 1400 NJ 1400 1050J 1620 1940J
preplace netloc video_capture_aresetn 1 1 3 690 1350 NJ 1350 1830
preplace netloc S_AXI_LITE_1 1 2 1 1080
preplace netloc axi_emc_0_mem_oen 1 4 2 NJ 100 2770J
preplace netloc ps7_0_FCLK_CLK1 1 1 5 680 1310 1170 860 1960 860 2480 750 NJ
preplace netloc video_capture_overflow 1 3 3 1910 880 2470J 670 2760J
preplace netloc ps7_0_SPI0_MOSI_O 1 4 2 NJ 690 2760J
preplace netloc axi_gpio_0_GPIO 1 4 2 NJ 400 2820J
preplace netloc ps7_0_FCLK_CLK2 1 4 2 2490J 770 2790J
preplace netloc done_1 1 0 2 NJ 440 NJ
preplace netloc processing_system7_0_DDR 1 4 2 2440J 560 2780J
preplace netloc parallel_apb_adapter_0_LCD_data_out 1 4 2 NJ 1710 NJ
preplace netloc video_capture_vtc_locked 1 3 3 1950 870 2510J 810 2790J
preplace netloc debug_bridge_axi2jtag_tap_tdi 1 4 2 NJ 1970 NJ
preplace netloc dma_ctrl_1 1 2 1 1140
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1100
preplace netloc la_storage_s2mm_introut 1 2 2 1210 890 1820
preplace netloc axi_interconnect_0_M02_AXI 1 2 2 1080 380 NJ
preplace netloc S_AXIS_1 1 0 3 -460J 1450 NJ 1450 NJ
preplace netloc tap_tdo_0_1 1 0 4 NJ 2020 NJ 2020 NJ 2020 NJ
preplace netloc m_aclk_1 1 0 3 -460J 1550 NJ 1550 NJ
preplace netloc axi_interconnect_1_M00_AXI 1 3 1 1870
preplace netloc vtiming_in_0_1 1 0 3 NJ 510 NJ 510 1180J
preplace netloc video_capture_axis_wr_data_count_0 1 3 3 1940J 890 2500J 730 NJ
preplace netloc smartconnect_0_M00_AXI 1 3 1 1830
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 3 1180 1100 1950 1100 2430
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 670 580 1160 810 1930 1420 2510 1370 NJ
preplace netloc la_storage_peripheral_aresetn 1 3 3 1830J 1430 NJ 1430 2790J
preplace netloc axi_interconnect_0_M09_AXI 1 2 3 1090J 1070 NJ 1070 2450
preplace netloc la_storage_M00_AXI 1 3 1 1850
preplace netloc axi_register_0_reg2port 1 4 2 2480J 1490 NJ
preplace netloc bus_analyze_peripheral_aresetn 1 3 3 1880J 1240 NJ 1240 2820J
preplace netloc xlslice_0_Dout 1 5 1 NJ
preplace netloc ps7_0_GPIO_O 1 4 1 2500J
preplace netloc nt35510_apb_adapter_0_LCD_rs 1 4 2 NJ 1810 NJ
preplace netloc axi_apb_bridge_0_APB_M 1 3 3 1960 1090 NJ 1090 2770
preplace netloc LCD_data_in_1 1 0 5 NJ 1640 NJ 1640 NJ 1640 NJ 1640 2430
preplace netloc ps7_0_UART_1 1 4 2 2470J 540 2770J
preplace netloc s_aresetn_0_1 1 0 3 -450J 570 NJ 570 1120J
preplace netloc axi_uart16550_0_ip2intc_irpt 1 2 2 1200 800 1820
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 660 520 1130 400 1920 900 2460
preplace netloc nt35510_apb_adapter_0_LCD_csel 1 4 2 NJ 1790 NJ
preplace netloc S_AXIS_0_1 1 0 3 -460J 540 NJ 540 1170J
preplace netloc axi_interconnect_0_M06_AXI 1 2 2 1070 10 NJ
preplace netloc axi_emc_0_mem_cen 1 4 2 NJ 20 2800J
preplace netloc s_aresetn_1 1 0 3 -450J 1570 NJ 1570 NJ
preplace netloc debug_bridge_axi2jtag_tap_tck 1 4 2 NJ 2010 NJ
preplace netloc nt35510_apb_adapter_0_LCD_wr 1 4 2 NJ 1830 NJ
preplace netloc axi_uart16550_0_UART 1 3 3 NJ 470 NJ 470 2810J
preplace netloc debug_bridge_axi2jtag_tap_tms 1 4 2 NJ 1990 NJ
preplace netloc axi_emc_0_mem_a 1 4 2 NJ -20 2820J
preplace netloc initb_1 1 0 2 NJ 420 NJ
preplace netloc clk_wiz_0_clk_out1 1 4 2 NJ 230 2800J
preplace netloc nt35510_apb_adapter_0_LCD_nrst 1 4 2 NJ 1770 NJ
preplace netloc axi_gpio_1_GPIO 1 4 2 2480J 1230 2800J
preplace netloc clk_wiz_0_clk_out2 1 4 2 NJ 250 2770J
preplace netloc axi_emc_0_mem_dq_o 1 4 2 NJ 60 2790J
preplace netloc xlconstant_0_dout 1 1 1 640J
preplace netloc bus_analyze_s2mm_introut 1 2 2 1220 910 1810
preplace netloc axi_emc_0_mem_ben 1 4 2 NJ 0 2810J
preplace netloc axi_gpio_2_gpio_io_o 1 4 2 NJ 990 2800J
preplace netloc axi_interconnect_0_M03_AXI 1 2 2 NJ 880 1900J
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 1050 220 NJ
preplace netloc S00_AXI_1 1 1 4 650 350 NJ 350 1960J 480 2430
preplace netloc gpio_io_i_1 1 0 5 NJ 1720 NJ 1720 NJ 1720 1810J 1900 2440
levelinfo -pg 1 -500 560 910 1650 2210 2640 2900 -top -120 -bot 2310
",
}
{
   da_axi4_cnt: "7",
   da_board_cnt: "8",
   da_ps7_cnt: "1",
}
