#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri May 19 22:47:58 2017
# Process ID: 6988
# Current directory: D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12808 D:\MyProject\SDHCAL_DAQ\SDHCAL_DAQ2V0_SCurveTest\SDHCAL_DAQ2V0.xpr
# Log file: D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/vivado.log
# Journal file: D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 823.664 ; gain = 150.383
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/SCurve_Data_FIFO.xci' is already up-to-date
[Fri May 19 23:05:57 2017] Launched synth_1...
Run output will be captured here: D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/runme.log
[Fri May 19 23:05:57 2017] Launched impl_1...
Run output will be captured here: D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit "up 0x00000000 D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit " -checksum -disablebitswap -file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/MCS/FPGA_TOP_20170519wyu2.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit } -checksum -disablebitswap -file D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/MCS/FPGA_TOP_20170519wyu2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit
Writing file D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/MCS/FPGA_TOP_20170519wyu2.mcs
Writing log file D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/MCS/FPGA_TOP_20170519wyu2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF
Checksum           0xE7BF30D1
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                    Checksum
0x00000000    0x0018079B    May 19 23:13:28 2017    D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit    0x00AEC535
File Checksum Total                                                                                                                            0x00AEC535
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 19 23:16:44 2017...
