library ieee;
use ieee.std_logic_1164.all;
    
entity single_port_ram is
	generic(data_width	: integer := 64;
			addr_width	: integer := 100);
	port
	(
		data	: in std_logic_vector(data_width-1 downto 0);
		addr	: in natural range 0 to addr_width-1;
		we		: in std_logic := '1';
		clk		: in std_logic;
		q		: out std_logic_vector(data_width-1 downto 0)
	);