
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.883 ; gain = 100.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'clk6p25m' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk6p25m.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk6p25m' (1#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk6p25m.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'pixelToXY' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/pixelToXY.v:23]
	Parameter DISPLAY_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixelToXY' (3#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/pixelToXY.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mouse_control' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Mouse_control.v:23]
	Parameter SEGMENT_LEN bound to: 22 - type: integer 
	Parameter SEGMENT_WIDTH bound to: 5 - type: integer 
	Parameter SEG_ONE_START_PIXEL_X bound to: 18 - type: integer 
	Parameter SEG_ONE_START_PIXEL_Y bound to: 3 - type: integer 
	Parameter SEG_TWO_START_PIXEL_X bound to: 40 - type: integer 
	Parameter SEG_TWO_START_PIXEL_Y bound to: 3 - type: integer 
	Parameter SEG_THREE_START_PIXEL_X bound to: 40 - type: integer 
	Parameter SEG_THREE_START_PIXEL_Y bound to: 30 - type: integer 
	Parameter SEG_FOUR_START_PIXEL_X bound to: 18 - type: integer 
	Parameter SEG_FOUR_START_PIXEL_Y bound to: 52 - type: integer 
	Parameter SEG_FIVE_START_PIXEL_X bound to: 13 - type: integer 
	Parameter SEG_FIVE_START_PIXEL_Y bound to: 30 - type: integer 
	Parameter SEG_SIX_START_PIXEL_X bound to: 13 - type: integer 
	Parameter SEG_SIX_START_PIXEL_Y bound to: 8 - type: integer 
	Parameter SEG_SEVEN_START_PIXEL_X bound to: 18 - type: integer 
	Parameter SEG_SEVEN_START_PIXEL_Y bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (4#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (5#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
WARNING: [Synth 8-6104] Input port 'ps2_clk' has an internal driver [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Mouse_control.v:78]
WARNING: [Synth 8-6104] Input port 'ps2_data' has an internal driver [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Mouse_control.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Mouse_control' (6#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Mouse_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_digit_display_controller' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Oled_digit_display_controller.v:23]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
INFO: [Synth 8-6155] done synthesizing module 'Oled_digit_display_controller' (7#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Oled_digit_display_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_digit_display' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Oled_digit_display.v:23]
	Parameter DISPLAY_WIDTH bound to: 96 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 64 - type: integer 
	Parameter BORDER_X bound to: 60 - type: integer 
	Parameter BORDER_Y bound to: 60 - type: integer 
	Parameter BORDER_WIDTH bound to: 3 - type: integer 
	Parameter BORDER_COLOR bound to: 16'b0000011111100000 
	Parameter SEGMENT_LEN bound to: 20 - type: integer 
	Parameter SEGMENT_WIDTH bound to: 3 - type: integer 
	Parameter SEGMENT_BORDER_WIDTH bound to: 1 - type: integer 
	Parameter BACKGROUND_COLOR bound to: 16'b0000000000000000 
	Parameter SEGMENT_COLOR bound to: 16'b1111111111111111 
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
	Parameter SEG_ONE_START_PIXEL_X bound to: 19 - type: integer 
	Parameter SEG_ONE_START_PIXEL_Y bound to: 4 - type: integer 
	Parameter SEG_TWO_START_PIXEL_X bound to: 41 - type: integer 
	Parameter SEG_TWO_START_PIXEL_Y bound to: 9 - type: integer 
	Parameter SEG_THREE_START_PIXEL_X bound to: 41 - type: integer 
	Parameter SEG_THREE_START_PIXEL_Y bound to: 31 - type: integer 
	Parameter SEG_FOUR_START_PIXEL_X bound to: 19 - type: integer 
	Parameter SEG_FOUR_START_PIXEL_Y bound to: 53 - type: integer 
	Parameter SEG_FIVE_START_PIXEL_X bound to: 14 - type: integer 
	Parameter SEG_FIVE_START_PIXEL_Y bound to: 31 - type: integer 
	Parameter SEG_SIX_START_PIXEL_X bound to: 14 - type: integer 
	Parameter SEG_SIX_START_PIXEL_Y bound to: 9 - type: integer 
	Parameter SEG_SEVEN_START_PIXEL_X bound to: 19 - type: integer 
	Parameter SEG_SEVEN_START_PIXEL_Y bound to: 28 - type: integer 
	Parameter SEG_ONE_BORDER_START_PIXEL_X bound to: 18 - type: integer 
	Parameter SEG_ONE_BORDER_START_PIXEL_Y bound to: 3 - type: integer 
	Parameter SEG_TWO_BORDER_START_PIXEL_X bound to: 40 - type: integer 
	Parameter SEG_TWO_BORDER_START_PIXEL_Y bound to: 8 - type: integer 
	Parameter SEG_THREE_BORDER_START_PIXEL_X bound to: 40 - type: integer 
	Parameter SEG_THREE_BORDER_START_PIXEL_Y bound to: 30 - type: integer 
	Parameter SEG_FOUR_BORDER_START_PIXEL_X bound to: 18 - type: integer 
	Parameter SEG_FOUR_BORDER_START_PIXEL_Y bound to: 52 - type: integer 
	Parameter SEG_FIVE_BORDER_START_PIXEL_X bound to: 13 - type: integer 
	Parameter SEG_FIVE_BORDER_START_PIXEL_Y bound to: 30 - type: integer 
	Parameter SEG_SIX_BORDER_START_PIXEL_X bound to: 13 - type: integer 
	Parameter SEG_SIX_BORDER_START_PIXEL_Y bound to: 8 - type: integer 
	Parameter SEG_SEVEN_BORDER_START_PIXEL_X bound to: 18 - type: integer 
	Parameter SEG_SEVEN_BORDER_START_PIXEL_Y bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oled_digit_display' (8#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Oled_digit_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'Valid_number_check' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Valid_number_check.v:23]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
WARNING: [Synth 8-3848] Net led in module/entity Valid_number_check does not have driver. [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Valid_number_check.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Valid_number_check' (9#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Valid_number_check.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_50m' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_50m.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_50m' (10#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_50m.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_20k' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_20k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_20k' (11#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_20k.v:23]
INFO: [Synth 8-6157] synthesizing module 'audio_out' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_out.v:23]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
	Parameter max_volume bound to: 12'b111111111111 
	Parameter half_volume bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'clock_125' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_125.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_125' (12#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_125.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_250' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_250.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_250' (13#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clock_250.v:23]
INFO: [Synth 8-6155] done synthesizing module 'audio_out' (14#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_out.v:23]
INFO: [Synth 8-6157] synthesizing module 'audio_piano' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:36]
INFO: [Synth 8-6157] synthesizing module 'clk440' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk440.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk440' (15#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk440.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk440' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:65]
INFO: [Synth 8-6157] synthesizing module 'clk494' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk494.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk494' (16#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk494.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk494' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:66]
INFO: [Synth 8-6157] synthesizing module 'clk262' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk262.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk262' (17#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk262.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk262' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:67]
INFO: [Synth 8-6157] synthesizing module 'clk294' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk294.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk294' (18#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk294.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk294' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk320' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk320.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk320' (19#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk320.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk320' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk350' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk350.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk350' (20#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk350.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk350' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk392' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk392.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk392' (21#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/clk392.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'clk392' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:71]
INFO: [Synth 8-6155] done synthesizing module 'audio_piano' (22#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/audio_piano.v:36]
INFO: [Synth 8-638] synthesizing module 'Audio_Output' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Output' (23#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
WARNING: [Synth 8-350] instance 'myAudioOutput' of module 'Audio_Output' requires 10 connections, but only 8 given [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (24#1) [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:14]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[7]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[6]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[5]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[4]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[3]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[2]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[0]
WARNING: [Synth 8-3331] design Valid_number_check has unconnected port led
WARNING: [Synth 8-3331] design Valid_number_check has unconnected port sw
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 419.836 ; gain = 163.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[11] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[10] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[9] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[8] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[7] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[6] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[5] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[4] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[3] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[2] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[1] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
WARNING: [Synth 8-3295] tying undriven pin myAudioOutput:DATA2[0] to constant 0 [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Top_Student.v:87]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 419.836 ; gain = 163.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 419.836 ; gain = 163.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/with_personal_improvements/with_personal_improvements.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [E:/with_personal_improvements/with_personal_improvements.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/with_personal_improvements/with_personal_improvements.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 770.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 770.105 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 770.105 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 770.105 ; gain = 513.371
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valid_seg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "piano_audio_signal7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_4_in" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "piano_audio_signal7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_4_in" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "piano_audio_signal0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Audio_Output'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'click_state_reg' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Mouse_control.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'valid_dp_reg' [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/new/Valid_number_check.v:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                shiftout |                             0010 |                               01
                syncdata |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Audio_Output'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 770.105 ; gain = 513.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              180 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 19    
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 24    
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
Module clk6p25m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module Mouse_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Oled_digit_display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      7 Bit        Muxes := 1     
Module Oled_digit_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Valid_number_check 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module clock_50m 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_20k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module audio_out 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module clk440 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk494 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk392 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module audio_piano 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	              180 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   4 Input     12 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Audio_Output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mc/zpos_reg was removed.  [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:1011]
WARNING: [Synth 8-6014] Unused sequential element mc/new_event_reg was removed.  [E:/with_personal_improvements/with_personal_improvements.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:610]
INFO: [Synth 8-5545] ROM "mc/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mc/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s125/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s250/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "clk_A/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_B/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_C/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_D/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_E/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_F/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_G/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_4_in" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_A/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_B/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_C/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_D/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_E/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_F/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_G/signal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_4_in" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "piano_audio_signal6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "piano_audio_signal5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s20k/signal0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[7]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[6]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[5]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[4]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[3]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[2]
WARNING: [Synth 8-3331] design audio_piano has unconnected port sw[0]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[0]' (FDRE) to 'audio_out/audio_volume_reg[1]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[1]' (FDRE) to 'audio_out/audio_volume_reg[2]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[2]' (FDRE) to 'audio_out/audio_volume_reg[3]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[3]' (FDRE) to 'audio_out/audio_volume_reg[4]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[4]' (FDRE) to 'audio_out/audio_volume_reg[5]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[5]' (FDRE) to 'audio_out/audio_volume_reg[6]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[6]' (FDRE) to 'audio_out/audio_volume_reg[7]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[7]' (FDRE) to 'audio_out/audio_volume_reg[8]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[8]' (FDRE) to 'audio_out/audio_volume_reg[9]'
INFO: [Synth 8-3886] merging instance 'audio_out/audio_volume_reg[9]' (FDRE) to 'audio_out/audio_volume_reg[10]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[0]' (FDRE) to 'pointer/mc/x_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[1]' (FDRE) to 'pointer/mc/x_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[2]' (FDRE) to 'pointer/mc/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[3]' (FDRE) to 'pointer/mc/x_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[4]' (FDRE) to 'pointer/mc/x_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[5]' (FDRE) to 'pointer/mc/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[6]' (FDSE) to 'pointer/mc/x_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[7]' (FDSE) to 'pointer/mc/x_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[8]' (FDSE) to 'pointer/mc/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[9]' (FDSE) to 'pointer/mc/y_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[10]' (FDRE) to 'pointer/mc/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/x_max_reg[11]' (FDRE) to 'pointer/mc/y_max_reg[0]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[0]' (FDRE) to 'pointer/mc/y_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[1]' (FDRE) to 'pointer/mc/y_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[2]' (FDRE) to 'pointer/mc/y_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[3]' (FDRE) to 'pointer/mc/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[4]' (FDRE) to 'pointer/mc/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[5]' (FDRE) to 'pointer/mc/y_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[6]' (FDRE) to 'pointer/mc/y_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[7]' (FDSE) to 'pointer/mc/y_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[8]' (FDRE) to 'pointer/mc/y_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'pointer/mc/y_max_reg[10]' (FDRE) to 'pointer/mc/y_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pointer/mc/y_max_reg[11] )
WARNING: [Synth 8-3332] Sequential element (pointer/mc/xpos_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/xpos_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/xpos_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/ypos_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/ypos_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/ypos_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/y_max_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (pointer/mc/y_max_reg[9]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 770.105 ; gain = 513.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 770.105 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 850.812 ; gain = 594.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio_out/counter_clk_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[15]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[14]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[13]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[12]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[10]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[9]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[8]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (myAudioOutput/temp2_reg[0]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop pointer/mc/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to pointer/mc/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop pointer/mc/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to pointer/mc/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   187|
|3     |LUT1   |    50|
|4     |LUT2   |   241|
|5     |LUT3   |   189|
|6     |LUT4   |   380|
|7     |LUT5   |   199|
|8     |LUT6   |   389|
|9     |MUXF7  |     7|
|10    |MUXF8  |     3|
|11    |FDRE   |   870|
|12    |FDRE_1 |    31|
|13    |FDSE_1 |     1|
|14    |LD     |     7|
|15    |LDC    |     1|
|16    |IBUF   |    20|
|17    |IOBUF  |     2|
|18    |OBUF   |    39|
|19    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-------------------+------+
|      |Instance                |Module             |Cells |
+------+------------------------+-------------------+------+
|1     |top                     |                   |  2619|
|2     |  audio_out             |audio_out          |   165|
|3     |    s125                |clock_125          |    36|
|4     |    s250                |clock_250          |    34|
|5     |  audio_piano           |audio_piano        |   860|
|6     |    clk_A               |clk440             |    34|
|7     |    clk_B               |clk494             |    33|
|8     |    clk_C               |clk262             |    35|
|9     |    clk_D               |clk294             |    36|
|10    |    clk_E               |clk320             |    34|
|11    |    clk_F               |clk350             |    34|
|12    |    clk_G               |clk392             |    36|
|13    |  check_valid_number    |Valid_number_check |    30|
|14    |  convert               |pixelToXY          |   125|
|15    |  myAudioOutput         |Audio_Output       |    48|
|16    |  oled                  |Oled_Display       |   439|
|17    |  oled_clk              |clk6p25m           |     9|
|18    |  pointer               |Mouse_control      |   848|
|19    |    mc                  |MouseCtl           |   723|
|20    |      Inst_Ps2Interface |Ps2Interface       |   267|
|21    |  s20k                  |clock_20k          |    27|
|22    |  s50M                  |clock_50m          |     2|
+------+------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 854.832 ; gain = 247.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 854.832 ; gain = 598.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 7 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 854.832 ; gain = 610.523
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/with_personal_improvements/with_personal_improvements.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 854.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 15:48:20 2023...
