

================================================================
== Vitis HLS Report for 'split'
================================================================
* Date:           Sun Dec 11 11:12:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4_fifo (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  7.008 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32769|    32769|  0.328 ms|  0.328 ms|  32769|  32769|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L1      |    32768|    32768|         2|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 0, i15 %i" [./source/lab5_z1.c:8]   --->   Operation 8 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/lab5_z1.c:8]   --->   Operation 9 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [./source/lab5_z1.c:8]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.26ns)   --->   "%icmp_ln8 = icmp_eq  i15 %i_1, i15 16384" [./source/lab5_z1.c:8]   --->   Operation 11 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.14ns)   --->   "%add_ln8 = add i15 %i_1, i15 1" [./source/lab5_z1.c:8]   --->   Operation 13 'add' 'add_ln8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/lab5_z1.c:8]   --->   Operation 14 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 %add_ln8, i15 %i" [./source/lab5_z1.c:8]   --->   Operation 15 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.61>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [./source/lab5_z1.c:14]   --->   Operation 16 'ret' 'ret_ln14' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.c:8]   --->   Operation 17 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (3.50ns)   --->   "%in_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_r" [./source/lab5_z1.c:11]   --->   Operation 18 'read' 'in_read' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_3 : Operation 19 [1/1] (3.50ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out1, i32 %in_read" [./source/lab5_z1.c:11]   --->   Operation 19 'write' 'write_ln11' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_3 : Operation 20 [1/1] (3.50ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out2, i32 %in_read" [./source/lab5_z1.c:12]   --->   Operation 20 'write' 'write_ln12' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln8', ./source/lab5_z1.c:8) of constant 0 on local variable 'i' [8]  (1.61 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab5_z1.c:8) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln8', ./source/lab5_z1.c:8) [14]  (2.14 ns)
	'store' operation ('store_ln8', ./source/lab5_z1.c:8) of variable 'add_ln8', ./source/lab5_z1.c:8 on local variable 'i' [21]  (1.61 ns)
	blocking operation 0.125 ns on control path)

 <State 3>: 7.01ns
The critical path consists of the following:
	fifo read operation ('in_read', ./source/lab5_z1.c:11) on port 'in_r' (./source/lab5_z1.c:11) [18]  (3.5 ns)
	fifo write operation ('write_ln11', ./source/lab5_z1.c:11) on port 'out1' (./source/lab5_z1.c:11) [19]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
