# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_CompDivider
# vsim -gui work.tb_CompDivider 
# Start time: 20:33:13 on Apr 03,2021
# Loading work.tb_CompDivider
# Loading work.CompDivider
# Loading work.Control
# Loading work.Divisor
# Loading work.ALU
# Loading work.Remainder
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_CompDivider/StimuliProcess File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 102
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 63
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(63): [TFMPC] - Missing connection for port 'ALU_result'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT/controller File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/CompDivider.v Line: 19
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/CompDivider.v(19): [TFMPC] - Missing connection for port 'SLL_ctrl'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb_CompDivider/*
run -all
# Dividend_in:       100, Divisor_in:        33
# Quotient_out:       100, Remainder_out:         0
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(120)
#    Time: 760 ns  Iteration: 0  Instance: /tb_CompDivider
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v line 120
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_CompDivider
# End time: 20:35:46 on Apr 03,2021, Elapsed time: 0:02:33
# Errors: 0, Warnings: 8
# vsim -gui work.tb_CompDivider 
# Start time: 20:35:46 on Apr 03,2021
# Loading work.tb_CompDivider
# Loading work.CompDivider
# Loading work.Control
# Loading work.Divisor
# Loading work.ALU
# Loading work.Remainder
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_CompDivider/StimuliProcess File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 102
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 63
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(63): [TFMPC] - Missing connection for port 'ALU_result'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT/controller File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/CompDivider.v Line: 19
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/CompDivider.v(19): [TFMPC] - Missing connection for port 'SLL_ctrl'.
add wave -position insertpoint sim:/tb_CompDivider/*
run -all
# Dividend_in:       100, Divisor_in:        33
# Quotient_out:       100, Remainder_out:         0
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(120)
#    Time: 760 ns  Iteration: 0  Instance: /tb_CompDivider
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v line 120
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_CompDivider
# End time: 20:36:53 on Apr 03,2021, Elapsed time: 0:01:07
# Errors: 0, Warnings: 7
# vsim -gui work.tb_CompDivider 
# Start time: 20:36:53 on Apr 03,2021
# Loading work.tb_CompDivider
# Loading work.CompDivider
# Loading work.Control
# Loading work.Divisor
# Loading work.ALU
# Loading work.Remainder
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_CompDivider/StimuliProcess File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 102
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 63
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(63): [TFMPC] - Missing connection for port 'ALU_result'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb_CompDivider/*
run -all
# Dividend_in:       100, Divisor_in:        33
# Quotient_out:4294967295, Remainder_out:       100
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(120)
#    Time: 760 ns  Iteration: 0  Instance: /tb_CompDivider
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v line 120
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_Control
# End time: 20:40:57 on Apr 03,2021, Elapsed time: 0:04:04
# Errors: 0, Warnings: 5
# vsim -gui work.tb_Control 
# Start time: 20:40:57 on Apr 03,2021
# Loading work.tb_Control
# Loading work.Control
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb_Control/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Control.v(19)
#    Time: 400 ps  Iteration: 0  Instance: /tb_Control
# 1
# Break in Module tb_Control at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Control.v line 19
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_CompDivider
# End time: 20:43:26 on Apr 03,2021, Elapsed time: 0:02:29
# Errors: 0, Warnings: 2
# vsim -gui work.tb_CompDivider 
# Start time: 20:43:26 on Apr 03,2021
# Loading work.tb_CompDivider
# Loading work.CompDivider
# Loading work.Control
# Loading work.Divisor
# Loading work.ALU
# Loading work.Remainder
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_CompDivider/StimuliProcess File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 102
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 63
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(63): [TFMPC] - Missing connection for port 'ALU_result'.
add wave -position insertpoint sim:/tb_CompDivider/*
run -all
# Dividend_in:       100, Divisor_in:        33
# Quotient_out:4294967295, Remainder_out:       100
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(120)
#    Time: 760 ns  Iteration: 0  Instance: /tb_CompDivider
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v line 120
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
# ** Error: ¦¨³©¡
#        Unable to replace existing ini file (C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/Divider.mpf).  File can not be renamed.
vsim -gui work.tb_Control
# End time: 20:47:30 on Apr 03,2021, Elapsed time: 0:04:04
# Errors: 1, Warnings: 5
# vsim -gui work.tb_Control 
# Start time: 20:47:30 on Apr 03,2021
# Loading work.tb_Control
# Loading work.Control
add wave -position insertpoint sim:/tb_Control/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Control.v(19)
#    Time: 400 ps  Iteration: 0  Instance: /tb_Control
# 1
# Break in Module tb_Control at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Control.v line 19
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v failed with 1 errors.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 1 failed with 1 error.
# Load canceled
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v failed with 1 errors.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_Divisor
# End time: 20:51:21 on Apr 03,2021, Elapsed time: 0:03:51
# Errors: 0, Warnings: 4
# vsim -gui work.tb_Divisor 
# Start time: 20:51:21 on Apr 03,2021
# Loading work.tb_Divisor
# Loading work.Divisor
add wave -position insertpoint sim:/tb_Divisor/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Divisor.v(14)
#    Time: 30 ps  Iteration: 0  Instance: /tb_Divisor
# 1
# Break in Module tb_Divisor at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Divisor.v line 14
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
# Load canceled
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_Divisor
# End time: 21:01:46 on Apr 03,2021, Elapsed time: 0:10:25
# Errors: 0, Warnings: 3
# vsim -gui work.tb_Divisor 
# Start time: 21:01:46 on Apr 03,2021
# Loading work.tb_Divisor
# Loading work.Divisor
add wave -position insertpoint sim:/tb_Divisor/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Divisor.v(14)
#    Time: 30 ps  Iteration: 0  Instance: /tb_Divisor
# 1
# Break in Module tb_Divisor at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Divisor.v line 14
vsim -gui work.tb_Remainder
# End time: 21:02:40 on Apr 03,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -gui work.tb_Remainder 
# Start time: 21:02:40 on Apr 03,2021
# Loading work.tb_Remainder
# Loading work.Remainder
add wave -position insertpoint sim:/tb_Remainder/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v(27)
#    Time: 100 ps  Iteration: 0  Instance: /tb_Remainder
# 1
# Break in Module tb_Remainder at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v line 27
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_Remainder
# End time: 21:04:46 on Apr 03,2021, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim -gui work.tb_Remainder 
# Start time: 21:04:46 on Apr 03,2021
# Loading work.tb_Remainder
# Loading work.Remainder
add wave -position insertpoint sim:/tb_Remainder/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v(27)
#    Time: 100 ps  Iteration: 0  Instance: /tb_Remainder
# 1
# Break in Module tb_Remainder at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v line 27
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_Remainder
# End time: 21:06:15 on Apr 03,2021, Elapsed time: 0:01:29
# Errors: 0, Warnings: 2
# vsim -gui work.tb_Remainder 
# Start time: 21:06:15 on Apr 03,2021
# Loading work.tb_Remainder
# Loading work.Remainder
add wave -position insertpoint sim:/tb_Remainder/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v(27)
#    Time: 100 ps  Iteration: 0  Instance: /tb_Remainder
# 1
# Break in Module tb_Remainder at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v line 27
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_CompDivider
# End time: 21:11:07 on Apr 03,2021, Elapsed time: 0:04:52
# Errors: 0, Warnings: 2
# vsim -gui work.tb_CompDivider 
# Start time: 21:11:07 on Apr 03,2021
# Loading work.tb_CompDivider
# Loading work.CompDivider
# Loading work.Control
# Loading work.Divisor
# Loading work.ALU
# Loading work.Remainder
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_CompDivider/StimuliProcess File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 102
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 63
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(63): [TFMPC] - Missing connection for port 'ALU_result'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb_CompDivider/*
run -all
# Dividend_in:       100, Divisor_in:        33
# Quotient_out:4294967295, Remainder_out:         1
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(120)
#    Time: 760 ns  Iteration: 0  Instance: /tb_CompDivider
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v line 120
# Compile of ALU.v was successful.
# Compile of CompDivider.v was successful.
# Compile of Control.v was successful.
# Compile of Divisor.v was successful.
# Compile of Remainder.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of tb_Control.v was successful.
# Compile of tb_Divisor.v was successful.
# Compile of tb_Remainder.v was successful.
# Compile of tb_CompDivider.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_Remainder
# End time: 21:21:25 on Apr 03,2021, Elapsed time: 0:10:18
# Errors: 0, Warnings: 5
# vsim -gui work.tb_Remainder 
# Start time: 21:21:25 on Apr 03,2021
# Loading work.tb_Remainder
# Loading work.Remainder
add wave -position insertpoint sim:/tb_Remainder/*
run -all
# ** Note: $finish    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v(27)
#    Time: 100 ps  Iteration: 0  Instance: /tb_Remainder
# 1
# Break in Module tb_Remainder at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_Remainder.v line 27
vsim -gui work.tb_CompDivider
# End time: 21:22:02 on Apr 03,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
# vsim -gui work.tb_CompDivider 
# Start time: 21:22:02 on Apr 03,2021
# Loading work.tb_CompDivider
# Loading work.CompDivider
# Loading work.Control
# Loading work.Divisor
# Loading work.ALU
# Loading work.Remainder
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_CompDivider/StimuliProcess File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 102
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_CompDivider/UUT File: C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v Line: 63
# ** Warning: (vsim-3722) C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(63): [TFMPC] - Missing connection for port 'ALU_result'.
add wave -position insertpoint sim:/tb_CompDivider/*
run -all
# Dividend_in:       100, Divisor_in:        33
# Quotient_out:         3, Remainder_out:         1
# ** Note: $stop    : C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v(120)
#    Time: 760 ns  Iteration: 0  Instance: /tb_CompDivider
# Break in NamedBeginStat StimuliProcess at C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA1/Divider/tb_CompDivider.v line 120
