# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \src "dut.sv:1.1-9.10"
attribute \cells_not_processed 1
module \dffsr
  attribute \src "dut.sv:1.21-1.24"
  wire input 1 \clk
  attribute \src "dut.sv:1.26-1.27"
  wire input 2 \d
  attribute \src "dut.sv:1.29-1.32"
  wire input 3 \clr
  attribute \src "dut.sv:1.34-1.37"
  wire input 4 \set
  attribute \src "dut.sv:1.50-1.51"
  wire output 5 \q
  attribute \src "dut.sv:2.2-8.11"
  wire $0\q[0:0]
  attribute \src "dut.sv:2.2-8.11"
  process $proc$dut.sv:2$1
    assign $0\q[0:0] \q
    attribute \src "dut.sv:3.3-8.11"
    switch \clr
    attribute \src "dut.sv:3.8-3.11"
      case 1'1
        assign $0\q[0:0] 1'0
    attribute \src "dut.sv:5.3-5.7"
      case 
        attribute \src "dut.sv:5.8-8.11"
        switch \set
        attribute \src "dut.sv:5.12-5.15"
          case 1'1
            assign $0\q[0:0] 1'1
        attribute \src "dut.sv:7.3-7.7"
          case 
            assign $0\q[0:0] \d
        end
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync posedge \set
      update \q $0\q[0:0]
    sync posedge \clr
      update \q $0\q[0:0]
  end
end
