Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar  9 15:37:24 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file codelock_timing_summary_routed.rpt -pb codelock_timing_summary_routed.pb -rpx codelock_timing_summary_routed.rpx -warn_on_violation
| Design       : codelock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.990        0.000                      0                   15        0.211        0.000                      0                   15        9.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            16.990        0.000                      0                   15        0.211        0.000                      0                   15        9.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.990ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.828ns (27.550%)  route 2.177ns (72.450%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     6.063 f  state_reg[2]/Q
                         net (fo=11, routed)          0.694     6.757    lock_OBUF
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.124     6.881 r  state[2]_i_5/O
                         net (fo=4, routed)           0.796     7.677    state[2]_i_5_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.801 r  state[2]_i_2/O
                         net (fo=1, routed)           0.687     8.488    state[2]_i_2_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I3_O)        0.124     8.612 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.612    state[2]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.318    25.607    
                         clock uncertainty           -0.035    25.571    
    SLICE_X3Y124         FDRE (Setup_fdre_C_D)        0.031    25.602    state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.602    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 16.990    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.828ns (27.788%)  route 2.152ns (72.212%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 25.292 - 20.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     6.063 f  state_reg[2]/Q
                         net (fo=11, routed)          0.694     6.757    lock_OBUF
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.124     6.881 r  state[2]_i_5/O
                         net (fo=4, routed)           0.882     7.764    state[2]_i_5_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.888 r  state[1]_i_3/O
                         net (fo=1, routed)           0.575     8.462    state[1]_i_3_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.586 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.586    state[1]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.666    25.292    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.296    25.588    
                         clock uncertainty           -0.035    25.552    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)        0.029    25.581    state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.581    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             17.164ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.828ns (29.434%)  route 1.985ns (70.566%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 25.292 - 20.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     6.063 f  state_reg[2]/Q
                         net (fo=11, routed)          0.694     6.757    lock_OBUF
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.124     6.881 r  state[2]_i_5/O
                         net (fo=4, routed)           0.884     7.766    state[2]_i_5_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.890 r  state[0]_i_2/O
                         net (fo=1, routed)           0.406     8.296    state[0]_i_2_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.420 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.420    state[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.666    25.292    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.296    25.588    
                         clock uncertainty           -0.035    25.552    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)        0.031    25.583    state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.583    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 17.164    

Slack (MET) :             17.238ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.639%)  route 1.597ns (73.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.790     5.610    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     6.066 r  state_reg[0]/Q
                         net (fo=10, routed)          1.068     7.134    digit_OBUF[0]
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     7.787    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.296    25.585    
                         clock uncertainty           -0.035    25.549    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    25.025    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 17.238    

Slack (MET) :             17.238ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.639%)  route 1.597ns (73.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.790     5.610    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     6.066 r  state_reg[0]/Q
                         net (fo=10, routed)          1.068     7.134    digit_OBUF[0]
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     7.787    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.296    25.585    
                         clock uncertainty           -0.035    25.549    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    25.025    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 17.238    

Slack (MET) :             17.238ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.639%)  route 1.597ns (73.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.790     5.610    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     6.066 r  state_reg[0]/Q
                         net (fo=10, routed)          1.068     7.134    digit_OBUF[0]
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     7.787    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.296    25.585    
                         clock uncertainty           -0.035    25.549    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    25.025    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 17.238    

Slack (MET) :             17.238ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.639%)  route 1.597ns (73.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.790     5.610    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     6.066 r  state_reg[0]/Q
                         net (fo=10, routed)          1.068     7.134    digit_OBUF[0]
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     7.787    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.296    25.585    
                         clock uncertainty           -0.035    25.549    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    25.025    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 17.238    

Slack (MET) :             17.313ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 1.127ns (41.265%)  route 1.604ns (58.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.478     6.085 f  cnt_reg[3]/Q
                         net (fo=3, routed)           0.930     7.015    p_0_in
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.323     7.338 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.674     8.012    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT3 (Prop_lut3_I0_O)        0.326     8.338 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.338    cnt[1]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.318    25.607    
                         clock uncertainty           -0.035    25.571    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)        0.079    25.650    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.650    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 17.313    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.127ns (45.078%)  route 1.373ns (54.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.478     6.085 f  cnt_reg[3]/Q
                         net (fo=3, routed)           0.930     7.015    p_0_in
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.323     7.338 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.443     7.781    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT4 (Prop_lut4_I0_O)        0.326     8.107 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.107    cnt[2]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.318    25.607    
                         clock uncertainty           -0.035    25.571    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)        0.077    25.648    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.648    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 1.119ns (44.901%)  route 1.373ns (55.099%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 25.289 - 20.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.478     6.085 f  cnt_reg[3]/Q
                         net (fo=3, routed)           0.930     7.015    p_0_in
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.323     7.338 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.443     7.781    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT4 (Prop_lut4_I3_O)        0.318     8.099 r  cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     8.099    cnt[3]_i_2_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663    25.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.318    25.607    
                         clock uncertainty           -0.035    25.571    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)        0.118    25.689    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.689    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 17.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.148     1.854 f  cnt_reg[3]/Q
                         net (fo=3, routed)           0.086     1.940    p_0_in
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.098     2.038 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.038    cnt[0]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.121     1.827    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.870 r  cnt_reg[1]/Q
                         net (fo=3, routed)           0.126     1.996    cnt[1]
    SLICE_X2Y124         LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.041    cnt[1]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.121     1.827    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.951%)  route 0.194ns (51.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.663     1.709    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  state_reg[1]/Q
                         net (fo=10, routed)          0.194     2.044    digit_OBUF[1]
    SLICE_X3Y122         LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.089    state[1]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.935     2.235    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.526     1.709    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.091     1.800    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.210ns (49.779%)  route 0.212ns (50.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.870 r  cnt_reg[1]/Q
                         net (fo=3, routed)           0.212     2.082    cnt[1]
    SLICE_X2Y124         LUT4 (Prop_lut4_I0_O)        0.046     2.128 r  cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.128    cnt[3]_i_2_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.131     1.837    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 strobe_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.117%)  route 0.217ns (53.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  strobe_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.847 f  strobe_old_reg/Q
                         net (fo=6, routed)           0.217     2.064    strobe_old
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.045     2.109 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.109    state[2]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
                         clock pessimism             -0.513     1.719    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.092     1.811    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.660%)  route 0.212ns (50.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.870 r  cnt_reg[1]/Q
                         net (fo=3, routed)           0.212     2.082    cnt[1]
    SLICE_X2Y124         LUT4 (Prop_lut4_I2_O)        0.045     2.127 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.127    cnt[2]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.526     1.706    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.120     1.826    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.560%)  route 0.241ns (56.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  state_reg[2]/Q
                         net (fo=11, routed)          0.241     2.088    lock_OBUF
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.045     2.133 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.133    state[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.935     2.235    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.513     1.722    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.092     1.814    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.196%)  route 0.249ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  state_reg[2]/Q
                         net (fo=11, routed)          0.249     2.096    lock_OBUF
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.513     1.719    
    SLICE_X2Y124         FDRE (Hold_fdre_C_CE)       -0.016     1.703    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.196%)  route 0.249ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  state_reg[2]/Q
                         net (fo=11, routed)          0.249     2.096    lock_OBUF
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.513     1.719    
    SLICE_X2Y124         FDRE (Hold_fdre_C_CE)       -0.016     1.703    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.196%)  route 0.249ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  state_reg[2]/Q
                         net (fo=11, routed)          0.249     2.096    lock_OBUF
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.513     1.719    
    SLICE_X2Y124         FDRE (Hold_fdre_C_CE)       -0.016     1.703    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.393    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y124    cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y122    state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y122    state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y124    state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y124    strobe_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y122    state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y122    state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y124    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y122    state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y122    state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.631ns  (logic 3.959ns (45.873%)  route 4.672ns (54.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.790     5.610    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     6.066 r  state_reg[1]/Q
                         net (fo=10, routed)          4.672    10.738    digit_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.503    14.241 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.241    digit[1]
    J3                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.148ns  (logic 3.976ns (64.671%)  route 2.172ns (35.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.790     5.610    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     6.066 r  state_reg[0]/Q
                         net (fo=10, routed)          2.172     8.238    digit_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.758 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.758    digit[0]
    A14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 3.981ns (67.524%)  route 1.915ns (32.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.787     5.607    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     6.063 r  state_reg[2]/Q
                         net (fo=11, routed)          1.915     7.977    lock_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.502 r  lock_OBUF_inst/O
                         net (fo=0)                   0.000    11.502    lock
    B15                                                               r  lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.367ns (74.427%)  route 0.470ns (25.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.660     1.706    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  state_reg[2]/Q
                         net (fo=11, routed)          0.470     2.317    lock_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.542 r  lock_OBUF_inst/O
                         net (fo=0)                   0.000     3.542    lock
    B15                                                               r  lock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.362ns (69.594%)  route 0.595ns (30.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.663     1.709    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  state_reg[0]/Q
                         net (fo=10, routed)          0.595     2.445    digit_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.666 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.666    digit[0]
    A14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.114ns  (logic 1.346ns (43.204%)  route 1.769ns (56.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.663     1.709    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  state_reg[1]/Q
                         net (fo=10, routed)          1.769     3.619    digit_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.823 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.823    digit[1]
    J3                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.517ns  (logic 1.829ns (17.390%)  route 8.688ns (82.610%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[2] (IN)
                         net (fo=0)                   0.000     0.000    key[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IBUF[2]_inst/O
                         net (fo=4, routed)           4.604     6.061    key_IBUF[2]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.185 r  state[1]_i_6/O
                         net (fo=1, routed)           3.779     9.964    state[1]_i_6_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  state[1]_i_4/O
                         net (fo=2, routed)           0.304    10.393    state[1]_i_4_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I4_O)        0.124    10.517 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.517    state[1]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.292    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.514ns  (logic 1.829ns (17.395%)  route 8.685ns (82.605%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[2] (IN)
                         net (fo=0)                   0.000     0.000    key[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IBUF[2]_inst/O
                         net (fo=4, routed)           4.604     6.061    key_IBUF[2]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.185 r  state[1]_i_6/O
                         net (fo=1, routed)           3.779     9.964    state[1]_i_6_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  state[1]_i_4/O
                         net (fo=2, routed)           0.301    10.390    state[1]_i_4_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I4_O)        0.124    10.514 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.514    state[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.292    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.200ns  (logic 1.829ns (17.930%)  route 8.371ns (82.070%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[2] (IN)
                         net (fo=0)                   0.000     0.000    key[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IBUF[2]_inst/O
                         net (fo=4, routed)           4.367     5.824    key_IBUF[2]
    SLICE_X65Y89         LUT6 (Prop_lut6_I4_O)        0.124     5.948 r  state[2]_i_4/O
                         net (fo=1, routed)           3.317     9.265    state[2]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     9.389 r  state[2]_i_2/O
                         net (fo=1, routed)           0.687    10.076    state[2]_i_2_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I3_O)        0.124    10.200 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.200    state[2]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            strobe_old_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 1.574ns (24.781%)  route 4.777ns (75.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           4.249     5.699    resetn_IBUF
    SLICE_X1Y124         LUT1 (Prop_lut1_I0_O)        0.124     5.823 r  strobe_old_i_1/O
                         net (fo=1, routed)           0.528     6.350    strobe_old_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  strobe_old_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  strobe_old_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.113ns  (logic 1.574ns (25.745%)  route 4.539ns (74.255%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           4.010     5.459    resetn_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     5.583 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     6.113    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.113ns  (logic 1.574ns (25.745%)  route 4.539ns (74.255%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           4.010     5.459    resetn_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     5.583 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     6.113    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.113ns  (logic 1.574ns (25.745%)  route 4.539ns (74.255%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           4.010     5.459    resetn_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     5.583 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     6.113    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.113ns  (logic 1.574ns (25.745%)  route 4.539ns (74.255%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           4.010     5.459    resetn_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     5.583 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.529     6.113    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 1.892ns (46.917%)  route 2.141ns (53.083%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           1.467     2.915    strobe_IBUF
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.118     3.033 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.674     3.707    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT3 (Prop_lut3_I0_O)        0.326     4.033 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.033    cnt[1]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.892ns (49.767%)  route 1.910ns (50.233%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           1.467     2.915    strobe_IBUF
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.118     3.033 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.443     3.476    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT4 (Prop_lut4_I0_O)        0.326     3.802 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.802    cnt[2]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.663     5.289    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            strobe_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.216ns (27.838%)  route 0.561ns (72.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.561     0.777    strobe_IBUF
    SLICE_X1Y124         FDRE                                         r  strobe_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  strobe_old_reg/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.261ns (27.336%)  route 0.695ns (72.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.695     0.911    strobe_IBUF
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.045     0.956 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.956    state[2]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.261ns (27.194%)  route 0.700ns (72.806%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.700     0.916    strobe_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.045     0.961 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.961    cnt[0]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.306ns (28.481%)  route 0.769ns (71.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.619     0.835    strobe_IBUF
    SLICE_X3Y124         LUT2 (Prop_lut2_I0_O)        0.045     0.880 r  state[1]_i_2/O
                         net (fo=2, routed)           0.151     1.031    state[1]_i_2_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.076 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.076    state[1]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.935     2.235    clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.371ns (32.228%)  route 0.781ns (67.772%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.619     0.835    strobe_IBUF
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.048     0.883 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.162     1.045    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT4 (Prop_lut4_I0_O)        0.107     1.152 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.152    cnt[2]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.374ns (32.404%)  route 0.781ns (67.596%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.619     0.835    strobe_IBUF
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.048     0.883 r  cnt[3]_i_3/O
                         net (fo=3, routed)           0.162     1.045    cnt[3]_i_3_n_0
    SLICE_X2Y124         LUT4 (Prop_lut4_I3_O)        0.110     1.155 r  cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.155    cnt[3]_i_2_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.261ns (22.388%)  route 0.906ns (77.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.731     0.947    strobe_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     1.167    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.261ns (22.388%)  route 0.906ns (77.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.731     0.947    strobe_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     1.167    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.261ns (22.388%)  route 0.906ns (77.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.731     0.947    strobe_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     1.167    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.261ns (22.388%)  route 0.906ns (77.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  strobe_IBUF_inst/O
                         net (fo=7, routed)           0.731     0.947    strobe_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     1.167    cnt[3]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.932     2.232    clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  cnt_reg[3]/C





