$date
	Sun Oct 23 01:52:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#882538
b11100 &
b11100 %
1$
b11100 !
1"
#882539
0"
#882542
b1110 &
b1110 %
#882546
b111 &
b111 %
#882550
b10110 &
b10110 %
#882554
b1011 &
b1011 %
#882558
b100010 &
b100010 %
#882562
b10001 &
b10001 %
#882566
b110100 &
b110100 %
#882570
b11010 &
b11010 %
#882574
b1101 &
b1101 %
#882578
b101000 &
b101000 %
#882582
b10100 &
b10100 %
#882586
b1010 &
b1010 %
#882590
b101 &
b101 %
#882594
b10000 &
b10000 %
#882598
b1000 &
b1000 %
#882602
b100 &
b100 %
#882606
b10 &
b10 %
#882610
b1 &
b1 %
1#
#882614
b0 &
0#
b0 %
0$
#1909629
b10001 !
1"
#1909630
b10001 &
b10001 %
1$
#1909631
0"
#1909634
b110100 &
b110100 %
#1909638
b11010 &
b11010 %
#1909642
b1101 &
b1101 %
#1909646
b101000 &
b101000 %
#1909650
b10100 &
b10100 %
#1909654
b1010 &
b1010 %
#1909658
b101 &
b101 %
#1909662
b10000 &
b10000 %
#1909666
b1000 &
b1000 %
#1909670
b100 &
b100 %
#1909674
b10 &
b10 %
#1909678
b1 &
1#
b1 %
#1909682
b0 &
b0 %
0#
0$
#2890532
b101 !
1"
#2890534
b101 &
b101 %
1$
#2890535
0"
#2890538
b10000 &
b10000 %
#2890542
b1000 &
b1000 %
#2890546
b100 &
b100 %
#2890550
b10 &
b10 %
#2890554
b1 &
b1 %
1#
#2890558
b0 &
0#
b0 %
0$
#4500012
