================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Fri Apr 14 19:19:38 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'bkhusain' on host 'bkhusain-HP-EliteBook-840-G1' (Linux_x86_64 version 4.13.0-43-generic) on Wed Jun 13 03:37:58 BST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/bkhusain/Desktop/NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_2'
INFO: [HLS 200-10] Opening and resetting project '/home/bkhusain/Desktop/NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_2/ip_design/build/prj/my_project0'.
INFO: [HLS 200-10] Adding design file '../../src/foo_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../src/foo_user.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../src/foo.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/bkhusain/Desktop/NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_2/ip_design/build/prj/my_project0/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to '{xc7z020clg484-1}'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-10] Analyzing design file '../../src/foo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/foo_user.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/user_mv_mult_prescaled_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/user_lanczos_HW.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_init' does not exist in function 'foo'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_sc_in' does not exist in function 'foo'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_block' does not exist in function 'foo'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_out_block' does not exist in function 'foo'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_v_in' does not exist in function 'foo'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_v_out' does not exist in function 'foo'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_sc_out' does not exist in function 'foo'. 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:27 ; elapsed = 00:03:34 . Memory (MB): peak = 348.109 ; gain = 12.586 ; free physical = 4136 ; free virtual = 18086
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:48 ; elapsed = 00:03:56 . Memory (MB): peak = 348.109 ; gain = 12.586 ; free physical = 3805 ; free virtual = 18083
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'reset_part_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:40).
INFO: [XFORM 203-603] Inlining function 'copy_vector_to_part_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:41).
INFO: [XFORM 203-603] Inlining function 'mv_mult_prescaled_HW' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:45).
INFO: [XFORM 203-603] Inlining function 'accumulator_16' into 'part_vector_v_new' (../../src/user_lanczos_HW.cpp:206).
INFO: [XFORM 203-603] Inlining function 'accumulator_16' into 'part_vector_mult' (../../src/user_lanczos_HW.cpp:302).
INFO: [XFORM 203-603] Inlining function 'part_vector_v_new' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:48).
INFO: [XFORM 203-603] Inlining function 'part_vector_normalize_update' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:50).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:26 ; elapsed = 00:04:35 . Memory (MB): peak = 1724.117 ; gain = 1388.594 ; free physical = 2244 ; free virtual = 16847
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' into 'hls::cast_IEEE754<int, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:210->../../src/user_lanczos_HW.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'foo_user' (../../src/foo_user.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:33 ; elapsed = 00:04:42 . Memory (MB): peak = 1931.117 ; gain = 1595.594 ; free physical = 1936 ; free virtual = 16593
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'reset_part_vector_1' (../../src/user_lanczos_HW.cpp:230) in function 'lanczos_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8' (../../src/user_mv_mult_prescaled_HW.cpp:34) in function 'lanczos_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-12' (../../src/user_mv_mult_prescaled_HW.cpp:76) in function 'lanczos_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mv_mult_core_loop_1' (../../src/user_mv_mult_prescaled_HW.cpp:131) in function 'lanczos_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'part_vector_normalize_1_0' (../../src/user_lanczos_HW.cpp:114) in function 'lanczos_HW' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../src/user_lanczos_HW.cpp:232) in function 'lanczos_HW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8.1' (../../src/user_mv_mult_prescaled_HW.cpp:37) in function 'lanczos_HW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (../../src/user_mv_mult_prescaled_HW.cpp:76) in function 'lanczos_HW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-14.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:137) in function 'lanczos_HW' completely.
INFO: [XFORM 203-501] Unrolling loop 'part_vector_normalize_1_1' (../../src/user_lanczos_HW.cpp:117) in function 'lanczos_HW' completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'init_in_int' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask' (../../src/user_lanczos_HW.cpp:258) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask' (../../src/user_lanczos_HW.cpp:145) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'block_in_int.mat'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_new.vec'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_prev.vec'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_current.vec'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_mult_v.vec' (../../src/user_lanczos_HW.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_in_int' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask' (../../src/user_lanczos_HW.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask' (../../src/user_lanczos_HW.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, (ap_q_mode)6, float>' into 'hls::cast_IEEE754<int, float>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:210->../../src/user_lanczos_HW.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'foo_user' (../../src/foo_user.cpp:41) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:68:4) to (../../src/user_mv_mult_prescaled_HW.cpp:71:2) in function 'lanczos_HW'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../src/user_mv_mult_prescaled_HW.cpp:72:4) in function 'lanczos_HW'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:44 ; elapsed = 00:04:53 . Memory (MB): peak = 2716.109 ; gain = 2380.586 ; free physical = 827 ; free virtual = 15844
INFO: [XFORM 203-541] Flattening a loop nest 'part_vector_mult_1' (../../src/user_lanczos_HW.cpp:275:3) in function 'part_vector_mult'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'copy_vector_to_part_vector_1' (../../src/user_lanczos_HW.cpp:75:3) in function 'lanczos_HW' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (../../src/user_mv_mult_prescaled_HW.cpp:66:6) in function 'lanczos_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-12' (../../src/user_mv_mult_prescaled_HW.cpp:77:7) in function 'lanczos_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'mv_mult_core_loop' (../../src/user_mv_mult_prescaled_HW.cpp:127:4) in function 'lanczos_HW'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'part_vector_v_new_1' (../../src/user_lanczos_HW.cpp:167:3) in function 'lanczos_HW' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'interface_loop_block' (../../src/foo.cpp:68:4) in function 'foo'.
INFO: [XFORM 203-521] Merging 3 loops (../../src/user_mv_mult_prescaled_HW.cpp:29, ../../src/user_mv_mult_prescaled_HW.cpp:34, ../../src/user_mv_mult_prescaled_HW.cpp:50) in function 'lanczos_HW'.
INFO: [XFORM 203-521] Merging 2 loops (, ../../src/user_mv_mult_prescaled_HW.cpp:164) in function 'lanczos_HW'.
INFO: [XFORM 203-521] Merging 3 loops (../../src/user_lanczos_HW.cpp:108, ../../src/user_lanczos_HW.cpp:114, ../../src/user_lanczos_HW.cpp:133) in function 'lanczos_HW'.
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port 'memory_inout' (../../src/foo.cpp:51:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 840 on port 'memory_inout' (../../src/foo.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 9 on port 'memory_inout' (../../src/foo.cpp:79:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 66 on port 'memory_inout' (../../src/foo.cpp:91:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 414 on port 'memory_inout' (../../src/foo.cpp:100:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 414 on port 'memory_inout' (../../src/foo.cpp:126:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 5 on port 'memory_inout' (../../src/foo.cpp:133:3).
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-6' in function 'lanczos_HW'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'mv_mult_core_loop_mv_mult_core_loop_1' in function 'lanczos_HW'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'part_vector_normalize_1_0' in function 'lanczos_HW'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:259) (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:259) (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:259) (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:259) (distance = 8).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'A_mult_v.vec[0]' (../../src/user_lanczos_HW.cpp:33) (distance = 13).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'A_mult_v.vec[1]' (../../src/user_lanczos_HW.cpp:33) (distance = 13).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'A_mult_v.vec[2]' (../../src/user_lanczos_HW.cpp:33) (distance = 13).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'A_mult_v.vec[3]' (../../src/user_lanczos_HW.cpp:33) (distance = 13).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'A_mult_v.vec[4]' (../../src/user_lanczos_HW.cpp:33) (distance = 13).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'A_mult_v.vec_term' (../../src/user_lanczos_HW.cpp:33) (distance = 13).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:146) (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:146) (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:146) (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:146) (distance = 8).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:48 ; elapsed = 00:04:58 . Memory (MB): peak = 3004.113 ; gain = 2668.590 ; free physical = 481 ; free virtual = 15551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'foo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'part_vector_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_init'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 17.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_1_L'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 19.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 17.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_final'.
INFO: [SCHED 204-61] Pipelining result: Target II: 2, Final II: 2, Depth: 14.
WARNING: [SCHED 204-21] Estimated clock period (7.74ns) exceeds the target (target clock period: 6ns, clock uncertainty: 0.75ns, effective delay budget: 5.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../src/user_lanczos_HW.cpp:276) (0 ns)
	'icmp' operation ('exitcond1', ../../src/user_lanczos_HW.cpp:276) (2.91 ns)
	'select' operation ('j_mid2', ../../src/user_lanczos_HW.cpp:276) (2.07 ns)
	'add' operation ('j', ../../src/user_lanczos_HW.cpp:276) (2.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 298.72 seconds; current allocated memory: 2.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'lanczos_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reset_part_vector_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'reset_part_vector_1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'reset_part_vector_3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'copy_vector_to_part_vector_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'copy_vector_to_part_vector_1_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'copy_vector_to_part_vector_3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [SCHED 204-61] Pipelining loop 'mv_mult_core_loop_mv_mult_core_loop_1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 25.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_init'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_v_new_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 40.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_v_new_1_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 41.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_v_new_3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 40.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_mult_final'.
INFO: [SCHED 204-61] Pipelining result: Target II: 2, Final II: 2, Depth: 14.
INFO: [SCHED 204-61] Pipelining loop 'part_vector_normalize_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
WARNING: [SCHED 204-21] Estimated clock period (8.37ns) exceeds the target (target clock period: 6ns, clock uncertainty: 0.75ns, effective delay budget: 5.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'icmp' operation ('exitcond_i_i', ../../src/user_lanczos_HW.cpp:368->../../src/user_lanczos_HW.cpp:206->../../src/user_lanczos_HW.cpp:48) (3.88 ns)
	blocking operation 4.49 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 2.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 2.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'foo_user' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 2.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::init_in_int.memory_inout'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'interface_loop_block_memcpy..memory_inout'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..memory_inout'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::out_block_in_int.memory_inout'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::v_in_in_int.memory_inout'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.memory_inout.v_out_out_int.gep'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.memory_inout.sc_out_out_int.gep'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
WARNING: [SCHED 204-21] Estimated clock period (7.78ns) exceeds the target (target clock period: 6ns, clock uncertainty: 0.75ns, effective delay budget: 5.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('indvar3') with incoming values : ('indvar_next3') (0 ns)
	'icmp' operation ('exitcond') (2.91 ns)
	'select' operation ('indvar3_mid2') (2.07 ns)
	'add' operation ('indvar_next3') (2.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 2.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 2.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'part_vector_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'part_vector_mult_acc_i' to 'part_vector_mult_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'part_vector_mult_acc_j' to 'part_vector_mult_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'part_vector_mult_sos' to 'part_vector_mult_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_fadd_32ns_32ns_32_9_full_dsp' to 'foo_fadd_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_fmul_32ns_32ns_32_5_max_dsp' to 'foo_fmul_32ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'foo_fadd_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_fmul_32ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mux_53_32_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'part_vector_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 2.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lanczos_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'beta_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec0' to 'lanczos_HW_v_prevg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec_0' to 'lanczos_HW_v_prevhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec_1' to 'lanczos_HW_v_previbs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec_2' to 'lanczos_HW_v_prevjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec_3' to 'lanczos_HW_v_prevkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec_4' to 'lanczos_HW_v_prevlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_prev_vec_term' to 'lanczos_HW_v_prevmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec0' to 'lanczos_HW_v_currncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec_term' to 'lanczos_HW_v_currocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec_0' to 'lanczos_HW_v_currpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec_4' to 'lanczos_HW_v_currqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec_3' to 'lanczos_HW_v_currrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec_1' to 'lanczos_HW_v_currsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_current_vec_2' to 'lanczos_HW_v_currtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_row_block_sched' to 'lanczos_HW_row_bludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_col_block_sched' to 'lanczos_HW_col_blvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_num_block_sched' to 'lanczos_HW_num_blwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_row_term_block_sched' to 'lanczos_HW_row_texdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_num_term_block_sched' to 'lanczos_HW_num_teyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_col_term_block_sched' to 'lanczos_HW_col_tezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec0' to 'lanczos_HW_v_new_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec_term' to 'lanczos_HW_v_new_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec_0' to 'lanczos_HW_v_new_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec_1' to 'lanczos_HW_v_new_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec_2' to 'lanczos_HW_v_new_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec_3' to 'lanczos_HW_v_new_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_v_new_vec_4' to 'lanczos_HW_v_new_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec0' to 'lanczos_HW_A_multHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec_0' to 'lanczos_HW_A_multIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec_1' to 'lanczos_HW_A_multJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec_2' to 'lanczos_HW_A_multKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec_3' to 'lanczos_HW_A_multLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec_4' to 'lanczos_HW_A_multMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lanczos_HW_A_mult_v_vec_term' to 'lanczos_HW_A_multNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_faddfsub_32ns_32ns_32_9_full_dsp' to 'foo_faddfsub_32nsOgC' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'foo_fadd_32ns_32neOg' is changed to 'foo_fadd_32ns_32neOg_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'foo_fmul_32ns_32nfYi' is changed to 'foo_fmul_32ns_32nfYi_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'foo_fdiv_32ns_32ns_32_30' to 'foo_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_fsqrt_32ns_32ns_32_28' to 'foo_fsqrt_32ns_32QgW' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'foo_mux_53_32_1' is changed to 'foo_mux_53_32_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'foo_fadd_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_faddfsub_32nsOgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_fmul_32ns_32nfYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_fsqrt_32ns_32QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mux_53_32_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lanczos_HW'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 2.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo_user' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo_user'.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 2.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_init_in_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_sc_in_in_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_block_in_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_out_block_in_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_v_in_in_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_v_out_out_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_sc_out_out_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/memory_inout' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foo' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'foo_block_in_int_mat_ter' to 'foo_block_in_int_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_out_block_in_int' to 'foo_out_block_in_Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'init_in_int_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'foo_block_in_int_mat_0' to 'foo_block_in_int_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_block_in_int_mat_1' to 'foo_block_in_int_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_block_in_int_mat_2' to 'foo_block_in_int_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_block_in_int_mat_3' to 'foo_block_in_int_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_block_in_int_mat_4' to 'foo_block_in_int_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'byte_init_in_offset', 'byte_sc_in_in_offset', 'byte_block_in_offset', 'byte_out_block_in_offset', 'byte_v_out_out_offset' and 'byte_sc_out_out_offset' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 2.309 GB.
INFO: [RTMG 210-279] Implementing memory 'part_vector_mult_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'part_vector_mult_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'part_vector_mult_dEe_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_v_prevg8j_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_v_prevhbi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_v_prevmb6_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_v_currncg_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_v_currocq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_v_currpcA_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lanczos_HW_row_bludo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lanczos_HW_col_blvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lanczos_HW_num_blwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lanczos_HW_row_texdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lanczos_HW_num_teyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lanczos_HW_col_tezec_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_A_multHfu_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_A_multIfE_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lanczos_HW_A_multNgs_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'foo_block_in_int_Rg6_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'foo_out_block_in_Shg_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'foo_v_in_in_int_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'foo_block_in_int_Thq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'foo_v_out_out_int_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'foo_sc_out_out_int_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:58 ; elapsed = 00:05:11 . Memory (MB): peak = 3007.770 ; gain = 2672.246 ; free physical = 433 ; free virtual = 15524
INFO: [SYSC 207-301] Generating SystemC RTL for foo.
INFO: [VHDL 208-304] Generating VHDL RTL for foo.
INFO: [VLOG 209-307] Generating Verilog RTL for foo.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2017.1/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fdiv_28_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fdiv_28_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fsqrt_26_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fsqrt_26_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'foo_ap_faddfsub_7_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_faddfsub_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_faddfsub_7_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 03:43:27 2018...
INFO: [HLS 200-112] Total elapsed time: 363.01 seconds; peak allocated memory: 2.309 GB.
