// Seed: 1248292016
module module_0;
  wor id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  generate
    assign id_4 = id_6 == id_4;
  endgenerate
  for (id_7 = 1; id_7; id_5 = (id_1 == 1)) begin : LABEL_0
    assign id_3[1] = 1 - id_4 & 1;
  end
  module_0 modCall_1 ();
endmodule
