
#------------------------------------------------------------------------------
# Version of generated hardware configuration
#------------------------------------------------------------------------------
BRS_GENERATED_HW_CONFIG_VERSION = 402

#------------------------------------------------------------------------------
# Clock frequency of main oscillator (MHz)
#------------------------------------------------------------------------------
MAIN_OSC_CLK = 20

#------------------------------------------------------------------------------
# BRS time base clock (MHz)
# This frequency is the CPU clock of the cores.
#------------------------------------------------------------------------------
TIMEBASE_CLOCK = 100

#------------------------------------------------------------------------------
# Peripheral clock (MHz)
# This frequency is the clock for the on-chip timer used for BRS ms flag.
#------------------------------------------------------------------------------
PERIPH_CLOCK = 100

#------------------------------------------------------------------------------
# Tested Derivative: Infineon Aurix 2G TC39x Family
#------------------------------------------------------------------------------
DERIVATIVE = TC39x

#------------------------------------------------------------------------------
# CPU Core Amount (number of cores)
#------------------------------------------------------------------------------
BRS_CPU_CORE_AMOUNT = 6

#------------------------------------------------------------------------------
# Configured Cores
#------------------------------------------------------------------------------
BRS_CPU_CORE_0_USED = 1
BRS_CPU_CORE_1_USED = 0
BRS_CPU_CORE_2_USED = 0
BRS_CPU_CORE_3_USED = 0
BRS_CPU_CORE_4_USED = 0
BRS_CPU_CORE_5_USED = 0
BRS_CPU_CORE_6_USED = 0
BRS_CPU_CORE_7_USED = 0

#------------------------------------------------------------------------------
# CPU Core
#------------------------------------------------------------------------------
CPU_CORE = TC162

#------------------------------------------------------------------------------
# Evaluation Board: Toggle Port Group 33 Port 4  for LED support
#------------------------------------------------------------------------------
EVA_BOARD = TRIBOARD_TC3x7

#------------------------------------------------------------------------------
# Derivative Group
#------------------------------------------------------------------------------
DERIVATIVE_GROUP = TC3xx

#------------------------------------------------------------------------------
# Pll Group
#------------------------------------------------------------------------------
PLL_GROUP = B

#------------------------------------------------------------------------------
# Port Group
#------------------------------------------------------------------------------
PORT_GROUP = B

#------------------------------------------------------------------------------
# Reset Group
#------------------------------------------------------------------------------
RESET_GROUP = B

#------------------------------------------------------------------------------
# Watchdog Group
#------------------------------------------------------------------------------
WATCHDOG_GROUP = B

#------------------------------------------------------------------------------
# vBrs_Lcfg
#------------------------------------------------------------------------------
APP_SOURCE_LST += $(GENDATA_DIR)\vBrs_Lcfg.c
 
#------------------------------------------------------------------------------
# Support of Hardware Security Module (HSM)
#------------------------------------------------------------------------------
BRS_ENABLE_HSM_SUPPORT = 0

#------------------------------------------------------------------------------
# Support of FlashBootLoader (FBL)
#------------------------------------------------------------------------------
BRS_ENABLE_FBL_SUPPORT = 0

#------------------------------------------------------------------------------
# Support of Hypervisor
#------------------------------------------------------------------------------
BRS_ENABLE_HYPERVISOR_SUPPORT = 0

#------------------------------------------------------------------------------
# Additional ExceptionTable in RAM
#------------------------------------------------------------------------------
BRS_FBL_EXCEPTIONTABLE_IN_RAM = 0

#------------------------------------------------------------------------------
# First Execution Instance
#------------------------------------------------------------------------------
BRS_FIRST_EXECUTION_INSTANCE = 1

#------------------------------------------------------------------------------
# Hypervisor Guest Execution Instance
#------------------------------------------------------------------------------
BRS_HYPERVISOR_GUEST_EXECUTION_INSTANCE = 0


