#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 27 16:09:00 2025
# Process ID: 42668
# Current directory: D:/FSRCNN/ip_repo/Shrinking_Layer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27300 D:\FSRCNN\ip_repo\Shrinking_Layer\Shrinking_Layer.xpr
# Log file: D:/FSRCNN/ip_repo/Shrinking_Layer/vivado.log
# Journal file: D:/FSRCNN/ip_repo/Shrinking_Layer\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
start_gui
open_project D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN/ip_repo/Shrinking_Layer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2504.449 ; gain = 435.430
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Shrinking_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Tree
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:141]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier_DSP
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.Adder_Tree_default
Compiling module xil_defaultlib.Convolution_default
Compiling module xil_defaultlib.pipelined_multiplier_2stage(INPU...
Compiling module xil_defaultlib.AXIS_REGISTER(DATA_WIDTH=96)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.Shrinking_Layer_default
Compiling module xil_defaultlib.tb_Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Shrinking_Layer_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Shrinking_Layer_behav -key {Behavioral:sim_1:Functional:tb_Shrinking_Layer} -tclbatch {tb_Shrinking_Layer.tcl} -view {D:/FSRCNN/ip_repo/Shrinking_Layer/tb_Shrinking_Layer_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/FSRCNN/ip_repo/Shrinking_Layer/tb_Shrinking_Layer_behav.wcfg
source tb_Shrinking_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[TX 0] DATA = 00000000000000000000000000000000
[TX 1] DATA = 00010001000100010001000100010001
[TX 2] DATA = 01000100010001000100010001000100
[TX 3] DATA = 00010001000100010001000100010001
[TX 4] DATA = 01000100010001000100010001000100
[TX 5] DATA = 00010001000100010001000100010001
[TX 6] DATA = 01000100010001000100010001000100
[TX 7] DATA = 00010001000100010001000100010001
[TX 8] DATA = 01000100010001000100010001000100
[TX 9] DATA = 00010001000100010001000100010001
[TX 10] DATA = 01000100010001000100010001000100
[TX 11] DATA = 00010001000100010001000100010001
[TX 12] DATA = 01000100010001000100010001000100
[RX] Output = 000102000000020000020000
[TX 13] DATA = 00010001000100010001000100010001
[RX] Output = 030000000000000001010002
[TX 14] DATA = 01000100010001000100010001000100
[RX] Output = 000102000000020000020000
[TX 15] DATA = 00010001000100010001000100010001
[TX 16] DATA = 01000100010001000100010001000100
[TX 17] DATA = 00010001000100010001000100010001
[TX 18] DATA = 01000100010001000100010001000100
[TX 19] DATA = 00010001000100010001000100010001
20 input transactions sent.
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
$finish called at time : 785 ns : File "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Shrinking_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2570.465 ; gain = 34.227
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Shrinking_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:141]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier_DSP
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.Adder_Tree_default
Compiling module xil_defaultlib.Convolution_default
Compiling module xil_defaultlib.pipelined_multiplier_2stage(INPU...
Compiling module xil_defaultlib.AXIS_REGISTER(DATA_WIDTH=96)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.Shrinking_Layer_default
Compiling module xil_defaultlib.tb_Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Shrinking_Layer_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.906 ; gain = 0.000
Time resolution is 1 ps
[TX 0] DATA = 00000000000000000000000000000000
[TX 1] DATA = 00010001000100010001000100010001
[TX 2] DATA = 01000100010001000100010001000100
[TX 3] DATA = 00010001000100010001000100010001
[TX 4] DATA = 01000100010001000100010001000100
[TX 5] DATA = 00010001000100010001000100010001
[TX 6] DATA = 01000100010001000100010001000100
[TX 7] DATA = 00010001000100010001000100010001
[TX 8] DATA = 01000100010001000100010001000100
[TX 9] DATA = 00010001000100010001000100010001
[TX 10] DATA = 01000100010001000100010001000100
[TX 11] DATA = 00010001000100010001000100010001
[TX 12] DATA = 01000100010001000100010001000100
[RX] Output = 000102000000020000020000
[TX 13] DATA = 00010001000100010001000100010001
[RX] Output = 030000000000000001010002
[TX 14] DATA = 01000100010001000100010001000100
[RX] Output = 000102000000020000020000
[TX 15] DATA = 00010001000100010001000100010001
[TX 16] DATA = 01000100010001000100010001000100
[TX 17] DATA = 00010001000100010001000100010001
[TX 18] DATA = 01000100010001000100010001000100
[TX 19] DATA = 00010001000100010001000100010001
20 input transactions sent.
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
$finish called at time : 785 ns : File "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.254 ; gain = 0.348
run 10 ms
run: Time (s): cpu = 00:00:26 ; elapsed = 00:01:37 . Memory (MB): peak = 2588.371 ; gain = 3.172
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40188 KB (Peak: 40188 KB), Simulation CPU Usage: 95733 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Tree
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Shrinking_Layer
ERROR: [VRFC 10-4982] syntax error near 'module' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:23]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'module' used in incorrect context [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:23]
ERROR: [VRFC 10-2939] 'Shrinking_Layer' is an unknown type [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:20]
ERROR: [VRFC 10-8530] module 'tb_Shrinking_Layer' is ignored due to previous errors [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:3]
ERROR: [VRFC 10-4982] syntax error near '.' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:128]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Tree
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:141]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier_DSP
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.Adder_Tree_default
Compiling module xil_defaultlib.Convolution_default
Compiling module xil_defaultlib.pipelined_multiplier_2stage(INPU...
Compiling module xil_defaultlib.AXIS_REGISTER(DATA_WIDTH=96)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.Shrinking_Layer_default
Compiling module xil_defaultlib.tb_Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Shrinking_Layer_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.691 ; gain = 0.000
Time resolution is 1 ps
[TX 0] DATA = 00010001000100010001000100010001
[TX 1] DATA = 01000100010001000100010001000100
[TX 2] DATA = 00010001000100010001000100010001
[TX 3] DATA = 01000100010001000100010001000100
[TX 4] DATA = 00010001000100010001000100010001
[TX 5] DATA = 01000100010001000100010001000100
[TX 6] DATA = 00010001000100010001000100010001
[RX 0] Output = 000102000000020000020000
[RX 1] Output = 030000000000000001010002
[TX 7] DATA = 01000100010001000100010001000100
[RX 2] Output = 000102000000020000020000
[TX 8] DATA = 00010001000100010001000100010001
[TX 9] DATA = 01000100010001000100010001000100
[TX 10] DATA = 00010001000100010001000100010001
[RX 3] Output = 030000000000000001010002
[TX 11] DATA = 01000100010001000100010001000100
[RX 4] Output = 000102000000020000020000
[TX 12] DATA = 00010001000100010001000100010001
[RX 5] Output = 030000000000000001010002
[TX 13] DATA = 01000100010001000100010001000100
[RX 6] Output = 000102000000020000020000
[TX 14] DATA = 00010001000100010001000100010001
[RX 7] Output = 030000000000000001010002
[TX 15] DATA = 01000100010001000100010001000100
[RX 8] Output = 000102000000020000020000
[TX 16] DATA = 00010001000100010001000100010001
[RX 9] Output = 030000000000000001010002
[TX 17] DATA = 01000100010001000100010001000100
[RX 10] Output = 000102000000020000020000
[TX 18] DATA = 00010001000100010001000100010001
[RX 11] Output = 030000000000000001010002
[TX 19] DATA = 01000100010001000100010001000100
20 input transactions sent.
[RX 12] Output = 000102000000020000020000
[RX 13] Output = 030000000000000001010002
[RX 14] Output = 000102000000020000020000
[RX 15] Output = 030000000000000001010002
[RX 16] Output = 000102000000020000020000
[RX 17] Output = 030000000000000001010002
$finish called at time : 975 ns : File "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2588.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Shrinking_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Tree
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Shrinking_Layer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:141]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier_DSP
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.Adder_Tree_default
Compiling module xil_defaultlib.Convolution_default
Compiling module xil_defaultlib.pipelined_multiplier_2stage(INPU...
Compiling module xil_defaultlib.AXIS_REGISTER(DATA_WIDTH=96)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.Shrinking_Layer_default
Compiling module xil_defaultlib.tb_Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Shrinking_Layer_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3658.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Shrinking_Layer_behav -key {Behavioral:sim_1:Functional:tb_Shrinking_Layer} -tclbatch {tb_Shrinking_Layer.tcl} -view {D:/FSRCNN/ip_repo/Shrinking_Layer/tb_Shrinking_Layer_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/FSRCNN/ip_repo/Shrinking_Layer/tb_Shrinking_Layer_behav.wcfg
source tb_Shrinking_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[TX 0] DATA = 00010001000100010001000100010001
[TX 1] DATA = 01000100010001000100010001000100
[TX 2] DATA = 00010001000100010001000100010001
[TX 3] DATA = 01000100010001000100010001000100
[TX 4] DATA = 00010001000100010001000100010001
[TX 5] DATA = 01000100010001000100010001000100
[TX 6] DATA = 00010001000100010001000100010001
[RX 0] Output = 000102000000020000020000
[RX 1] Output = 030000000000000001010002
[TX 7] DATA = 01000100010001000100010001000100
[RX 2] Output = 000102000000020000020000
[TX 8] DATA = 00010001000100010001000100010001
[TX 9] DATA = 01000100010001000100010001000100
[TX 10] DATA = 00010001000100010001000100010001
[RX 3] Output = 030000000000000001010002
[TX 11] DATA = 01000100010001000100010001000100
[RX 4] Output = 000102000000020000020000
[TX 12] DATA = 00010001000100010001000100010001
[RX 5] Output = 030000000000000001010002
[TX 13] DATA = 01000100010001000100010001000100
[RX 6] Output = 000102000000020000020000
[TX 14] DATA = 00010001000100010001000100010001
[RX 7] Output = 030000000000000001010002
[TX 15] DATA = 01000100010001000100010001000100
[RX 8] Output = 000102000000020000020000
[TX 16] DATA = 00010001000100010001000100010001
[RX 9] Output = 030000000000000001010002
[TX 17] DATA = 01000100010001000100010001000100
[RX 10] Output = 000102000000020000020000
[TX 18] DATA = 00010001000100010001000100010001
[RX 11] Output = 030000000000000001010002
[TX 19] DATA = 01000100010001000100010001000100
20 input transactions sent.
[RX 12] Output = 000102000000020000020000
[RX 13] Output = 030000000000000001010002
[RX 14] Output = 000102000000020000020000
[RX 15] Output = 030000000000000001010002
[RX 16] Output = 000102000000020000020000
[RX 17] Output = 030000000000000001010002
$finish called at time : 975 ns : File "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Shrinking_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3658.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Tree
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Shrinking_Layer
ERROR: [VRFC 10-2939] 'bit' is an unknown type [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:52]
ERROR: [VRFC 10-2989] 'bit' is not declared [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:52]
ERROR: [VRFC 10-8530] module 'tb_Shrinking_Layer' is ignored due to previous errors [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Shrinking_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Tree
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Shrinking_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Shrinking_Layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:141]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier_DSP
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.Adder_Tree_default
Compiling module xil_defaultlib.Convolution_default
Compiling module xil_defaultlib.pipelined_multiplier_2stage(INPU...
Compiling module xil_defaultlib.AXIS_REGISTER(DATA_WIDTH=96)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.Shrinking_Layer_default
Compiling module xil_defaultlib.tb_Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Shrinking_Layer_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3658.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3658.039 ; gain = 0.000
Time resolution is 1 ps
[TX 0] DATA = 00000000000000000000000000000000
[TX 1] DATA = 00010001000100010001000100010001
[TX 2] DATA = 01000100010001000100010001000100
[TX 3] DATA = 00010001000100010001000100010001
[TX 4] DATA = 01000100010001000100010001000100
[TX 5] DATA = 00010001000100010001000100010001
[TX 6] DATA = 01000100010001000100010001000100
[TX 7] DATA = 00010001000100010001000100010001
[TX 8] DATA = 01000100010001000100010001000100
[TX 9] DATA = 00010001000100010001000100010001
[TX 10] DATA = 01000100010001000100010001000100
[TX 11] DATA = 00010001000100010001000100010001
[TX 12] DATA = 01000100010001000100010001000100
[RX] Output = 000102000000020000020000
[TX 13] DATA = 00010001000100010001000100010001
[RX] Output = 030000000000000001010002
[TX 14] DATA = 01000100010001000100010001000100
[RX] Output = 000102000000020000020000
[TX 15] DATA = 00010001000100010001000100010001
[TX 16] DATA = 01000100010001000100010001000100
[TX 17] DATA = 00010001000100010001000100010001
[TX 18] DATA = 01000100010001000100010001000100
[TX 19] DATA = 00010001000100010001000100010001
20 input transactions sent.
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
[RX] Output = 030000000000000001010002
[RX] Output = 000102000000020000020000
$finish called at time : 785 ns : File "D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3658.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 27 16:25:55 2025...
