

================================================================
== Synthesis Summary Report of 'lstm'
================================================================
+ General Information: 
    * Date:           Fri May  2 20:10:52 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        lstm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-------------+-----+
    |                     Modules                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |             |     |
    |                     & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT     | URAM|
    +------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-------------+-----+
    |+ lstm                                          |     -|  0.00|     4630|  2.315e+04|         -|     4631|     -|        no|     -|  36 (~0%)|  7870 (~0%)|  10539 (~0%)|    -|
    | + lstm_Pipeline_READ_IN                        |     -|  0.00|       62|    310.000|         -|       62|     -|        no|     -|         -|    31 (~0%)|     72 (~0%)|    -|
    |  o READ_IN                                     |     -|  3.65|       60|    300.000|         3|        1|    59|       yes|     -|         -|           -|            -|    -|
    | + lstm_Pipeline_READ_W_ARRAY                   |     -|  0.00|       23|    115.000|         -|       23|     -|        no|     -|         -|    28 (~0%)|     70 (~0%)|    -|
    |  o READ_W_ARRAY                                |     -|  3.65|       21|    105.000|         3|        1|    20|       yes|     -|         -|           -|            -|    -|
    | + lstm_Pipeline_READ_W_BIAS                    |     -|  0.00|       23|    115.000|         -|       23|     -|        no|     -|         -|    28 (~0%)|     70 (~0%)|    -|
    |  o READ_W_BIAS                                 |     -|  3.65|       21|    105.000|         3|        1|    20|       yes|     -|         -|           -|            -|    -|
    | + lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1  |     -|  0.00|      103|    515.000|         -|      103|     -|        no|     -|         -|    28 (~0%)|    130 (~0%)|    -|
    |  o READ_U_ARRAY_VITIS_LOOP_101_1               |     -|  3.65|      101|    505.000|         3|        1|   100|       yes|     -|         -|           -|            -|    -|
    | + lstm_Pipeline_READ_U_BIAS                    |     -|  0.00|       23|    115.000|         -|       23|     -|        no|     -|         -|    28 (~0%)|     70 (~0%)|    -|
    |  o READ_U_BIAS                                 |     -|  3.65|       21|    105.000|         3|        1|    20|       yes|     -|         -|           -|            -|    -|
    | + lstm_Pipeline_READ_DENSE_WEIGHTS             |     -|  0.00|        8|     40.000|         -|        8|     -|        no|     -|         -|    22 (~0%)|     67 (~0%)|    -|
    |  o READ_DENSE_WEIGHTS                          |     -|  3.65|        6|     30.000|         3|        1|     5|       yes|     -|         -|           -|            -|    -|
    | + lstm_Pipeline_DENSE                          |     -|  1.99|       10|     50.000|         -|       10|     -|        no|     -|   1 (~0%)|    85 (~0%)|    106 (~0%)|    -|
    |  o DENSE                                       |     -|  3.65|        8|     40.000|         5|        1|     5|       yes|     -|         -|           -|            -|    -|
    | o SEQ                                          |     -|  3.65|     4307|  2.154e+04|        73|        -|    59|        no|     -|         -|           -|            -|    -|
    |  + lstm_Pipeline_UNITS                         |     -|  0.27|       59|    295.000|         -|       59|     -|        no|     -|  35 (~0%)|  5320 (~0%)|   5024 (~0%)|    -|
    |   o UNITS                                      |     -|  3.65|       57|    285.000|        54|        1|     5|       yes|     -|         -|           -|            -|    -|
    |  + lstm_Pipeline_HID                           |     -|  2.32|        7|     35.000|         -|        7|     -|        no|     -|         -|     9 (~0%)|     56 (~0%)|    -|
    |   o HID                                        |     -|  3.65|        5|     25.000|         2|        1|     5|       yes|     -|         -|           -|            -|    -|
    +------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | inputs_1        | 0x10   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_control | inputs_2        | 0x14   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_control | w_array_1       | 0x1c   | 32    | W      | Data signal of w_array           |                                                                      |
| s_axi_control | w_array_2       | 0x20   | 32    | W      | Data signal of w_array           |                                                                      |
| s_axi_control | w_bias_1        | 0x28   | 32    | W      | Data signal of w_bias            |                                                                      |
| s_axi_control | w_bias_2        | 0x2c   | 32    | W      | Data signal of w_bias            |                                                                      |
| s_axi_control | u_array_1       | 0x34   | 32    | W      | Data signal of u_array           |                                                                      |
| s_axi_control | u_array_2       | 0x38   | 32    | W      | Data signal of u_array           |                                                                      |
| s_axi_control | u_bias_1        | 0x40   | 32    | W      | Data signal of u_bias            |                                                                      |
| s_axi_control | u_bias_2        | 0x44   | 32    | W      | Data signal of u_bias            |                                                                      |
| s_axi_control | dense_weights_1 | 0x4c   | 32    | W      | Data signal of dense_weights     |                                                                      |
| s_axi_control | dense_weights_2 | 0x50   | 32    | W      | Data signal of dense_weights     |                                                                      |
| s_axi_control | dense_bias_1    | 0x58   | 32    | W      | Data signal of dense_bias        |                                                                      |
| s_axi_control | dense_bias_2    | 0x5c   | 32    | W      | Data signal of dense_bias        |                                                                      |
| s_axi_control | result_1        | 0x64   | 32    | W      | Data signal of result            |                                                                      |
| s_axi_control | result_2        | 0x68   | 32    | W      | Data signal of result            |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+-------------------------------------+
| Argument      | Direction | Datatype                            |
+---------------+-----------+-------------------------------------+
| inputs        | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| w_array       | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| w_bias        | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| u_array       | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| u_bias        | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| dense_weights | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| dense_bias    | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
| result        | inout     | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>* |
+---------------+-----------+-------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| inputs        | m_axi_gmem    | interface |          |                                           |
| inputs        | s_axi_control | register  | offset   | name=inputs_1 offset=0x10 range=32        |
| inputs        | s_axi_control | register  | offset   | name=inputs_2 offset=0x14 range=32        |
| w_array       | m_axi_gmem    | interface |          |                                           |
| w_array       | s_axi_control | register  | offset   | name=w_array_1 offset=0x1c range=32       |
| w_array       | s_axi_control | register  | offset   | name=w_array_2 offset=0x20 range=32       |
| w_bias        | m_axi_gmem    | interface |          |                                           |
| w_bias        | s_axi_control | register  | offset   | name=w_bias_1 offset=0x28 range=32        |
| w_bias        | s_axi_control | register  | offset   | name=w_bias_2 offset=0x2c range=32        |
| u_array       | m_axi_gmem    | interface |          |                                           |
| u_array       | s_axi_control | register  | offset   | name=u_array_1 offset=0x34 range=32       |
| u_array       | s_axi_control | register  | offset   | name=u_array_2 offset=0x38 range=32       |
| u_bias        | m_axi_gmem    | interface |          |                                           |
| u_bias        | s_axi_control | register  | offset   | name=u_bias_1 offset=0x40 range=32        |
| u_bias        | s_axi_control | register  | offset   | name=u_bias_2 offset=0x44 range=32        |
| dense_weights | m_axi_gmem    | interface |          |                                           |
| dense_weights | s_axi_control | register  | offset   | name=dense_weights_1 offset=0x4c range=32 |
| dense_weights | s_axi_control | register  | offset   | name=dense_weights_2 offset=0x50 range=32 |
| dense_bias    | m_axi_gmem    | interface |          |                                           |
| dense_bias    | s_axi_control | register  | offset   | name=dense_bias_1 offset=0x58 range=32    |
| dense_bias    | s_axi_control | register  | offset   | name=dense_bias_2 offset=0x5c range=32    |
| result        | m_axi_gmem    | interface |          |                                           |
| result        | s_axi_control | register  | offset   | name=result_1 offset=0x64 range=32        |
| result        | s_axi_control | register  | offset   | name=result_2 offset=0x68 range=32        |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+--------------------+-----------+--------+-------+------------------------------------------------------------------------+
| HW Interface | Loop               | Direction | Length | Width | Location                                                               |
+--------------+--------------------+-----------+--------+-------+------------------------------------------------------------------------+
| m_axi_gmem   | READ_IN            | read      | 59     | 8     | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:81:2  |
| m_axi_gmem   | READ_W_ARRAY       | read      | 20     | 8     | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:87:2  |
| m_axi_gmem   | READ_W_BIAS        | read      | 20     | 8     | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:93:2  |
| m_axi_gmem   | READ_U_ARRAY       | read      | 100    | 8     | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:99:2  |
| m_axi_gmem   | READ_U_BIAS        | read      | 20     | 8     | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:108:2 |
| m_axi_gmem   | READ_DENSE_WEIGHTS | read      | 5      | 8     | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:114:2 |
+--------------+--------------------+-----------+--------+-------+------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+---------------+--------------------+------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
| HW Interface | Variable      | Loop               | Problem                                                                                              | Resolution | Location                                                                |
+--------------+---------------+--------------------+------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
| m_axi_gmem   | dense_weights | READ_DENSE_WEIGHTS | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:114:2  |
| m_axi_gmem   | u_bias        | READ_U_BIAS        | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:108:2  |
| m_axi_gmem   | u_array       | VITIS_LOOP_101_1   | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:101:21 |
| m_axi_gmem   | w_bias        | READ_W_BIAS        | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:93:2   |
| m_axi_gmem   | w_array       | READ_W_ARRAY       | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:87:2   |
| m_axi_gmem   | inputs        | READ_IN            | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:81:2   |
+--------------+---------------+--------------------+------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                           | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + lstm                                         | 36  |        |               |     |        |         |
|   add_ln129_fu_661_p2                          | -   |        | add_ln129     | add | fabric | 0       |
|  + lstm_Pipeline_READ_IN                       | 0   |        |               |     |        |         |
|    add_ln81_fu_100_p2                          | -   |        | add_ln81      | add | fabric | 0       |
|  + lstm_Pipeline_READ_W_ARRAY                  | 0   |        |               |     |        |         |
|    add_ln87_fu_119_p2                          | -   |        | add_ln87      | add | fabric | 0       |
|  + lstm_Pipeline_READ_W_BIAS                   | 0   |        |               |     |        |         |
|    add_ln93_fu_119_p2                          | -   |        | add_ln93      | add | fabric | 0       |
|  + lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1 | 0   |        |               |     |        |         |
|    add_ln99_fu_431_p2                          | -   |        | add_ln99      | add | fabric | 0       |
|    add_ln99_1_fu_462_p2                        | -   |        | add_ln99_1    | add | fabric | 0       |
|    add_ln101_fu_514_p2                         | -   |        | add_ln101     | add | fabric | 0       |
|  + lstm_Pipeline_READ_U_BIAS                   | 0   |        |               |     |        |         |
|    add_ln108_fu_119_p2                         | -   |        | add_ln108     | add | fabric | 0       |
|  + lstm_Pipeline_READ_DENSE_WEIGHTS            | 0   |        |               |     |        |         |
|    add_ln114_fu_100_p2                         | -   |        | add_ln114     | add | fabric | 0       |
|  + lstm_Pipeline_UNITS                         | 35  |        |               |     |        |         |
|    add_ln132_fu_1772_p2                        | -   |        | add_ln132     | add | fabric | 0       |
|    add_ln135_fu_1786_p2                        | -   |        | add_ln135     | add | fabric | 0       |
|    mul_8s_8s_14_1_1_U42                        | -   |        | mul_ln1270    | mul | auto   | 0       |
|    mac_muladd_8s_8s_14ns_14_4_1_U91            | 1   |        | mul_ln1347    | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U91            | 1   |        | ret_V         | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U95            | 1   |        | mul_ln1347_1  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U95            | 1   |        | ret_V_1       | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U99            | 1   |        | mul_ln1347_2  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U99            | 1   |        | ret_V_2       | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U103           | 1   |        | mul_ln1347_3  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U103           | 1   |        | ret_V_3       | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U107           | 1   |        | mul_ln1347_4  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U107           | 1   |        | ret_V_4       | add | dsp48  | 3       |
|    ret_V_33_fu_3042_p2                         | -   |        | ret_V_33      | sub | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U79                    | 2   |        | r_V           | mul | auto   | 0       |
|    y_l_V_fu_3352_p2                            | -   |        | y_l_V         | add | fabric | 0       |
|    ret_V_6_fu_3452_p2                          | -   |        | ret_V_6       | add | fabric | 0       |
|    mul_8s_8s_14_1_1_U51                        | -   |        | mul_ln1270_1  | mul | auto   | 0       |
|    mac_muladd_8s_8s_14ns_14_4_1_U92            | 1   |        | mul_ln1347_5  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U92            | 1   |        | ret_V_7       | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U96            | 1   |        | mul_ln1347_6  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U96            | 1   |        | ret_V_8       | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U100           | 1   |        | mul_ln1347_7  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U100           | 1   |        | ret_V_9       | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U104           | 1   |        | mul_ln1347_8  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U104           | 1   |        | ret_V_10      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U108           | 1   |        | mul_ln1347_9  | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U108           | 1   |        | ret_V_11      | add | dsp48  | 3       |
|    ret_V_34_fu_3471_p2                         | -   |        | ret_V_34      | sub | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U82                    | 2   |        | r_V_17        | mul | auto   | 0       |
|    y_l_V_1_fu_3577_p2                          | -   |        | y_l_V_1       | add | fabric | 0       |
|    ret_V_13_fu_3677_p2                         | -   |        | ret_V_13      | add | fabric | 0       |
|    add_ln155_fu_1902_p2                        | -   |        | add_ln155     | add | fabric | 0       |
|    add_ln1273_fu_1908_p2                       | -   |        | add_ln1273    | add | fabric | 0       |
|    mul_8s_8s_14_1_1_U60                        | -   |        | mul_ln1270_2  | mul | auto   | 0       |
|    mac_muladd_8s_8s_14ns_14_4_1_U93            | 1   |        | mul_ln1347_10 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U93            | 1   |        | ret_V_14      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U97            | 1   |        | mul_ln1347_11 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U97            | 1   |        | ret_V_15      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U101           | 1   |        | mul_ln1347_12 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U101           | 1   |        | ret_V_16      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U105           | 1   |        | mul_ln1347_13 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U105           | 1   |        | ret_V_17      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U109           | 1   |        | mul_ln1347_14 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U109           | 1   |        | ret_V_18      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14s_14_4_1_U111            | 1   |        | mul_ln1270_5  | mul | dsp48  | 3       |
|    mul_25ns_25ns_50_1_1_U77                    | 2   |        | r_V_18        | mul | auto   | 0       |
|    y_l_V_2_fu_3160_p2                          | -   |        | y_l_V_2       | add | fabric | 0       |
|    ret_V_35_fu_2974_p2                         | -   |        | ret_V_35      | sub | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U78                    | 2   |        | r_V_19        | mul | auto   | 0       |
|    y_l_V_3_fu_3256_p2                          | -   |        | y_l_V_3       | add | fabric | 0       |
|    ret_V_20_fu_3523_p2                         | -   |        | ret_V_20      | sub | fabric | 0       |
|    ret_V_21_fu_3529_p2                         | -   |        | ret_V_21      | add | fabric | 0       |
|    mul_8s_8s_14_1_1_U84                        | -   |        | mul_ln1270_6  | mul | auto   | 0       |
|    mac_muladd_8s_8s_14s_14_4_1_U111            | 1   |        | ret_V_22      | add | dsp48  | 3       |
|    add_ln166_fu_1958_p2                        | -   |        | add_ln166     | add | fabric | 0       |
|    mul_8s_8s_14_1_1_U69                        | -   |        | mul_ln1270_3  | mul | auto   | 0       |
|    mac_muladd_8s_8s_14ns_14_4_1_U94            | 1   |        | mul_ln1347_15 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U94            | 1   |        | ret_V_23      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U98            | 1   |        | mul_ln1347_16 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U98            | 1   |        | ret_V_24      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U102           | 1   |        | mul_ln1347_17 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U102           | 1   |        | ret_V_25      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U106           | 1   |        | mul_ln1347_18 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U106           | 1   |        | ret_V_26      | add | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U110           | 1   |        | mul_ln1347_19 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U110           | 1   |        | ret_V_27      | add | dsp48  | 3       |
|    ret_V_36_fu_4081_p2                         | -   |        | ret_V_36      | sub | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U88                    | 2   |        | r_V_20        | mul | auto   | 0       |
|    y_l_V_4_fu_4187_p2                          | -   |        | y_l_V_4       | add | fabric | 0       |
|    ret_V_29_fu_4287_p2                         | -   |        | ret_V_29      | add | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U85                    | 2   |        | r_V_21        | mul | auto   | 0       |
|    y_l_V_5_fu_3886_p2                          | -   |        | y_l_V_5       | add | fabric | 0       |
|    ret_V_37_fu_3792_p2                         | -   |        | ret_V_37      | sub | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U86                    | 2   |        | r_V_22        | mul | auto   | 0       |
|    y_l_V_6_fu_3982_p2                          | -   |        | y_l_V_6       | add | fabric | 0       |
|    ret_V_31_fu_4133_p2                         | -   |        | ret_V_31      | sub | fabric | 0       |
|    ret_V_32_fu_4139_p2                         | -   |        | ret_V_32      | add | fabric | 0       |
|    mul_8s_8s_14_1_1_U90                        | -   |        | mul_ln1270_4  | mul | auto   | 0       |
|  + lstm_Pipeline_HID                           | 0   |        |               |     |        |         |
|    add_ln180_fu_75_p2                          | -   |        | add_ln180     | add | fabric | 0       |
|  + lstm_Pipeline_DENSE                         | 1   |        |               |     |        |         |
|    add_ln190_fu_114_p2                         | -   |        | add_ln190     | add | fabric | 0       |
|    mac_muladd_8s_8s_14ns_14_4_1_U160           | 1   |        | mul_ln1347    | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_14ns_14_4_1_U160           | 1   |        | ret_V         | add | dsp48  | 3       |
+------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------+------+------+--------+---------------------------+---------+------+---------+
| Name                           | BRAM | URAM | Pragma | Variable                  | Storage | Impl | Latency |
+--------------------------------+------+------+--------+---------------------------+---------+------+---------+
| + lstm                         | 0    | 0    |        |                           |         |      |         |
|   inputs_B_V_U                 | -    | -    |        | inputs_B_V                | ram_1p  | auto | 1       |
|   w_array_B_V_U                | -    | -    |        | w_array_B_V               | rom_np  | auto | 1       |
|   w_array_B_V_1_U              | -    | -    |        | w_array_B_V_1             | rom_np  | auto | 1       |
|   w_bias_B_V_U                 | -    | -    |        | w_bias_B_V                | rom_np  | auto | 1       |
|   w_bias_B_V_1_U               | -    | -    |        | w_bias_B_V_1              | rom_np  | auto | 1       |
|   u_array_B_V_U                | -    | -    |        | u_array_B_V               | rom_np  | auto | 1       |
|   u_array_B_V_1_U              | -    | -    |        | u_array_B_V_1             | rom_np  | auto | 1       |
|   u_array_B_V_2_U              | -    | -    |        | u_array_B_V_2             | rom_np  | auto | 1       |
|   u_array_B_V_3_U              | -    | -    |        | u_array_B_V_3             | rom_np  | auto | 1       |
|   u_array_B_V_4_U              | -    | -    |        | u_array_B_V_4             | rom_np  | auto | 1       |
|   u_array_B_V_5_U              | -    | -    |        | u_array_B_V_5             | rom_np  | auto | 1       |
|   u_array_B_V_6_U              | -    | -    |        | u_array_B_V_6             | rom_np  | auto | 1       |
|   u_array_B_V_7_U              | -    | -    |        | u_array_B_V_7             | rom_np  | auto | 1       |
|   u_array_B_V_8_U              | -    | -    |        | u_array_B_V_8             | rom_np  | auto | 1       |
|   u_array_B_V_9_U              | -    | -    |        | u_array_B_V_9             | rom_np  | auto | 1       |
|   u_array_B_V_10_U             | -    | -    |        | u_array_B_V_10            | rom_np  | auto | 1       |
|   u_array_B_V_11_U             | -    | -    |        | u_array_B_V_11            | rom_np  | auto | 1       |
|   u_array_B_V_12_U             | -    | -    |        | u_array_B_V_12            | rom_np  | auto | 1       |
|   u_array_B_V_13_U             | -    | -    |        | u_array_B_V_13            | rom_np  | auto | 1       |
|   u_array_B_V_14_U             | -    | -    |        | u_array_B_V_14            | rom_np  | auto | 1       |
|   u_array_B_V_15_U             | -    | -    |        | u_array_B_V_15            | rom_np  | auto | 1       |
|   u_array_B_V_16_U             | -    | -    |        | u_array_B_V_16            | rom_np  | auto | 1       |
|   u_array_B_V_17_U             | -    | -    |        | u_array_B_V_17            | rom_np  | auto | 1       |
|   u_array_B_V_18_U             | -    | -    |        | u_array_B_V_18            | rom_np  | auto | 1       |
|   u_array_B_V_19_U             | -    | -    |        | u_array_B_V_19            | rom_np  | auto | 1       |
|   u_bias_B_V_U                 | -    | -    |        | u_bias_B_V                | rom_np  | auto | 1       |
|   u_bias_B_V_1_U               | -    | -    |        | u_bias_B_V_1              | rom_np  | auto | 1       |
|   dense_weights_B_V_U          | -    | -    |        | dense_weights_B_V         | ram_1p  | auto | 1       |
|   hidden_states_V_U            | -    | -    |        | hidden_states_V           | ram_1p  | auto | 1       |
|   cell_states_V_U              | -    | -    |        | cell_states_V             | ram_s2p | auto | 1       |
|   prev_hidden_states_V_U       | -    | -    |        | prev_hidden_states_V      | ram_s2p | auto | 1       |
|  + lstm_Pipeline_UNITS         | 0    | 0    |        |                           |         |      |         |
|    exp_x_msb_2_m_1_table_V_U   | -    | -    |        | exp_x_msb_2_m_1_table_V   | rom_np  | auto | 1       |
|    exp_x_msb_1_table_V_U       | -    | -    |        | exp_x_msb_1_table_V       | rom_np  | auto | 1       |
|    exp_x_msb_2_m_1_table_V_1_U | -    | -    |        | exp_x_msb_2_m_1_table_V_1 | rom_2p  | auto | 1       |
|    exp_x_msb_1_table_V_1_U     | -    | -    |        | exp_x_msb_1_table_V_1     | rom_2p  | auto | 1       |
+--------------------------------+------+------+--------+---------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------+-----------------------------------------+
| Type      | Options                          | Location                                |
+-----------+----------------------------------+-----------------------------------------+
| interface | m_axi port=inputs depth=59       | lstm_fast.cpp:58 in lstm, inputs        |
| interface | m_axi port=w_array depth=(5*4)   | lstm_fast.cpp:59 in lstm, w_array       |
| interface | m_axi port=w_bias depth=(5*4)    | lstm_fast.cpp:60 in lstm, w_bias        |
| interface | m_axi port=u_array depth=(5*5*4) | lstm_fast.cpp:61 in lstm, u_array       |
| interface | m_axi port=u_bias depth=(5*4)    | lstm_fast.cpp:62 in lstm, u_bias        |
| interface | m_axi port=dense_weights depth=5 | lstm_fast.cpp:63 in lstm, dense_weights |
| interface | m_axi port=dense_bias depth=1    | lstm_fast.cpp:64 in lstm, dense_bias    |
| interface | m_axi port=result depth=1        | lstm_fast.cpp:65 in lstm, result        |
| interface | s_axilite register port=return   | lstm_fast.cpp:66 in lstm, return        |
| pipeline  | II=1                             | lstm_fast.cpp:134 in lstm               |
| pipeline  |                                  | lstm_fast.cpp:182 in lstm               |
| pipeline  |                                  | lstm_fast.cpp:192 in lstm               |
+-----------+----------------------------------+-----------------------------------------+

* Inferred Pragmas
+----------------------------+-----------------+-----------------------------------------------+----------------------------+
| Source Pragma              | Inferred Pragma | Options                                       | Location                   |
+----------------------------+-----------------+-----------------------------------------------+----------------------------+
| pipeline lstm_fast.cpp:134 | array_partition | dim=1 type=cyclic factor=2 variable=w_array_B | variable w_array_B in lstm |
| pipeline lstm_fast.cpp:134 | array_partition | dim=1 type=cyclic factor=2 variable=w_bias_B  | variable w_bias_B in lstm  |
| pipeline lstm_fast.cpp:134 | array_partition | dim=1 type=complete  variable=u_array_B       | variable u_array_B in lstm |
| pipeline lstm_fast.cpp:134 | array_partition | dim=2 type=cyclic factor=4 variable=u_array_B | variable u_array_B in lstm |
| pipeline lstm_fast.cpp:134 | array_partition | dim=1 type=cyclic factor=2 variable=u_bias_B  | variable u_bias_B in lstm  |
+----------------------------+-----------------+-----------------------------------------------+----------------------------+


