Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Apr 18 14:46:16 2017
| Host         : DESKTOP-I9H5K3F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file logic_analyser_control_sets_placed.rpt
| Design       : logic_analyser
| Device       : xc7k70t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             126 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+----------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------+----------------------------------+------------------+----------------+
|  usb_clk_IBUF_BUFG   |                                 | rst_IBUF                         |                1 |              1 |
|  clk_IBUF_BUFG       |                                 |                                  |                2 |              2 |
|  clk_IBUF_BUFG       | u_buffer/buffer_memory_reg[1]0  | u_fifo/buffer_memory_reg[3][1]   |                1 |              2 |
|  clk_IBUF_BUFG       | u_buffer/buffer_memory_reg[2]0  | u_fifo/buffer_memory_reg[3][1]   |                1 |              2 |
|  clk_IBUF_BUFG       | u_buffer/buffer_memory_reg[0]0  | u_fifo/buffer_memory_reg[3][1]   |                1 |              2 |
|  clk_IBUF_BUFG       | u_buffer/buffer_memory_reg[3]0  | u_fifo/buffer_memory_reg[3][1]   |                1 |              2 |
|  effective_write_clk |                                 | rst_IBUF                         |                2 |              2 |
|  effective_write_clk | u_fifo/write_address[2]_i_1_n_0 | rst_IBUF                         |                4 |              7 |
|  usb_clk_IBUF_BUFG   | u_fifo/read_address0            | rst_IBUF                         |                3 |              7 |
|  effective_write_clk | u_fifo/fifo_mem[1][7]_i_1_n_0   | rst_IBUF                         |                1 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[2][7]_i_1_n_0   | rst_IBUF                         |                2 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[3][7]_i_1_n_0   | rst_IBUF                         |                2 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[4][7]_i_1_n_0   | rst_IBUF                         |                1 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[5][7]_i_1_n_0   | rst_IBUF                         |                1 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[6][7]_i_1_n_0   | rst_IBUF                         |                3 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[7][7]_i_1_n_0   | rst_IBUF                         |                2 |              8 |
|  effective_write_clk | u_fifo/fifo_mem[0][7]_i_1_n_0   | rst_IBUF                         |                1 |              8 |
| ~u_clk_gen/CLK       | u_fifo/buffer_en                | u_fifo/buffer_memory_reg[3][1]   |                2 |              8 |
|  clk_IBUF_BUFG       |                                 | u_clk_gen/counter[31]_i_1__0_n_0 |                8 |             31 |
|  clk_IBUF_BUFG       | u_fifo/buffer_en                | u_fifo/buffer_memory_reg[3][1]   |               13 |             32 |
+----------------------+---------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     6 |
| 7      |                     2 |
| 8      |                     9 |
| 16+    |                     2 |
+--------+-----------------------+


