#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 30 16:56:28 2019
# Process ID: 20224
# Current directory: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2
# Command line: vivado
# Log file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.log
# Journal file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.jou
#-----------------------------------------------------------
start_gui
xterm: cannot load font "-Misc-Fixed-medium-R-*-*-13-120-75-75-C-120-ISO10646-1"
open_project /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/RGB_CONTROLLER/RGB_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/LED_CONTROLLER/LED_CONTROLLER_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/necryotiks/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'LED_IP.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
LED_IP_auto_pc_0
LED_IP_xbar_0
LED_IP_LED_CONTROLLER_0_0
LED_IP_ps7_0_axi_periph_0

INFO: [Project 1-230] Project 'Module_2.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 6441.977 ; gain = 127.383 ; free physical = 3061 ; free virtual = 12554
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {LED_IP_ps7_0_axi_periph_0 LED_IP_LED_CONTROLLER_0_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:LED_CONTROLLER:1.0 - LED_CONTROLLER_0
Adding component instance block -- xilinx.com:user:RGB_CONTROLLER:1.0 - RGB_CONTROLLER_0
Adding component instance block -- user.org:user:SW_BUTTON_INTERFACE:1.0 - SW_BUTTON_INTERFACE_0
Successfully read diagram <LED_IP> from BD file </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd>
Upgrading '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd'
INFO: [IP_Flow 19-3422] Upgraded LED_IP_LED_CONTROLLER_0_0 (LED_CONTROLLER_v1.0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded LED_IP_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 19 to revision 20
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd> 
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/ui/bd_a7598e1b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 6580.043 ; gain = 0.000 ; free physical = 2964 ; free virtual = 12464
export_ip_user_files -of_objects [get_ips {LED_IP_ps7_0_axi_periph_0 LED_IP_LED_CONTROLLER_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd]
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd> 
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/synth/LED_IP.v
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/sim/LED_IP.v
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/hdl/LED_IP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SW_BUTTON_INTERFACE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/ip/LED_IP_auto_pc_0/LED_IP_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/hw_handoff/LED_IP.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/hw_handoff/LED_IP_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/synth/LED_IP.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 6701.121 ; gain = 121.078 ; free physical = 2733 ; free virtual = 12303
export_ip_user_files -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd] -directory /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/sim_scripts -ip_user_files_dir /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files -ipstatic_source_dir /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/modelsim} {questa=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/questa} {ies=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/ies} {xcelium=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/xcelium} {vcs=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/vcs} {riviera=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Aug 30 17:00:54 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/synth_1/runme.log
[Fri Aug 30 17:00:54 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name SW_BUTTON_INTERFACE_v1_0_project -directory /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.tmp/SW_BUTTON_INTERFACE_v1_0_project /home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/necryotiks/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/RGB_CONTROLLER/RGB_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/LED_CONTROLLER/LED_CONTROLLER_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0/hdl/SW_BUTTON_INTERFACE_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0/hdl/SW_BUTTON_INTERFACE_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6829.328 ; gain = 0.000 ; free physical = 2622 ; free virtual = 12241
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/Parts/SW_BUTTON_INTERFACE/SW_BUTTON_INTERFACE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:SW_BUTTON_INTERFACE:1.0 [get_ips  LED_IP_SW_BUTTON_INTERFACE_0_0] -log ip_upgrade.log
Upgrading '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd'
INFO: [IP_Flow 19-3422] Upgraded LED_IP_SW_BUTTON_INTERFACE_0_0 (SW_BUTTON_INTERFACE_v1.0 1.0) from revision 3 to revision 4
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd> 
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/ui/bd_a7598e1b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips LED_IP_SW_BUTTON_INTERFACE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd]
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd> 
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/synth/LED_IP.v
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/sim/LED_IP.v
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/hdl/LED_IP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SW_BUTTON_INTERFACE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/ip/LED_IP_auto_pc_0/LED_IP_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/hw_handoff/LED_IP.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/hw_handoff/LED_IP_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/synth/LED_IP.hwdef
export_ip_user_files -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/LED_IP/LED_IP.bd] -directory /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/sim_scripts -ip_user_files_dir /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files -ipstatic_source_dir /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/modelsim} {questa=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/questa} {ies=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/ies} {xcelium=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/xcelium} {vcs=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/vcs} {riviera=/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Aug 30 17:21:00 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 17:28:46 2019...
