Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed May 20 09:42:12 2020
| Host         : malak running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |              14 |            6 |
| No           | Yes                   | No                     |              33 |           16 |
| Yes          | No                    | No                     |              38 |           14 |
| Yes          | No                    | Yes                    |              17 |            6 |
| Yes          | Yes                   | No                     |              38 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                         Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  CLK50MHZ             | keyboard/debounce/clear                                       |                                                                |                1 |              1 |
|  CLK50MHZ             |                                                               |                                                                |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/O0_i_1_n_0                                  |                                                                |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/O1_i_1_n_0                                  |                                                                |                1 |              1 |
|  vgasys1/fclk         |                                                               | vgasys1/uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]_0 |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/Iv1_i_1_n_0                                 |                                                                |                1 |              1 |
|  vgasys1/fclk         |                                                               | vgasys1/uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[7]_0 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG  |                                                               |                                                                |                2 |              2 |
|  vgasys1/fclk         |                                                               | vgasys1/reset_sync_reg[4]_i_1_n_0                              |                1 |              4 |
|  vgasys1/fclk         |                                                               |                                                                |                2 |              4 |
| ~keyboard/debounce/O0 | keyboard/cnt                                                  | keyboard/cnt[3]_i_1_n_0                                        |                1 |              4 |
|  CLK50MHZ             |                                                               | keyboard/debounce/clear                                        |                1 |              4 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uvga_console/cur_y_reg[4]_i_1_n_0             | vgasys1/uAHBVGA/uvga_console/reset_sync_reg_reg[4]             |                3 |              5 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uvga_console/yn0                              | vgasys1/uAHBVGA/uvga_console/reset_sync_reg_reg[4]             |                1 |              5 |
|  CLK50MHZ             | keyboard/debounce/cnt1[4]_i_1_n_0                             | keyboard/debounce/Iv1_i_1_n_0                                  |                2 |              5 |
|  vgasys1/fclk         | vgasys1/hresetn                                               |                                                                |                1 |              6 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uvga_console/uvideo_ram/E[0]                  | vgasys1/uAHBVGA/uvga_console/reset_sync_reg_reg[4]             |                2 |              7 |
|  vgasys1/fclk         |                                                               | vgasys1/uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]_0 |                4 |              8 |
|  keyboard/flag        | keyboard/keycode[6]_i_1_n_0                                   |                                                                |                2 |              8 |
| ~keyboard/debounce/O0 |                                                               |                                                                |                3 |              9 |
|  vgasys1/fclk         |                                                               | vgasys1/uAHBVGA/uVGAInterface/VertAddrCounter/SR[0]            |                6 |              9 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uVGAInterface/FreqDivider/TrigDiv             |                                                                |                4 |             10 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uVGAInterface/HorzAddrCounter/TrigHOut        |                                                                |                3 |             10 |
|  vgasys1/fclk         |                                                               | vgasys1/uAHBVGA/uVGAInterface/HorzAddrCounter/SR[0]            |                3 |             10 |
|  vgasys1/fclk         |                                                               | vgasys1/uAHBVGA/uvga_console/reset_sync_reg_reg[4]             |                5 |             10 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uvga_console/uvideo_ram/reset_addr[0]_i_2_n_0 | vgasys1/uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]_0   |                4 |             13 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_1_n_0     | vgasys1/uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]_0   |                4 |             16 |
+-----------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


