// Seed: 2141275942
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri1 id_3,
    input  wand id_4,
    output tri  id_5,
    input  wand id_6
);
  wire id_8;
  for (id_9 = -1; 1; id_9 = id_8) begin : LABEL_0
    logic id_10;
  end
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output logic id_4,
    output wand  id_5,
    input  tri1  id_6,
    input  tri0  id_7
);
  always @(id_5++
  !== id_7)
  begin : LABEL_0
    id_4 <= 1'b0;
  end
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_1,
      id_6,
      id_5,
      id_1
  );
  assign id_5 = id_7;
endmodule
