Analysis & Synthesis report for vga
Sat Nov 09 08:31:36 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height
 11. State Machine - |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer
 12. State Machine - |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 13. State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_next
 14. State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_state
 15. State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|i_next
 16. State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|i_state
 17. State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state
 18. State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state
 19. State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state
 20. State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state
 21. State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated
 29. Source assignments for vga_altpll_0:altpll_0
 30. Source assignments for vga_altpll_0:altpll_0|vga_altpll_0_stdsync_sv6:stdsync2|vga_altpll_0_dffpipe_l2c:dffpipe3
 31. Source assignments for vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 33. Source assignments for vga_new_sdram_controller_0:new_sdram_controller_0
 34. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 35. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 36. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 37. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 38. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 39. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 40. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 41. Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 42. Source assignments for vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated
 43. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
 44. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated
 45. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p
 46. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 47. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram
 48. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 49. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 50. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp
 51. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp
 52. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 53. Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 54. Source assignments for vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram
 55. Source assignments for vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram
 56. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux:cmd_demux
 57. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 58. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 59. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux:rsp_demux
 60. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 61. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 62. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 63. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 64. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 65. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 66. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 67. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 68. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for altera_reset_controller:rst_controller
 73. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0
 80. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
 81. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
 82. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
 83. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
 84. Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo
 86. Parameter Settings for User Entity Instance: vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo
 87. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a
 88. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b
 90. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 92. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram
 93. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 95. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 96. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 97. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 98. Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy
 99. Parameter Settings for User Entity Instance: vga_onchip_memory2_0:onchip_memory2_0
100. Parameter Settings for User Entity Instance: vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0
102. Parameter Settings for User Entity Instance: vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
103. Parameter Settings for User Entity Instance: vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0
104. Parameter Settings for User Entity Instance: vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer
105. Parameter Settings for User Entity Instance: vga_video_rgb_resampler_0:video_rgb_resampler_0
106. Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0
107. Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
108. Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
109. Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
110. Parameter Settings for User Entity Instance: vga_video_vga_controller_0:video_vga_controller_0
111. Parameter Settings for User Entity Instance: vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
112. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator
113. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
114. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
115. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
116. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator
117. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
118. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator
119. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
120. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
121. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
122. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
123. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
124. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent
125. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
126. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
127. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
128. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
131. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent
132. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
135. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent
138. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
141. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
144. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
147. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
150. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
151. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
154. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router|vga_mm_interconnect_0_router_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001|vga_mm_interconnect_0_router_001_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002|vga_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003|vga_mm_interconnect_0_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004|vga_mm_interconnect_0_router_004_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_005|vga_mm_interconnect_0_router_004_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006|vga_mm_interconnect_0_router_006_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_007|vga_mm_interconnect_0_router_004_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_008|vga_mm_interconnect_0_router_006_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_009|vga_mm_interconnect_0_router_004_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_010|vga_mm_interconnect_0_router_006_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_011|vga_mm_interconnect_0_router_004_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
169. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
170. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter
183. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter
184. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
186. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
190. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
194. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
195. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
196. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
197. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
198. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
199. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
200. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
201. Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
202. Parameter Settings for User Entity Instance: vga_avalon_st_adapter:avalon_st_adapter
203. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
204. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
205. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
206. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
207. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
208. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
209. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
210. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. altsyncram Parameter Settings by Entity Instance
213. scfifo Parameter Settings by Entity Instance
214. dcfifo Parameter Settings by Entity Instance
215. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
216. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
217. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
218. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
219. Port Connectivity Checks: "altera_reset_controller:rst_controller"
220. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
221. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
222. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
223. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"
224. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter"
225. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
226. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
227. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
228. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006|vga_mm_interconnect_0_router_006_default_decode:the_default_decode"
229. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004|vga_mm_interconnect_0_router_004_default_decode:the_default_decode"
230. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003|vga_mm_interconnect_0_router_003_default_decode:the_default_decode"
231. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002|vga_mm_interconnect_0_router_002_default_decode:the_default_decode"
232. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001|vga_mm_interconnect_0_router_001_default_decode:the_default_decode"
233. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router|vga_mm_interconnect_0_router_default_decode:the_default_decode"
234. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
235. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
236. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
237. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
238. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
239. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
240. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
241. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
242. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
243. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
244. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
245. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo"
246. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent"
247. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
248. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
249. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo"
250. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent"
251. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
252. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
254. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
255. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
256. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
257. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
258. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
259. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
260. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
261. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
262. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator"
263. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
264. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator"
265. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
266. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
267. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
268. Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
269. Port Connectivity Checks: "vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
270. Port Connectivity Checks: "vga_video_vga_controller_0:video_vga_controller_0"
271. Port Connectivity Checks: "vga_video_scaler_0:video_scaler_0"
272. Port Connectivity Checks: "vga_video_rgb_resampler_0:video_rgb_resampler_0"
273. Port Connectivity Checks: "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"
274. Port Connectivity Checks: "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0"
275. Port Connectivity Checks: "vga_onchip_memory2_0:onchip_memory2_0"
276. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy"
277. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
278. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
279. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib"
280. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
281. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
282. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace"
283. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk"
284. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk"
285. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug"
286. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci"
287. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench"
288. Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0"
289. Port Connectivity Checks: "vga_new_sdram_controller_0:new_sdram_controller_0|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module"
290. Port Connectivity Checks: "vga_jtag_uart_0:jtag_uart_0"
291. Port Connectivity Checks: "vga_altpll_0:altpll_0|vga_altpll_0_altpll_lah2:sd1"
292. Port Connectivity Checks: "vga_altpll_0:altpll_0"
293. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
294. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker"
295. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
296. Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
297. Post-Synthesis Netlist Statistics for Top Partition
298. Elapsed Time Per Partition
299. Analysis & Synthesis Messages
300. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 09 08:31:36 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; vga                                         ;
; Top-level Entity Name              ; vga                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,355                                       ;
;     Total combinational functions  ; 4,363                                       ;
;     Dedicated logic registers      ; 3,098                                       ;
; Total registers                    ; 3098                                        ;
; Total pins                         ; 74                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 833,536                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; vga                ; vga                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; vga/synthesis/vga.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v                                                                     ; vga         ;
; vga/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v                                      ; vga         ;
; vga/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_synchronizer.v                                    ; vga         ;
; vga/synthesis/submodules/vga_avalon_st_adapter.v                                        ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v                                        ; vga         ;
; vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv                     ; vga         ;
; vga/synthesis/submodules/vga_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_irq_mapper.sv                                              ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v                                        ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v                  ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v                      ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; vga         ;
; vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                     ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                     ; vga         ;
; vga/synthesis/submodules/altera_avalon_st_clock_crosser.v                               ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v                               ; vga         ;
; vga/synthesis/submodules/altera_std_synchronizer_nocut.v                                ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_std_synchronizer_nocut.v                                ; vga         ;
; vga/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; vga         ;
; vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv                           ; vga         ;
; vga/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv                           ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv                               ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv                         ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv                         ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv                             ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv                           ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv                           ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv                               ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv                         ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv                         ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv                             ; vga         ;
; vga/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; vga         ;
; vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv                            ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv                            ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv                            ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv                            ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv                            ; vga         ;
; vga/synthesis/submodules/vga_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv                                ; vga         ;
; vga/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; vga         ;
; vga/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; vga         ;
; vga/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_agent.sv                                  ; vga         ;
; vga/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_translator.sv                              ; vga         ;
; vga/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_translator.sv                             ; vga         ;
; vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v                            ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v                            ; vga         ;
; vga/synthesis/submodules/vga_video_vga_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v                                   ; vga         ;
; vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v                        ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v                        ; vga         ;
; vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v                       ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v                       ; vga         ;
; vga/synthesis/submodules/vga_video_scaler_0.v                                           ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v                                           ; vga         ;
; vga/synthesis/submodules/vga_video_rgb_resampler_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v                                    ; vga         ;
; vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v                                 ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v                                 ; vga         ;
; vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v                                ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v                                ; vga         ;
; vga/synthesis/submodules/vga_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_timer_0.v                                                  ; vga         ;
; vga/synthesis/submodules/vga_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_sysid_qsys_0.v                                             ; vga         ;
; vga/synthesis/submodules/vga_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.hex                                       ; vga         ;
; vga/synthesis/submodules/vga_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v                                         ; vga         ;
; vga/synthesis/submodules/vga_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v                                             ; vga         ;
; vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v                                         ; vga         ;
; vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; vga         ;
; vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v                         ; vga         ;
; vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; vga         ;
; vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v                              ; vga         ;
; vga/synthesis/submodules/vga_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v                                   ; vga         ;
; vga/synthesis/submodules/vga_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v                                              ; vga         ;
; vga/synthesis/submodules/vga_altpll_0.v                                                 ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v                                                 ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd                         ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd                         ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd                 ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd                 ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd                                   ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd                                   ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd                                    ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd                                    ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd                              ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd                              ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd                                ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd                                ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd                        ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd                        ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd                               ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd                               ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd                                ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd                                ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd                                ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd                                ; vga         ;
; vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd                             ; yes             ; User VHDL File                               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd                             ; vga         ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; aglobal171.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/aglobal171.inc                                                                        ;             ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_pr92.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_pr92.tdf                                                                  ;             ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/scfifo.tdf                                                                            ;             ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_regfifo.inc                                                                         ;             ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_dpfifo.inc                                                                          ;             ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_i2fifo.inc                                                                          ;             ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_fffifo.inc                                                                          ;             ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_f2fifo.inc                                                                          ;             ;
; db/scfifo_jr21.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf                                                                      ;             ;
; db/a_dpfifo_l011.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_do7.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_do7.tdf                                                                         ;             ;
; db/altsyncram_nio1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_nio1.tdf                                                                  ;             ;
; db/cntr_1ob.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ob.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                   ;             ;
; altera_sld_agent_endpoint.vhd                                                           ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                         ;             ;
; altera_fabric_endpoint.vhd                                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                            ;             ;
; db/altsyncram_6mc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_6mc1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                             ;             ;
; db/altsyncram_ac71.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ac71.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                           ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; db/altsyncram_9qg1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf                                                                  ;             ;
; db/decode_msa.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/decode_msa.tdf                                                                       ;             ;
; db/mux_job.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_job.tdf                                                                          ;             ;
; dcfifo.tdf                                                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf                                                                            ;             ;
; lpm_counter.inc                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_counter.inc                                                                       ;             ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;             ;
; a_graycounter.inc                                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_graycounter.inc                                                                     ;             ;
; a_fefifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_fefifo.inc                                                                          ;             ;
; a_gray2bin.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_gray2bin.inc                                                                        ;             ;
; dffpipe.inc                                                                             ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/dffpipe.inc                                                                           ;             ;
; alt_sync_fifo.inc                                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                     ;             ;
; lpm_compare.inc                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_compare.inc                                                                       ;             ;
; altsyncram_fifo.inc                                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                   ;             ;
; db/dcfifo_nsj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf                                                                      ;             ;
; db/a_gray2bin_tgb.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_gray2bin_tgb.tdf                                                                   ;             ;
; db/a_graycounter_qn6.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_qn6.tdf                                                                ;             ;
; db/a_graycounter_m5c.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_m5c.tdf                                                                ;             ;
; db/altsyncram_j421.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf                                                                  ;             ;
; db/alt_synch_pipe_g9l.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf                                                               ;             ;
; db/dffpipe_1v8.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_1v8.tdf                                                                      ;             ;
; db/dffpipe_0v8.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_0v8.tdf                                                                      ;             ;
; db/alt_synch_pipe_h9l.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf                                                               ;             ;
; db/dffpipe_2v8.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_2v8.tdf                                                                      ;             ;
; db/cmpr_a66.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_a66.tdf                                                                         ;             ;
; db/mux_j28.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_j28.tdf                                                                          ;             ;
; db/scfifo_p4a1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf                                                                      ;             ;
; db/a_dpfifo_es31.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf                                                                    ;             ;
; db/altsyncram_ftb1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf                                                                  ;             ;
; db/cmpr_ks8.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ks8.tdf                                                                         ;             ;
; db/cntr_v9b.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_v9b.tdf                                                                         ;             ;
; db/cntr_ca7.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ca7.tdf                                                                         ;             ;
; db/cntr_0ab.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_0ab.tdf                                                                         ;             ;
; db/scfifo_ci31.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf                                                                      ;             ;
; db/a_dpfifo_v931.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf                                                                    ;             ;
; db/altsyncram_5tb1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf                                                                  ;             ;
; db/cmpr_ms8.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ms8.tdf                                                                         ;             ;
; db/cntr_1ab.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ab.tdf                                                                         ;             ;
; db/cntr_ea7.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ea7.tdf                                                                         ;             ;
; db/cntr_2ab.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf                                                                         ;             ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/sld58d5a48e/alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; yes             ; Encrypted Auto-Found VHDL File               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------+
; Resource                                    ; Usage                                                               ;
+---------------------------------------------+---------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,355                                                               ;
;                                             ;                                                                     ;
; Total combinational functions               ; 4363                                                                ;
; Logic element usage by number of LUT inputs ;                                                                     ;
;     -- 4 input functions                    ; 2409                                                                ;
;     -- 3 input functions                    ; 1062                                                                ;
;     -- <=2 input functions                  ; 892                                                                 ;
;                                             ;                                                                     ;
; Logic elements by mode                      ;                                                                     ;
;     -- normal mode                          ; 4001                                                                ;
;     -- arithmetic mode                      ; 362                                                                 ;
;                                             ;                                                                     ;
; Total registers                             ; 3098                                                                ;
;     -- Dedicated logic registers            ; 3098                                                                ;
;     -- I/O registers                        ; 0                                                                   ;
;                                             ;                                                                     ;
; I/O pins                                    ; 74                                                                  ;
; Total memory bits                           ; 833536                                                              ;
;                                             ;                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                   ;
;                                             ;                                                                     ;
; Total PLLs                                  ; 1                                                                   ;
;     -- PLLs                                 ; 1                                                                   ;
;                                             ;                                                                     ;
; Maximum fan-out node                        ; vga_altpll_0:altpll_0|vga_altpll_0_altpll_lah2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3201                                                                ;
; Total fan-out                               ; 30846                                                               ;
; Average fan-out                             ; 3.88                                                                ;
+---------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |vga                                                                                                                                    ; 4363 (1)            ; 3098 (0)                  ; 833536      ; 0            ; 0       ; 0         ; 74   ; 0            ; |vga                                                                                                                                                                                                                                                                                                                                                         ; vga                                           ; vga          ;
;    |Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|                                                            ; 1153 (404)          ; 893 (136)                 ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0                                                                                                                                                                                                                                                                                 ; Altera_UP_SD_Card_Avalon_Interface            ; vga          ;
;       |Altera_UP_SD_Card_Interface:SD_Card_Port|                                                                                        ; 749 (90)            ; 757 (385)                 ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port                                                                                                                                                                                                                                        ; Altera_UP_SD_Card_Interface                   ; vga          ;
;          |Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|                                                                 ; 222 (220)           ; 72 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator                                                                                                                                                                           ; Altera_UP_SD_Card_48_bit_Command_Generator    ; vga          ;
;             |Altera_UP_SD_CRC7_Generator:CRC7_Gen|                                                                                      ; 2 (2)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen                                                                                                                                      ; Altera_UP_SD_CRC7_Generator                   ; vga          ;
;          |Altera_UP_SD_Card_Buffer:data_line|                                                                                           ; 134 (114)           ; 80 (64)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line                                                                                                                                                                                                     ; Altera_UP_SD_Card_Buffer                      ; vga          ;
;             |Altera_UP_SD_CRC16_Generator:crc16_checker|                                                                                ; 20 (20)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker                                                                                                                                                          ; Altera_UP_SD_CRC16_Generator                  ; vga          ;
;             |Altera_UP_SD_Card_Memory_Block:packet_memory|                                                                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory                                                                                                                                                        ; Altera_UP_SD_Card_Memory_Block                ; vga          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                                                                                                        ; altsyncram                                    ; work         ;
;                   |altsyncram_pr92:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated                                                                                         ; altsyncram_pr92                               ; work         ;
;          |Altera_UP_SD_Card_Clock:clock_generator|                                                                                      ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator                                                                                                                                                                                                ; Altera_UP_SD_Card_Clock                       ; vga          ;
;          |Altera_UP_SD_Card_Control_FSM:control_FSM|                                                                                    ; 86 (86)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM                                                                                                                                                                                              ; Altera_UP_SD_Card_Control_FSM                 ; vga          ;
;          |Altera_UP_SD_Card_Response_Receiver:response_receiver|                                                                        ; 200 (198)           ; 159 (152)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver                                                                                                                                                                                  ; Altera_UP_SD_Card_Response_Receiver           ; vga          ;
;             |Altera_UP_SD_CRC7_Generator:crc_checker|                                                                                   ; 2 (2)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker                                                                                                                                          ; Altera_UP_SD_CRC7_Generator                   ; vga          ;
;          |Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger                                                                                                                                                                                     ; Altera_UP_SD_Signal_Trigger                   ; vga          ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                       ; vga          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                     ; vga          ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                       ; vga          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                     ; vga          ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                       ; vga          ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                     ; vga          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                     ; vga          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                     ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                 ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                        ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm              ; sld_shadow_jsm                                ; altera_sld   ;
;    |vga_altpll_0:altpll_0|                                                                                                              ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                   ; vga_altpll_0                                  ; vga          ;
;       |vga_altpll_0_altpll_lah2:sd1|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_altpll_0:altpll_0|vga_altpll_0_altpll_lah2:sd1                                                                                                                                                                                                                                                                                                      ; vga_altpll_0_altpll_lah2                      ; vga          ;
;       |vga_altpll_0_stdsync_sv6:stdsync2|                                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_altpll_0:altpll_0|vga_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                 ; vga_altpll_0_stdsync_sv6                      ; vga          ;
;          |vga_altpll_0_dffpipe_l2c:dffpipe3|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_altpll_0:altpll_0|vga_altpll_0_stdsync_sv6:stdsync2|vga_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                               ; vga_altpll_0_dffpipe_l2c                      ; vga          ;
;    |vga_jtag_uart_0:jtag_uart_0|                                                                                                        ; 144 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; vga_jtag_uart_0                               ; vga          ;
;       |alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|                                                                             ; 56 (56)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                             ; work         ;
;       |vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|                                                                           ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; vga_jtag_uart_0_scfifo_r                      ; vga          ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; scfifo                                        ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; scfifo_jr21                                   ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; a_dpfifo_l011                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                  ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; cntr_do7                                      ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; altsyncram_nio1                               ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; cntr_1ob                                      ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; cntr_1ob                                      ; work         ;
;       |vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|                                                                           ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; vga_jtag_uart_0_scfifo_w                      ; vga          ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; scfifo                                        ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; scfifo_jr21                                   ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; a_dpfifo_l011                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                  ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; cntr_do7                                      ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; altsyncram_nio1                               ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; cntr_1ob                                      ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; cntr_1ob                                      ; work         ;
;    |vga_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 797 (0)             ; 518 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; vga_mm_interconnect_0                         ; vga          ;
;       |altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|                                   ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                       ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                                ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                                  ; 76 (76)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; vga          ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 4 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser      ; vga          ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 10 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                ; vga          ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut                 ; vga          ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut                 ; vga          ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 3 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser      ; vga          ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 22 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                ; vga          ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                  ; altera_std_synchronizer_nocut                 ; vga          ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                  ; altera_std_synchronizer_nocut                 ; vga          ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                    ; vga          ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                    ; vga          ;
;       |altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                    ; vga          ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator               ; vga          ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator               ; vga          ;
;       |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                              ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                     ; vga          ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor              ; vga          ;
;       |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                       ; 16 (9)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                     ; vga          ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor              ; vga          ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                     ; vga          ;
;       |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                     ; vga          ;
;       |altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                     ; vga          ;
;       |altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|                              ; 10 (10)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                    ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator|                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; vga          ;
;       |altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|                             ; 20 (20)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                             ; altera_merlin_width_adapter                   ; vga          ;
;       |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|                             ; 23 (23)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                             ; altera_merlin_width_adapter                   ; vga          ;
;       |vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; vga_mm_interconnect_0_cmd_demux_001           ; vga          ;
;       |vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                               ; vga_mm_interconnect_0_cmd_demux_002           ; vga          ;
;       |vga_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                           ; 81 (76)             ; 6 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                           ; vga_mm_interconnect_0_cmd_mux                 ; vga          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                      ; vga          ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                ; altera_merlin_arb_adder                       ; vga          ;
;       |vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                   ; 56 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                   ; vga_mm_interconnect_0_cmd_mux_003             ; vga          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                      ; vga          ;
;       |vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                                   ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                   ; vga_mm_interconnect_0_cmd_mux_003             ; vga          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                      ; vga          ;
;       |vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                                   ; 60 (56)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                                                   ; vga_mm_interconnect_0_cmd_mux_003             ; vga          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                      ; vga          ;
;       |vga_mm_interconnect_0_router_001:router_001|                                                                                     ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; vga_mm_interconnect_0_router_001              ; vga          ;
;       |vga_mm_interconnect_0_router_002:router_002|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                     ; vga_mm_interconnect_0_router_002              ; vga          ;
;       |vga_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                       ; vga_mm_interconnect_0_rsp_demux               ; vga          ;
;       |vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                               ; vga_mm_interconnect_0_rsp_demux_003           ; vga          ;
;       |vga_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                               ; vga_mm_interconnect_0_rsp_demux_003           ; vga          ;
;       |vga_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                                               ; vga_mm_interconnect_0_rsp_demux_003           ; vga          ;
;       |vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                   ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; vga_mm_interconnect_0_rsp_mux_001             ; vga          ;
;    |vga_new_sdram_controller_0:new_sdram_controller_0|                                                                                  ; 273 (217)           ; 248 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                       ; vga_new_sdram_controller_0                    ; vga          ;
;       |vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module|                                 ; 56 (56)             ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                       ; vga_new_sdram_controller_0_input_efifo_module ; vga          ;
;    |vga_nios2_gen2_0:nios2_gen2_0|                                                                                                      ; 1004 (0)            ; 588 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; vga_nios2_gen2_0                              ; vga          ;
;       |vga_nios2_gen2_0_cpu:cpu|                                                                                                        ; 1004 (715)          ; 588 (319)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; vga_nios2_gen2_0_cpu                          ; vga          ;
;          |vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|                                                            ; 289 (33)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; vga_nios2_gen2_0_cpu_nios2_oci                ; vga          ;
;             |vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; vga_nios2_gen2_0_cpu_debug_slave_wrapper      ; vga          ;
;                |sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                        ; work         ;
;                |vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; vga_nios2_gen2_0_cpu_debug_slave_sysclk       ; vga          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                |vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck                                                            ; vga_nios2_gen2_0_cpu_debug_slave_tck          ; vga          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;             |vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|                                           ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; vga_nios2_gen2_0_cpu_nios2_avalon_reg         ; vga          ;
;             |vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break|                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; vga_nios2_gen2_0_cpu_nios2_oci_break          ; vga          ;
;             |vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|                                             ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; vga_nios2_gen2_0_cpu_nios2_oci_debug          ; vga          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                       ; work         ;
;             |vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|                                                   ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; vga_nios2_gen2_0_cpu_nios2_ocimem             ; vga          ;
;                |vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; vga_nios2_gen2_0_cpu_ociram_sp_ram_module     ; vga          ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                               ; work         ;
;          |vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; vga_nios2_gen2_0_cpu_register_bank_a_module   ; vga          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                        ; altsyncram_6mc1                               ; work         ;
;          |vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; vga_nios2_gen2_0_cpu_register_bank_b_module   ; vga          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                        ; altsyncram_6mc1                               ; work         ;
;    |vga_onchip_memory2_0:onchip_memory2_0|                                                                                              ; 69 (1)              ; 2 (0)                     ; 800000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                   ; vga_onchip_memory2_0                          ; vga          ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 68 (0)              ; 2 (0)                     ; 800000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                    ; work         ;
;          |altsyncram_9qg1:auto_generated|                                                                                               ; 68 (0)              ; 2 (2)                     ; 800000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_9qg1                               ; work         ;
;             |decode_msa:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated|decode_msa:decode3                                                                                                                                                                                                                                       ; decode_msa                                    ; work         ;
;             |mux_job:mux2|                                                                                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated|mux_job:mux2                                                                                                                                                                                                                                             ; mux_job                                       ; work         ;
;    |vga_timer_0:timer_0|                                                                                                                ; 133 (133)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                     ; vga_timer_0                                   ; vga          ;
;    |vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|                                                                            ; 70 (2)              ; 102 (0)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0                                                                                                                                                                                                                                                                                                 ; vga_video_dual_clock_buffer_0                 ; vga          ;
;       |dcfifo:Data_FIFO|                                                                                                                ; 68 (0)              ; 102 (0)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                                ; dcfifo                                        ; work         ;
;          |dcfifo_nsj1:auto_generated|                                                                                                   ; 68 (10)             ; 102 (34)                  ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated                                                                                                                                                                                                                                                     ; dcfifo_nsj1                                   ; work         ;
;             |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                                                                                     ; a_gray2bin_tgb                                ; work         ;
;             |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                                                                                     ; a_gray2bin_tgb                                ; work         ;
;             |a_graycounter_m5c:wrptr_g1p|                                                                                               ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                                                         ; a_graycounter_m5c                             ; work         ;
;             |a_graycounter_qn6:rdptr_g1p|                                                                                               ; 17 (17)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                                                         ; a_graycounter_qn6                             ; work         ;
;             |alt_synch_pipe_g9l:rs_dgwp|                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                          ; alt_synch_pipe_g9l                            ; work         ;
;                |dffpipe_1v8:dffpipe12|                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                    ; dffpipe_1v8                                   ; work         ;
;             |alt_synch_pipe_h9l:ws_dgrp|                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                          ; alt_synch_pipe_h9l                            ; work         ;
;                |dffpipe_2v8:dffpipe16|                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                                                    ; dffpipe_2v8                                   ; work         ;
;             |altsyncram_j421:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram                                                                                                                                                                                                                            ; altsyncram_j421                               ; work         ;
;             |cmpr_a66:rdempty_eq_comp_lsb|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb                                                                                                                                                                                                                        ; cmpr_a66                                      ; work         ;
;             |dffpipe_0v8:ws_brp|                                                                                                        ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                                  ; dffpipe_0v8                                   ; work         ;
;             |dffpipe_0v8:ws_bwp|                                                                                                        ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                                  ; dffpipe_0v8                                   ; work         ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                       ; mux_j28                                       ; work         ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                       ; mux_j28                                       ; work         ;
;    |vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|                                                                              ; 251 (194)           ; 158 (123)                 ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0                                                                                                                                                                                                                                                                                                   ; vga_video_pixel_buffer_dma_0                  ; vga          ;
;       |scfifo:Image_Buffer|                                                                                                             ; 57 (0)              ; 35 (0)                    ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer                                                                                                                                                                                                                                                                               ; scfifo                                        ; work         ;
;          |scfifo_p4a1:auto_generated|                                                                                                   ; 57 (6)              ; 35 (2)                    ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated                                                                                                                                                                                                                                                    ; scfifo_p4a1                                   ; work         ;
;             |a_dpfifo_es31:dpfifo|                                                                                                      ; 51 (28)             ; 33 (13)                   ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo                                                                                                                                                                                                                               ; a_dpfifo_es31                                 ; work         ;
;                |altsyncram_ftb1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram                                                                                                                                                                                                       ; altsyncram_ftb1                               ; work         ;
;                |cntr_0ab:wr_ptr|                                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                                                                               ; cntr_0ab                                      ; work         ;
;                |cntr_ca7:usedw_counter|                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                                        ; cntr_ca7                                      ; work         ;
;                |cntr_v9b:rd_ptr_msb|                                                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                                           ; cntr_v9b                                      ; work         ;
;    |vga_video_rgb_resampler_0:video_rgb_resampler_0|                                                                                    ; 19 (19)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_rgb_resampler_0:video_rgb_resampler_0                                                                                                                                                                                                                                                                                                         ; vga_video_rgb_resampler_0                     ; vga          ;
;    |vga_video_scaler_0:video_scaler_0|                                                                                                  ; 212 (0)             ; 142 (0)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0                                                                                                                                                                                                                                                                                                                       ; vga_video_scaler_0                            ; vga          ;
;       |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                          ; 156 (94)            ; 89 (48)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                                                                                                                                ; altera_up_video_scaler_multiply_height        ; vga          ;
;          |scfifo:Multiply_Height_FIFO|                                                                                                  ; 62 (0)              ; 41 (0)                    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                                                                                                                                    ; scfifo                                        ; work         ;
;             |scfifo_ci31:auto_generated|                                                                                                ; 62 (0)              ; 41 (0)                    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated                                                                                                                                                                                                         ; scfifo_ci31                                   ; work         ;
;                |a_dpfifo_v931:dpfifo|                                                                                                   ; 62 (33)             ; 41 (15)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo                                                                                                                                                                                    ; a_dpfifo_v931                                 ; work         ;
;                   |altsyncram_5tb1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram                                                                                                                                                            ; altsyncram_5tb1                               ; work         ;
;                   |cntr_1ab:rd_ptr_msb|                                                                                                 ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb                                                                                                                                                                ; cntr_1ab                                      ; work         ;
;                   |cntr_2ab:wr_ptr|                                                                                                     ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr                                                                                                                                                                    ; cntr_2ab                                      ; work         ;
;                   |cntr_ea7:usedw_counter|                                                                                              ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter                                                                                                                                                             ; cntr_ea7                                      ; work         ;
;       |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                            ; 56 (56)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                                                                                                                                  ; altera_up_video_scaler_multiply_width         ; vga          ;
;    |vga_video_vga_controller_0:video_vga_controller_0|                                                                                  ; 73 (1)              ; 83 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                                                                       ; vga_video_vga_controller_0                    ; vga          ;
;       |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                    ; 72 (72)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                          ; altera_up_avalon_video_vga_timing             ; vga          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; True Dual Port   ; 256          ; 16           ; 4096         ; 1            ; 4096   ; None                     ;
; vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                     ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                     ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                     ;
; vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; vga_onchip_memory2_0.hex ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                     ;
; vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304   ; None                     ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                                     ; 17.1    ; N/A          ; N/A          ; |vga                                                                                                                                                                                                                                                                     ; vga.qsys        ;
; Altera ; altpll                                   ; 17.1    ; N/A          ; N/A          ; |vga|vga_altpll_0:altpll_0                                                                                                                                                                                                                                               ; vga.qsys        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                             ; vga.qsys        ;
; Altera ; channel_adapter                          ; 17.1    ; N/A          ; N/A          ; |vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_irq_mapper                        ; 17.1    ; N/A          ; N/A          ; |vga|vga_irq_mapper:irq_mapper                                                                                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_avalon_jtag_uart                  ; 17.1    ; N/A          ; N/A          ; |vga|vga_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                         ; vga.qsys        ;
; Altera ; altera_mm_interconnect                   ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                             ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent                                                                                                                                    ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator                                                                                                                          ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                          ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                     ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                   ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                           ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                                                           ; vga.qsys        ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                       ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                            ; vga.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                        ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                          ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                     ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                            ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                              ; vga.qsys        ;
; Altera ; altera_merlin_burst_adapter              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                                         ; vga.qsys        ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                         ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                                         ; vga.qsys        ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                         ; vga.qsys        ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                         ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                      ; vga.qsys        ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                            ; vga.qsys        ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                  ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                         ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                    ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router                                                                                                                                                                                         ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_005                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_007                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_008                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_009                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_010                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_011                                                                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                       ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                  ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                             ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                        ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                  ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                             ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                        ; vga.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo                                                                                                                                          ; vga.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator                                                                                                                                     ; vga.qsys        ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent                                                                                                                                           ; vga.qsys        ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator                                                                                                                                 ; vga.qsys        ;
; Altera ; altera_avalon_new_sdram_controller       ; 17.1    ; N/A          ; N/A          ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                   ; vga.qsys        ;
; Altera ; altera_nios2_gen2                        ; 17.1    ; N/A          ; N/A          ; |vga|vga_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                       ; vga.qsys        ;
; Altera ; altera_nios2_gen2_unit                   ; 17.1    ; N/A          ; N/A          ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                              ; vga.qsys        ;
; Altera ; altera_avalon_onchip_memory2             ; 17.1    ; N/A          ; N/A          ; |vga|vga_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                               ; vga.qsys        ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |vga|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; vga.qsys        ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |vga|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; vga.qsys        ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |vga|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                          ; vga.qsys        ;
; Altera ; altera_avalon_sysid_qsys                 ; 17.1    ; N/A          ; N/A          ; |vga|vga_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                       ; vga.qsys        ;
; Altera ; altera_avalon_timer                      ; 17.1    ; N/A          ; N/A          ; |vga|vga_timer_0:timer_0                                                                                                                                                                                                                                                 ; vga.qsys        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height                                            ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; Name                                       ; s_multiply_height.STATE_0_GET_CURRENT_LINE ; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; s_multiply_height.STATE_1_LOOP_FIFO ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; s_multiply_height.STATE_0_GET_CURRENT_LINE ; 0                                          ; 0                                          ; 0                                   ;
; s_multiply_height.STATE_1_LOOP_FIFO        ; 1                                          ; 0                                          ; 1                                   ;
; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; 1                                          ; 1                                          ; 0                                   ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer                                                                                                                       ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; Name                                           ; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; s_pixel_buffer.STATE_2_READ_BUFFER ; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL ; s_pixel_buffer.STATE_0_IDLE ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; s_pixel_buffer.STATE_0_IDLE                    ; 0                                              ; 0                                  ; 0                                          ; 0                           ;
; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                              ; 0                                  ; 1                                          ; 1                           ;
; s_pixel_buffer.STATE_2_READ_BUFFER             ; 0                                              ; 1                                  ; 0                                          ; 1                           ;
; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; 1                                              ; 0                                  ; 0                                          ; 1                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_next                ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+---------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                ;
+------------+------------+------------+------------+---------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                         ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                         ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                         ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                         ;
+------------+------------+------------+------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |vga|vga_new_sdram_controller_0:new_sdram_controller_0|i_state                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state                                                               ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; Name                              ; current_cmd_state.s_UPDATE_AUX_SR ; current_cmd_state.s_WAIT_RESPONSE ; current_cmd_state.s_WAIT_COMMAND ; current_cmd_state.s_RESET_CMD ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; current_cmd_state.s_RESET_CMD     ; 0                                 ; 0                                 ; 0                                ; 0                             ;
; current_cmd_state.s_WAIT_COMMAND  ; 0                                 ; 0                                 ; 1                                ; 1                             ;
; current_cmd_state.s_WAIT_RESPONSE ; 0                                 ; 1                                 ; 0                                ; 1                             ;
; current_cmd_state.s_UPDATE_AUX_SR ; 1                                 ; 0                                 ; 0                                ; 1                             ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; Name                                      ; current_state.s_WAIT_RELEASE ; current_state.s_WRITE_SECOND_WORD ; current_state.s_WRITE_SECOND_BYTE ; current_state.s_WR_READ_SECOND_WORD_DELAY ; current_state.s_WR_READ_SECOND_WORD ; current_state.s_WRITE_FIRST_WORD ; current_state.s_WRITE_FIRST_BYTE ; current_state.s_WR_READ_FIRST_WORD_DELAY ; current_state.s_WR_READ_FIRST_WORD ; current_state.s_RECEIVE_SECOND_WORD ; current_state.s_RECEIVE_FIRST_WORD ; current_state.s_READ_SECOND_WORD ; current_state.s_READ_FIRST_WORD ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                     ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST              ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 1                            ; 1                     ;
; current_state.s_READ_FIRST_WORD           ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 1                               ; 0                            ; 1                     ;
; current_state.s_READ_SECOND_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 1                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 1                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 1                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 1                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD_DELAY  ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 1                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_BYTE          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 1                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 1                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 1                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD_DELAY ; 0                            ; 0                                 ; 0                                 ; 1                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_BYTE         ; 0                            ; 0                                 ; 1                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_WORD         ; 0                            ; 1                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WAIT_RELEASE              ; 1                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state                                                                                                                                                                                                                                                                         ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; Name                                   ; current_state.s_WAIT_DEASSERT ; current_state.s_RECEIVING_STOP_BIT ; current_state.s_RECEIVING_DATA ; current_state.s_RECEIVING_LEADING_BITS ; current_state.s_WAIT_DATA_START ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_SEND_STOP ; current_state.s_SEND_CRC ; current_state.s_SEND_DATA ; current_state.s_SEND_START_BIT ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                  ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST           ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 1                            ; 1                     ;
; current_state.s_SEND_START_BIT         ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 1                              ; 0                            ; 1                     ;
; current_state.s_SEND_DATA              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 1                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_CRC               ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 1                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_STOP              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 1                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 1                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY_END          ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 1                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DATA_START        ; 0                             ; 0                                  ; 0                              ; 0                                      ; 1                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_LEADING_BITS ; 0                             ; 0                                  ; 0                              ; 1                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_DATA         ; 0                             ; 0                                  ; 1                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_STOP_BIT     ; 0                             ; 1                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DEASSERT          ; 1                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; Name                                                ; current_state.s_PERIODIC_STATUS_CHECK ; current_state.s_WAIT_DEASSERT ; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; current_state.s_WAIT_RESPONSE ; current_state.s_SEND_COMMAND ; current_state.s_GENERATE_COMMAND ; current_state.s_REACTIVATE_CLOCK ; current_state.s_AWAIT_USER_COMMAND ; current_state.s_TOGGLE_CLOCK_FREQUENCY ; current_state.s_GO_TO_NEXT_COMMAND ; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE ; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; current_state.s_GENERATE_PREDEFINED_COMMAND ; current_state.s_WAIT_74_CYCLES ; current_state.s_RESET ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; current_state.s_RESET                               ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 0                     ;
; current_state.s_WAIT_74_CYCLES                      ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 1                              ; 1                     ;
; current_state.s_GENERATE_PREDEFINED_COMMAND         ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 1                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 1                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 1                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GO_TO_NEXT_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 1                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_TOGGLE_CLOCK_FREQUENCY              ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 1                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_AWAIT_USER_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 1                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_REACTIVATE_CLOCK                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 1                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GENERATE_COMMAND                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 1                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_SEND_COMMAND                        ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 1                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_RESPONSE                       ; 0                                     ; 0                             ; 0                                                  ; 1                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; 0                                     ; 0                             ; 1                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_DEASSERT                       ; 0                                     ; 1                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_PERIODIC_STATUS_CHECK               ; 1                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state                               ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+
; Name                                  ; current_state.s_WAIT_BEGIN_DEASSERT ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_WAIT_PROCESSING_DELAY ; current_state.s_WAIT_END ; current_state.s_WAIT_BEGIN ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+
; current_state.s_WAIT_BEGIN            ; 0                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 0                          ;
; current_state.s_WAIT_END              ; 0                                   ; 0                             ; 0                         ; 0                                     ; 1                        ; 1                          ;
; current_state.s_WAIT_PROCESSING_DELAY ; 0                                   ; 0                             ; 0                         ; 1                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BUSY             ; 0                                   ; 0                             ; 1                         ; 0                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BUSY_END         ; 0                                   ; 1                             ; 0                         ; 0                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BEGIN_DEASSERT   ; 1                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 1                          ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 98                                                                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,89..92]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,89..92]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3,5..8,10,14,16,20,22,23,27,28,31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,2..15,17..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,2..15,17..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..15,17..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|endofpacket                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[0,1,10,11,20,21]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_endofpacket                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[30]                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27,28]                                                                                                                                          ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                              ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,4,9,11..13,15,17..19,21,24..26,29]                                                                                                                                     ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                        ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[7]                                                                                                                                                                                                                                      ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[2]                                                                                                                                                                                                                                      ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[8]                                                                                                                                                                                                                                      ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[3]                                                                                                                                                                                                                                      ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[9]                                                                                                                                                                                                                                      ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[4]                                                                                                                                                                                                                                      ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[18]                                                                                                                                                                                                                                     ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[12]                                                                                                                                                                                                                                     ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[19]                                                                                                                                                                                                                                     ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[13]                                                                                                                                                                                                                                     ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[27]                                                                                                                                                                                                                                     ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[22]                                                                                                                                                                                                                                     ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[28]                                                                                                                                                                                                                                     ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[23]                                                                                                                                                                                                                                     ;
; vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[29]                                                                                                                                                                                                                                     ; Merged with vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[24]                                                                                                                                                                                                                                     ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                    ; Merged with vga_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                                                                              ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator|waitrequest_reset_override                                                                                                                                              ; Merged with vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                        ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                              ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                              ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                            ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                             ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0,29]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                       ; Merged with vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                       ;
; vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer~2                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer~3                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_RESET_CMD                                                                                                                                                                                                   ; Merged with Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                               ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RESET                                                                                                                                                                                                           ; Merged with Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                                                                                               ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 1055                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                                                                                           ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                     ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                           ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                    ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                      ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                               ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                               ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                              ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                               ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                            ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                            ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                            ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                            ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                    ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                   ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                            ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                  ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                    ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                 ; Lost Fanouts                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                   ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                   ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                   ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                     ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                 ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                          ; Stuck at GND                   ; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC                   ; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3098  ;
; Number of registers using Synchronous Clear  ; 248   ;
; Number of registers using Synchronous Load   ; 305   ;
; Number of registers using Asynchronous Clear ; 1972  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2044  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                  ; 3       ;
; vga_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                 ; 3       ;
; vga_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                 ; 3       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                               ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                               ; 1       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                               ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                               ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                             ; 11      ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                               ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                               ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                               ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                               ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                            ; 35      ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                               ; 1       ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ; 23      ;
; vga_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                    ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                     ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                     ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                     ; 2       ;
; vga_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                     ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                            ; 39      ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; 11      ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send                                ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                         ; 2       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                          ; 4       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                             ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                            ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                               ; 2       ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                            ; 5       ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                          ; 2       ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                          ; 2       ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                           ; 2       ;
; vga_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                               ; 6       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                             ; 1       ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                ; 1       ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                ; 1       ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                               ; 8       ;
; vga_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                        ; 3       ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                    ; 9       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                       ; 3       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                       ; 4       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                       ; 5       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                             ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                               ; 1       ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; 2       ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; 2       ;
; vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                             ; 1       ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                               ; 6       ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                  ; 4       ;
; vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                     ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                            ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                    ; 3       ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ; 2       ;
; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                                                   ; 1       ;
; vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                           ; 2       ;
; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                                                                                  ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[16]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[5]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[21]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[27]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[26]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[24]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                                                   ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                                                  ; 1       ;
; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                 ; 1       ;
; vga_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                 ; 2       ;
; vga_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                 ; 2       ;
; Total number of inverted registers = 112*                                                                                                                                                                                ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[7]                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |vga|vga_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[23]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[7]                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[1]                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14]                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vga|vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|buffer_start_address[11]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[6]                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[3]                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[25]                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pixel_address[4]                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|line_address[4]                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[1]                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga|vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[24]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[19]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[10]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[5]                                                                                                                                                                                                                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12]                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vga|vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga|vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                        ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[35]                                                                                                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; Yes        ; |vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|slave_readdata[6]                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                                                                                                                   ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[13]                                                                                                      ;
; 21:1               ; 16 bits   ; 224 LEs       ; 144 LEs              ; 80 LEs                 ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[21]                                                                                                                                      ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[6]                                                                                                                                       ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; Yes        ; |vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                                                                                                                                       ;
; 78:1               ; 11 bits   ; 572 LEs       ; 33 LEs               ; 539 LEs                ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[28]                                                                                                      ;
; 73:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[27]                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|E_logic_result[22]                                                                                                                                                                                                                           ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga|vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in[8]                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |vga|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in[2]                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |vga|vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |vga|vga_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Source assignments for vga_altpll_0:altpll_0 ;
+----------------+-------+------+--------------+
; Assignment     ; Value ; From ; To           ;
+----------------+-------+------+--------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg   ;
+----------------+-------+------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_altpll_0:altpll_0|vga_altpll_0_stdsync_sv6:stdsync2|vga_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for vga_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+-----------------------------+
; Assignment                  ; Value ; From ; To                          ;
+-----------------------------+-------+------+-----------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0             ;
+-----------------------------+-------+------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                 ;
+---------------------------------------+------------------------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                         ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                        ;
+---------------------------------------+------------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 ;
+------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                   ;
+------------------+----------+----------------------------------------------------------------------------------------+
; ADDRESS_BUFFER   ; 00000000 ; Unsigned Binary                                                                        ;
; ADDRESS_CID      ; 10000000 ; Unsigned Binary                                                                        ;
; ADDRESS_CSD      ; 10000100 ; Unsigned Binary                                                                        ;
; ADDRESS_OCR      ; 10001000 ; Unsigned Binary                                                                        ;
; ADDRESS_SR       ; 10001001 ; Unsigned Binary                                                                        ;
; ADDRESS_RCA      ; 10001010 ; Unsigned Binary                                                                        ;
; ADDRESS_ARGUMENT ; 10001011 ; Unsigned Binary                                                                        ;
; ADDRESS_COMMAND  ; 10001100 ; Unsigned Binary                                                                        ;
; ADDRESS_ASR      ; 10001101 ; Unsigned Binary                                                                        ;
; ADDRESS_R1       ; 10001110 ; Unsigned Binary                                                                        ;
+------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator ;
+----------------------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value  ; Type                                                                                                                                                                           ;
+----------------------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; command_0_go_idle                ; 000000 ; Unsigned Binary                                                                                                                                                                ;
; command_2_all_send_cid           ; 000010 ; Unsigned Binary                                                                                                                                                                ;
; command_3_send_rca               ; 000011 ; Unsigned Binary                                                                                                                                                                ;
; command_4_set_dsr                ; 000100 ; Unsigned Binary                                                                                                                                                                ;
; command_6_switch_function        ; 000110 ; Unsigned Binary                                                                                                                                                                ;
; command_7_select_card            ; 000111 ; Unsigned Binary                                                                                                                                                                ;
; command_9_send_csd               ; 001001 ; Unsigned Binary                                                                                                                                                                ;
; command_10_send_cid              ; 001010 ; Unsigned Binary                                                                                                                                                                ;
; command_12_stop_transmission     ; 001100 ; Unsigned Binary                                                                                                                                                                ;
; command_13_send_status           ; 001101 ; Unsigned Binary                                                                                                                                                                ;
; command_15_go_inactive           ; 001111 ; Unsigned Binary                                                                                                                                                                ;
; command_16_set_block_length      ; 010000 ; Unsigned Binary                                                                                                                                                                ;
; command_17_read_block            ; 010001 ; Unsigned Binary                                                                                                                                                                ;
; command_18_read_multiple_blocks  ; 010010 ; Unsigned Binary                                                                                                                                                                ;
; command_24_write_block           ; 011000 ; Unsigned Binary                                                                                                                                                                ;
; command_25_write_multiple_blocks ; 011001 ; Unsigned Binary                                                                                                                                                                ;
; command_27_program_csd           ; 011011 ; Unsigned Binary                                                                                                                                                                ;
; command_28_set_write_protect     ; 011100 ; Unsigned Binary                                                                                                                                                                ;
; command_29_clear_write_protect   ; 011101 ; Unsigned Binary                                                                                                                                                                ;
; command_30_send_protected_groups ; 011110 ; Unsigned Binary                                                                                                                                                                ;
; command_32_erase_block_start     ; 100000 ; Unsigned Binary                                                                                                                                                                ;
; command_33_erase_block_end       ; 100001 ; Unsigned Binary                                                                                                                                                                ;
; command_38_erase_selected_groups ; 100110 ; Unsigned Binary                                                                                                                                                                ;
; command_42_lock_unlock           ; 101010 ; Unsigned Binary                                                                                                                                                                ;
; command_55_app_cmd               ; 110111 ; Unsigned Binary                                                                                                                                                                ;
; command_56_gen_cmd               ; 111000 ; Unsigned Binary                                                                                                                                                                ;
; acommand_6_set_bus_width         ; 000110 ; Unsigned Binary                                                                                                                                                                ;
; acommand_13_sd_status            ; 001101 ; Unsigned Binary                                                                                                                                                                ;
; acommand_22_send_num_wr_blocks   ; 010100 ; Unsigned Binary                                                                                                                                                                ;
; acommand_23_set_blk_erase_count  ; 010101 ; Unsigned Binary                                                                                                                                                                ;
; acommand_41_send_op_condition    ; 101001 ; Unsigned Binary                                                                                                                                                                ;
; acommand_42_set_clr_card_detect  ; 101010 ; Unsigned Binary                                                                                                                                                                ;
; acommand_51_send_scr             ; 110011 ; Unsigned Binary                                                                                                                                                                ;
; first_non_predefined_command     ; 1010   ; Unsigned Binary                                                                                                                                                                ;
+----------------------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver ;
+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                  ;
+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout          ; 00111000 ; Unsigned Binary                                                                                                                                                                       ;
; busy_wait        ; 00110000 ; Unsigned Binary                                                                                                                                                                       ;
; processing_delay ; 00001000 ; Unsigned Binary                                                                                                                                                                       ;
+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; predefined_command_get_status ; 1001  ; Unsigned Binary                                                                                                                                                 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                         ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout        ; 1111111111111111 ; Unsigned Binary                                                                                                                                              ;
; busy_wait      ; 0000001111110000 ; Unsigned Binary                                                                                                                                              ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                           ;
; INIT_FILE                          ; initial_data.mif     ; Untyped                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_pr92      ; Untyped                                                                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+----------------------------------------+
; Parameter Name ; Value                    ; Type                                   ;
+----------------+--------------------------+----------------------------------------+
; INIT_FILE      ; vga_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                         ;
+------------------------------------+--------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                      ;
; WIDTH_A                            ; 32                       ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                       ; Signed Integer                               ;
; NUMWORDS_A                         ; 25000                    ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                      ;
; WIDTH_B                            ; 1                        ; Untyped                                      ;
; WIDTHAD_B                          ; 1                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1                        ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                      ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                      ;
; INIT_FILE                          ; vga_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 25000                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9qg1          ; Untyped                                      ;
+------------------------------------+--------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                              ;
; EW             ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_nsj1  ; Untyped                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 ;
+--------------------------+----------------------------------+--------------------------------------+
; Parameter Name           ; Value                            ; Type                                 ;
+--------------------------+----------------------------------+--------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000001000000000000000000000000 ; Unsigned Binary                      ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000001000100000000000000000000 ; Unsigned Binary                      ;
; WW                       ; 8                                ; Signed Integer                       ;
; HW                       ; 7                                ; Signed Integer                       ;
; MW                       ; 15                               ; Signed Integer                       ;
; DW                       ; 15                               ; Signed Integer                       ;
; EW                       ; 0                                ; Signed Integer                       ;
; PIXELS                   ; 320                              ; Signed Integer                       ;
; LINES                    ; 240                              ; Signed Integer                       ;
+--------------------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 18           ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 96           ; Signed Integer                                                                ;
; ALMOST_EMPTY_VALUE      ; 32           ; Signed Integer                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_p4a1  ; Untyped                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_rgb_resampler_0:video_rgb_resampler_0 ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; IDW            ; 15         ; Signed Integer                                                 ;
; ODW            ; 29         ; Signed Integer                                                 ;
; IEW            ; 0          ; Signed Integer                                                 ;
; OEW            ; 1          ; Signed Integer                                                 ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0 ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; CW               ; 0     ; Signed Integer                                      ;
; DW               ; 29    ; Signed Integer                                      ;
; EW               ; 1     ; Signed Integer                                      ;
; WIW              ; 8     ; Signed Integer                                      ;
; HIW              ; 7     ; Signed Integer                                      ;
; WIDTH_IN         ; 320   ; Signed Integer                                      ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                     ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                     ;
; MH_WW            ; 8     ; Signed Integer                                      ;
; MH_WIDTH_IN      ; 320   ; Signed Integer                                      ;
; MH_CW            ; 0     ; Signed Integer                                      ;
; MW_CW            ; 0     ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                               ;
; WW             ; 8     ; Signed Integer                                                                                               ;
; WIDTH          ; 320   ; Signed Integer                                                                                               ;
; MCW            ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 32           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 321          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ci31  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; CW             ; 0     ; Signed Integer                                                                                             ;
; DW             ; 29    ; Signed Integer                                                                                             ;
; MCW            ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+---------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                    ;
+-------------------------+------------+---------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                          ;
; DW                      ; 29         ; Signed Integer                                          ;
; R_UI                    ; 29         ; Signed Integer                                          ;
; R_LI                    ; 22         ; Signed Integer                                          ;
; G_UI                    ; 19         ; Signed Integer                                          ;
; G_LI                    ; 12         ; Signed Integer                                          ;
; B_UI                    ; 9          ; Signed Integer                                          ;
; B_LI                    ; 2          ; Signed Integer                                          ;
; H_ACTIVE                ; 640        ; Signed Integer                                          ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                          ;
; H_SYNC                  ; 96         ; Signed Integer                                          ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                          ;
; H_TOTAL                 ; 800        ; Signed Integer                                          ;
; V_ACTIVE                ; 480        ; Signed Integer                                          ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                          ;
; V_SYNC                  ; 2          ; Signed Integer                                          ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                          ;
; V_TOTAL                 ; 525        ; Signed Integer                                          ;
; LW                      ; 10         ; Signed Integer                                          ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                         ;
; PW                      ; 10         ; Signed Integer                                          ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                         ;
+-------------------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                 ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                       ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                       ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                       ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                       ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                       ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                       ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                       ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                       ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                       ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                       ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                       ;
; PW                      ; 10         ; Signed Integer                                                                                       ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                      ;
; LW                      ; 10         ; Signed Integer                                                                                       ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                      ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                     ;
; ID                        ; 2     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router|vga_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001|vga_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002|vga_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003|vga_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004|vga_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_005|vga_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006|vga_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_007|vga_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_008|vga_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_009|vga_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_010|vga_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_011|vga_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                       ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                       ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 92    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                             ;
; inUsePackets    ; 1     ; Signed Integer                                             ;
; inDataWidth     ; 30    ; Signed Integer                                             ;
; inChannelWidth  ; 2     ; Signed Integer                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                             ;
; inUseValid      ; 1     ; Signed Integer                                             ;
; inUseReady      ; 1     ; Signed Integer                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                             ;
; outDataWidth    ; 30    ; Signed Integer                                             ;
; outChannelWidth ; 0     ; Signed Integer                                             ;
; outErrorWidth   ; 0     ; Signed Integer                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                             ;
; outUseValid     ; 1     ; Signed Integer                                             ;
; outUseReady     ; 1     ; Signed Integer                                             ;
; outReadyLatency ; 0     ; Signed Integer                                             ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 25000                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                    ;
; Entity Instance            ; vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo                       ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r|scfifo:rfifo                       ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 18                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 321                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                        ;
; Entity Instance            ; vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 32                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                       ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006|vga_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004|vga_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003|vga_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002|vga_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001|vga_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router|vga_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                               ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_video_vga_controller_0:video_vga_controller_0"                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_video_scaler_0:video_scaler_0"                                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream_out_channel ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; stream_in_empty    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; stream_out_empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_video_rgb_resampler_0:video_rgb_resampler_0"                                                                                                         ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0"                                                                                                 ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vga_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                    ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; oci_ienable[15..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "vga_nios2_gen2_0:nios2_gen2_0"        ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_new_sdram_controller_0:new_sdram_controller_0|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_jtag_uart_0:jtag_uart_0"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_altpll_0:altpll_0|vga_altpll_0_altpll_lah2:sd1"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "vga_altpll_0:altpll_0"               ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_crcout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                        ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dsr ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 128                         ;
; cycloneiii_ff         ; 3013                        ;
;     CLR               ; 548                         ;
;     CLR SCLR          ; 4                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 584                         ;
;     ENA CLR           ; 1115                        ;
;     ENA CLR SCLR      ; 84                          ;
;     ENA CLR SLD       ; 56                          ;
;     ENA SCLR          ; 68                          ;
;     ENA SCLR SLD      ; 10                          ;
;     ENA SLD           ; 71                          ;
;     SCLR              ; 23                          ;
;     SLD               ; 24                          ;
;     plain             ; 293                         ;
; cycloneiii_io_obuf    ; 19                          ;
; cycloneiii_lcell_comb ; 4220                        ;
;     arith             ; 354                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 84                          ;
;     normal            ; 3866                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 498                         ;
;         3 data inputs ; 943                         ;
;         4 data inputs ; 2338                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 308                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Nov 09 08:30:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v
    Info (12023): Found entity 1: vga File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v
    Info (12023): Found entity 1: vga_avalon_st_adapter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: vga_avalon_st_adapter_channel_adapter_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_irq_mapper.sv
    Info (12023): Found entity 1: vga_irq_mapper File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0.v
    Info (12023): Found entity 1: vga_mm_interconnect_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_001 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: vga_mm_interconnect_0_avalon_st_adapter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_rsp_mux_002 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_rsp_mux_001 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_rsp_mux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_rsp_demux_003 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_rsp_demux_001 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_rsp_demux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_cmd_mux_003 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_cmd_mux_001 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_cmd_mux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_cmd_demux_002 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_cmd_demux_001 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_cmd_demux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_router_006_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: vga_mm_interconnect_0_router_006 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_router_004_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: vga_mm_interconnect_0_router_004 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_router_003_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: vga_mm_interconnect_0_router_003 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_router_002_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: vga_mm_interconnect_0_router_002 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_router_001_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: vga_mm_interconnect_0_router_001 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: vga_mm_interconnect_0_router_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: vga_mm_interconnect_0_router File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_video_vga_controller_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v
    Info (12023): Found entity 1: vga_video_scaler_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_0.v
    Info (12023): Found entity 1: vga_video_rgb_resampler_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v
    Info (12023): Found entity 1: vga_video_pixel_buffer_dma_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v
    Info (12023): Found entity 1: vga_video_dual_clock_buffer_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_timer_0.v
    Info (12023): Found entity 1: vga_timer_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_sysid_qsys_0.v
    Info (12023): Found entity 1: vga_sysid_qsys_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_onchip_memory2_0.v
    Info (12023): Found entity 1: vga_onchip_memory2_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0.v
    Info (12023): Found entity 1: vga_nios2_gen2_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: vga_nios2_gen2_0_cpu_register_bank_a_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: vga_nios2_gen2_0_cpu_register_bank_b_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: vga_nios2_gen2_0_cpu_nios2_oci_debug File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: vga_nios2_gen2_0_cpu_nios2_oci_break File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: vga_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: vga_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: vga_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: vga_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: vga_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: vga_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: vga_nios2_gen2_0_cpu_nios2_oci_pib File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: vga_nios2_gen2_0_cpu_nios2_oci_im File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: vga_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: vga_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: vga_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: vga_nios2_gen2_0_cpu_nios2_ocimem File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: vga_nios2_gen2_0_cpu_nios2_oci File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: vga_nios2_gen2_0_cpu File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_tck File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: vga_nios2_gen2_0_cpu_test_bench File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_new_sdram_controller_0.v
    Info (12023): Found entity 1: vga_new_sdram_controller_0_input_efifo_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: vga_new_sdram_controller_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 159
Info (12021): Found 5 design units, including 5 entities, in source file vga/synthesis/submodules/vga_jtag_uart_0.v
    Info (12023): Found entity 1: vga_jtag_uart_0_sim_scfifo_w File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: vga_jtag_uart_0_scfifo_w File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: vga_jtag_uart_0_sim_scfifo_r File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: vga_jtag_uart_0_scfifo_r File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: vga_jtag_uart_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 331
Info (12021): Found 4 design units, including 4 entities, in source file vga/synthesis/submodules/vga_altpll_0.v
    Info (12023): Found entity 1: vga_altpll_0_dffpipe_l2c File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 37
    Info (12023): Found entity 2: vga_altpll_0_stdsync_sv6 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 98
    Info (12023): Found entity 3: vga_altpll_0_altpll_lah2 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 130
    Info (12023): Found entity 4: vga_altpll_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 221
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd Line: 126
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd Line: 88
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd Line: 117
    Info (12023): Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_buffer.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Buffer-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd Line: 57
    Info (12023): Found entity 1: Altera_UP_SD_Card_Buffer File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_clock.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Clock-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd Line: 47
    Info (12023): Found entity 1: Altera_UP_SD_Card_Clock File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_control_fsm.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd Line: 67
    Info (12023): Found entity 1: Altera_UP_SD_Card_Control_FSM File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Interface-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 68
    Info (12023): Found entity 1: Altera_UP_SD_Card_Interface File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_response_receiver.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd Line: 63
    Info (12023): Found entity 1: Altera_UP_SD_Card_Response_Receiver File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_crc16_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd Line: 42
    Info (12023): Found entity 1: Altera_UP_SD_CRC16_Generator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_crc7_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd Line: 42
    Info (12023): Found entity 1: Altera_UP_SD_CRC7_Generator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_signal_trigger.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd Line: 37
    Info (12023): Found entity 1: Altera_UP_SD_Signal_Trigger File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_memory_block.vhd
    Info (12022): Found design unit 1: altera_up_sd_card_memory_block-SYN File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd Line: 74
    Info (12023): Found entity 1: Altera_UP_SD_Card_Memory_Block File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd Line: 55
Warning (10037): Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "vga" for the top level hierarchy
Info (12128): Elaborating entity "Altera_UP_SD_Card_Avalon_Interface" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SD_Card_Interface" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd Line: 479
Info (12128): Elaborating entity "Altera_UP_SD_Card_48_bit_Command_Generator" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 371
Info (12128): Elaborating entity "Altera_UP_SD_CRC7_Generator" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd Line: 382
Info (12128): Elaborating entity "Altera_UP_SD_Card_Response_Receiver" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 398
Info (12128): Elaborating entity "Altera_UP_SD_Card_Control_FSM" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 413
Info (12128): Elaborating entity "Altera_UP_SD_Card_Clock" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 445
Info (12128): Elaborating entity "Altera_UP_SD_Signal_Trigger" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 457
Info (12128): Elaborating entity "Altera_UP_SD_Card_Buffer" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd Line: 465
Info (12128): Elaborating entity "Altera_UP_SD_CRC16_Generator" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd Line: 350
Info (12128): Elaborating entity "Altera_UP_SD_Card_Memory_Block" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd Line: 363
Info (12128): Elaborating entity "altsyncram" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd Line: 129
Info (12130): Elaborated megafunction instantiation "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd Line: 129
Info (12133): Instantiated megafunction "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "initial_data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf
    Info (12023): Found entity 1: altsyncram_pr92 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_pr92.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pr92" for hierarchy "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/initial_data.mif -- setting all initial values to 0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd Line: 129
Info (12128): Elaborating entity "vga_altpll_0" for hierarchy "vga_altpll_0:altpll_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 184
Info (12128): Elaborating entity "vga_altpll_0_stdsync_sv6" for hierarchy "vga_altpll_0:altpll_0|vga_altpll_0_stdsync_sv6:stdsync2" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 288
Info (12128): Elaborating entity "vga_altpll_0_dffpipe_l2c" for hierarchy "vga_altpll_0:altpll_0|vga_altpll_0_stdsync_sv6:stdsync2|vga_altpll_0_dffpipe_l2c:dffpipe3" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 116
Info (12128): Elaborating entity "vga_altpll_0_altpll_lah2" for hierarchy "vga_altpll_0:altpll_0|vga_altpll_0_altpll_lah2:sd1" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v Line: 294
Info (12128): Elaborating entity "vga_jtag_uart_0" for hierarchy "vga_jtag_uart_0:jtag_uart_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 197
Info (12128): Elaborating entity "vga_jtag_uart_0_scfifo_w" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "vga_jtag_uart_0_scfifo_r" for hierarchy "vga_jtag_uart_0:jtag_uart_0|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic" File: d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "vga_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic" File: d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "vga_new_sdram_controller_0" for hierarchy "vga_new_sdram_controller_0:new_sdram_controller_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 220
Info (12128): Elaborating entity "vga_new_sdram_controller_0_input_efifo_module" for hierarchy "vga_new_sdram_controller_0:new_sdram_controller_0|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "vga_nios2_gen2_0" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 249
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_test_bench" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo|vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo|vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "vga_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "vga_nios2_gen2_0:nios2_gen2_0|vga_nios2_gen2_0_cpu:cpu|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "vga_onchip_memory2_0" for hierarchy "vga_onchip_memory2_0:onchip_memory2_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 263
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "vga_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf
    Info (12023): Found entity 1: altsyncram_9qg1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_9qg1" for hierarchy "vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/decode_msa.tdf Line: 22
Info (12128): Elaborating entity "decode_msa" for hierarchy "vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated|decode_msa:decode3" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_job.tdf Line: 22
Info (12128): Elaborating entity "mux_job" for hierarchy "vga_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated|mux_job:mux2" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf Line: 44
Info (12128): Elaborating entity "vga_sysid_qsys_0" for hierarchy "vga_sysid_qsys_0:sysid_qsys_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 270
Info (12128): Elaborating entity "vga_timer_0" for hierarchy "vga_timer_0:timer_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 281
Info (12128): Elaborating entity "vga_video_dual_clock_buffer_0" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 298
Info (12128): Elaborating entity "dcfifo" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v Line: 155
Info (12130): Elaborated megafunction instantiation "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v Line: 155
Info (12133): Instantiated megafunction "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf
    Info (12023): Found entity 1: dcfifo_nsj1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_nsj1" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_gray2bin_tgb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_qn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_m5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf
    Info (12023): Found entity 1: altsyncram_j421 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j421" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_a66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf Line: 92
Info (12128): Elaborating entity "vga_video_pixel_buffer_dma_0" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 320
Warning (10230): Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 237
Warning (10230): Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 238
Warning (10230): Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 243
Warning (10230): Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 244
Warning (10230): Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 324
Warning (10230): Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 338
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 396
Info (12130): Elaborated megafunction instantiation "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 396
Info (12133): Instantiated megafunction "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v Line: 396
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf
    Info (12023): Found entity 1: scfifo_p4a1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_p4a1" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf
    Info (12023): Found entity 1: a_dpfifo_es31 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_es31" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf
    Info (12023): Found entity 1: altsyncram_ftb1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ftb1" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:almost_full_comparer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:three_comparison" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf Line: 58
Info (12128): Elaborating entity "vga_video_rgb_resampler_0" for hierarchy "vga_video_rgb_resampler_0:video_rgb_resampler_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 335
Warning (10036): Verilog HDL or VHDL warning at vga_video_rgb_resampler_0.v(106): object "a" assigned a value but never read File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v Line: 106
Info (12128): Elaborating entity "vga_video_scaler_0" for hierarchy "vga_video_scaler_0:video_scaler_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 351
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 218
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 229
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12130): Elaborated megafunction instantiation "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12133): Instantiated megafunction "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "321"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf
    Info (12023): Found entity 1: scfifo_ci31 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ci31" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf
    Info (12023): Found entity 1: a_dpfifo_v931 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_v931" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf
    Info (12023): Found entity 1: cmpr_ms8 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ms8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:almost_full_comparer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 53
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:three_comparison" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf
    Info (12023): Found entity 1: cntr_ea7 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ea7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ea7" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf
    Info (12023): Found entity 1: cntr_2ab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_2ab" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf Line: 57
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "vga_video_vga_controller_0" for hierarchy "vga_video_vga_controller_0:video_vga_controller_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 369
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "vga_mm_interconnect_0" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 451
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 831
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 891
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 951
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1015
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1079
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1143
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1207
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1271
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1335
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1399
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1463
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1527
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1608
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1689
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1770
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1854
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1895
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 1936
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 2020
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 2061
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 2727
Info (12128): Elaborating entity "vga_mm_interconnect_0_router" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 2993
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_default_decode" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router:router|vga_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_001" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3009
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_001_default_decode" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_001:router_001|vga_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv Line: 192
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_002" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3025
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_002_default_decode" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_002:router_002|vga_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_003" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3041
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_003_default_decode" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_003:router_003|vga_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_004" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3057
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_004_default_decode" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_004:router_004|vga_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_006" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3089
Info (12128): Elaborating entity "vga_mm_interconnect_0_router_006_default_decode" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_router_006:router_006|vga_mm_interconnect_0_router_006_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3219
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "vga_mm_interconnect_0_cmd_demux" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3236
Info (12128): Elaborating entity "vga_mm_interconnect_0_cmd_demux_001" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3301
Info (12128): Elaborating entity "vga_mm_interconnect_0_cmd_demux_002" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3330
Info (12128): Elaborating entity "vga_mm_interconnect_0_cmd_mux" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3353
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "vga_mm_interconnect_0_cmd_mux_001" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3370
Info (12128): Elaborating entity "vga_mm_interconnect_0_cmd_mux_003" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3410
Info (12128): Elaborating entity "vga_mm_interconnect_0_rsp_demux" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3530
Info (12128): Elaborating entity "vga_mm_interconnect_0_rsp_demux_001" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3547
Info (12128): Elaborating entity "vga_mm_interconnect_0_rsp_demux_003" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3587
Info (12128): Elaborating entity "vga_mm_interconnect_0_rsp_mux" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3701
Info (12128): Elaborating entity "vga_mm_interconnect_0_rsp_mux_001" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3766
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "vga_mm_interconnect_0_rsp_mux_002" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3795
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3861
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3927
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 3961
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "vga_mm_interconnect_0_avalon_st_adapter" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 4024
Info (12128): Elaborating entity "vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "vga_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v Line: 4053
Info (12128): Elaborating entity "vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "vga_mm_interconnect_0:mm_interconnect_0|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "vga_irq_mapper" for hierarchy "vga_irq_mapper:irq_mapper" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 459
Info (12128): Elaborating entity "vga_avalon_st_adapter" for hierarchy "vga_avalon_st_adapter:avalon_st_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 492
Info (12128): Elaborating entity "vga_avalon_st_adapter_channel_adapter_0" for hierarchy "vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at vga_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at vga_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1) File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 555
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 618
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 131
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.09.08:31:16 Progress: Loading sld58d5a48e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[1]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 69
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[2]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 99
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[3]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 129
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[12]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 399
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[13]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 429
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[22]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 699
        Warning (14320): Synthesized away node "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[23]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf Line: 729
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[0]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 37
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[1]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 67
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[10]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 337
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[11]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 367
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[20]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 637
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[21]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 667
        Warning (14320): Synthesized away node "vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[31]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf Line: 967
        Warning (14320): Synthesized away node "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|q_b[17]" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf Line: 547
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "vga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_wire_cke" is stuck at VCC File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 17
    Warning (13410): Pin "vga_out_SYNC" is stuck at GND File: D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 372 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6063 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 19 bidirectional pins
    Info (21061): Implemented 5675 logic cells
    Info (21064): Implemented 308 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4971 megabytes
    Info: Processing ended: Sat Nov 09 08:31:36 2024
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.map.smsg.


