$date
	Wed Sep 19 10:35:12 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! c $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " pulso $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#4
0"
#8
1"
#12
0"
1!
#16
1"
#20
0"
#24
1"
0!
#28
0"
#32
1"
#36
0"
1!
#40
1"
#44
0"
#48
1"
0!
#52
0"
#56
1"
#60
0"
1!
