--- /home/jakess22/reconfig_bw/sst_test_outputs/run_data/test_CramSim_1_RW.out
+++ /home/jakess22/reconfig_bw/src/sst/elements/CramSim/tests/refFiles/test_CramSim_1_RW.out
@@ -1,43 +1,16 @@
-Config file list: ['/home/jakess22/reconfig_bw/sst_test_outputs/tmp_data/testCramSim/ddr4_verimem.cfg']
-Override:  traceFile=/home/jakess22/reconfig_bw/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_1_RW.trc
-Override cfg traceFile /home/jakess22/reconfig_bw/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_1_RW.trc
-TraceFileReader: tracefile name is /home/jakess22/reconfig_bw/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_1_RW.trc
-TraceFileReader: traceFile type is missing... default (DRAMSim2 type)
-boolDualCommandBus value is missing... disabled
-boolMultiCycleACT value is missing... disabled
-numPChannelsPerChannel value is missing... disabled
-boolUseSBRefresh (single bank refresh) param value is missing... disabled
-cmdScheduligPolicy is missing... it will be "bank round robin" (default)
+Config file: ddr4_verimem.cfg
+Trace file: traces/sst-CramSim-trace_verimem_1_RW.trc
 Address map string: _r_l_R_B_b_h_
-[c_Dimm] numPChannelsPerChannel value is missing... disabled
-[c_Dimm] boolPowerCalc value is missing... disabled
+Attaching Channel0 to Rank0
+Attaching Channel0 to Rank1
 Deleting DIMM
-======= CramSim Simulation Report [Memory Device] ===================================
- 1. Received Commands
-  - Total : 545
-  - Active : 182(33.39%)
-  - Read : 91(16.70%)
-  - Write : 91(16.70%
-  - Precharge : 181(33.21%)
-  - Refresh : 0 (0.00%)
-=====================================================================================
-
-======= CramSim Simulation Report [Transaction Generator] ============================
-Total Read-Txns Requests sent: 91
-Total Write-Txns Requests sent: 91
-Total Txns Sents: 182
-Total Read-Txns Responses received: 91
-Total Write-Txns Responses received: 91
-Total Txns Received: 182
-Cycles Per Transaction (CPT) = 60.43
+Refresh's sent out: 0
+Total Read-Txns Requests send: 907
+Total Write-Txns Requests send: 906
+Read-Txns-Received: 880
+Write-Txns-Received: 880
+Total Txns Received: 1760
+Cycles Per Transaction (CPT) = 62.5
 Component Finished.
-========================================================================================
-
- TxnGen.readTxnsCompleted : Accumulator : Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; Min.u64 = 1; Max.u64 = 1; 
- TxnGen.writeTxnsCompleted : Accumulator : Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; Min.u64 = 1; Max.u64 = 1; 
- TxnGen.readTxnsSent : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; Min.u64 = 1; Max.u64 = 1; 
- TxnGen.txnsPerCycle : Accumulator : Sum.f64 = 0.016547; SumSQ.f64 = 0.000274; Count.u64 = 1; Min.f64 = 0.016547; Max.f64 = 0.016547; 
- TxnGen.readTxnsLatency : Accumulator : Sum.u64 = 450398; SumSQ.u64 = 2837283514; Count.u64 = 91; Min.u64 = 24; Max.u64 = 7743; 
- TxnGen.writeTxnsLatency : Accumulator : Sum.u64 = 453908; SumSQ.u64 = 2864373694; Count.u64 = 91; Min.u64 = 78; Max.u64 = 7743; 
- TxnGen.txnsLatency : Accumulator : Sum.u64 = 904306; SumSQ.u64 = 5701657208; Count.u64 = 182; Min.u64 = 24; Max.u64 = 7743; 
-virtual SST::CramSim::c_DeviceDriver::~c_DeviceDriver()Simulation is complete, simulated time: 11 us
+virtual SST::n_Bank::c_CmdUnit::~c_CmdUnit()
+Simulation is complete, simulated time: 110 us
