/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_1z;
  wire [29:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  reg [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_5z[5] & celloutsig_0_2z[7]);
  assign celloutsig_1_14z = !(celloutsig_1_2z[2] ? celloutsig_1_7z[2] : celloutsig_1_6z[0]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[1] | in_data[101]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z | celloutsig_0_9z) & (celloutsig_0_8z | celloutsig_0_1z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z[12] | in_data[122]) & (celloutsig_1_7z[1] | celloutsig_1_7z[8]));
  assign celloutsig_1_4z = celloutsig_1_2z[4:0] + in_data[181:177];
  assign celloutsig_0_2z = { in_data[55:27], celloutsig_0_0z } / { 1'h1, in_data[37:9] };
  assign celloutsig_0_6z = { in_data[37:25], celloutsig_0_0z } <= { in_data[17:5], celloutsig_0_3z };
  assign celloutsig_1_12z = ! { celloutsig_1_7z[8:6], celloutsig_1_10z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[151:145] : { in_data[162:161], celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_3z = celloutsig_1_0z[2] ? { in_data[138:137], celloutsig_1_0z[3], 1'h1, celloutsig_1_0z[1:0], celloutsig_1_2z } : in_data[123:111];
  assign celloutsig_1_6z = celloutsig_1_3z[4] ? { celloutsig_1_0z[3:1], celloutsig_1_1z } : celloutsig_1_4z[4:1];
  assign celloutsig_1_8z = in_data[135] ? celloutsig_1_3z[4:0] : { in_data[165:162], celloutsig_1_5z };
  assign celloutsig_1_10z = celloutsig_1_3z[0] ? in_data[185:183] : celloutsig_1_6z[3:1];
  assign celloutsig_1_15z = celloutsig_1_0z[0] ? { in_data[103:100], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z } : { celloutsig_1_3z[11:3], celloutsig_1_0z[3:1], 1'h0, celloutsig_1_10z };
  assign celloutsig_0_1z = - { in_data[89:82], celloutsig_0_0z };
  assign celloutsig_1_7z = - celloutsig_1_3z[12:3];
  assign celloutsig_0_8z = in_data[45:25] !== { in_data[24:14], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_3z = & { celloutsig_0_2z[26:12], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[30], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } <<< celloutsig_0_2z[13:5];
  assign celloutsig_0_11z = { celloutsig_0_4z[4:1], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z } >>> { celloutsig_0_2z[9], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_19z = { in_data[136:116], celloutsig_1_1z, celloutsig_1_10z } - { celloutsig_1_4z[2:0], celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[147:144] ^ in_data[166:163];
  assign celloutsig_0_0z = ~((in_data[87] & in_data[25]) | in_data[29]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[1]) | celloutsig_1_0z[1]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_4z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z[10:7], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_11z = celloutsig_1_4z;
  assign { out_data[128], out_data[120:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
