Running: /mnt/n7fs/install/xilinx_14.7/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o bin -prj ise.prj -top testTxUnit 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "../clkUnit/clkUnit.vhd" into library work
Parsing VHDL file "TxUnit.vhd" into library work
Parsing VHDL file "testTxUnit.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "../clkUnit/clkUnit.vhd" Line 24: <diviseurclk> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 83456 KB
Fuse CPU Usage: 910 ms
WARNING:Simulator:648 - "../clkUnit/clkUnit.vhd" Line 24. Instance diviseurclk is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavorial of entity TxUnit [txunit_default]
Compiling architecture behavorial of entity clkUnit [clkunit_default]
Compiling architecture behavior of entity testtxunit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable bin
Fuse Memory Usage: 649112 KB
Fuse CPU Usage: 930 ms
GCC CPU Usage: 540 ms
