

================================================================
== Vitis HLS Report for 'matMultiply_float_6_6_6_2'
================================================================
* Date:           Wed Nov 30 09:20:58 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.484 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matMul_loop_L     |      168|      168|        28|          -|          -|     6|        no|
        | + matMul_loop_N    |       26|       26|        26|          -|          -|     1|        no|
        |  ++ matMul_loop_M  |       24|       24|         8|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mat_in_R_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mat_in_R_2_read" [../../src/hls_src/matrix_ops.h:4]   --->   Operation 12 'read' 'mat_in_R_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mat_in_R_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mat_in_R_1_read" [../../src/hls_src/matrix_ops.h:4]   --->   Operation 13 'read' 'mat_in_R_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mat_in_R_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mat_in_R_0_read" [../../src/hls_src/matrix_ops.h:4]   --->   Operation 14 'read' 'mat_in_R_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%br_ln13 = br void" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 15 'br' 'br_ln13' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln13, void %._crit_edge7.loopexit, i3 0, void %.lr.ph11" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln13 = add i3 %i, i3 1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 17 'add' 'add_ln13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %i" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.69ns)   --->   "%icmp_ln13 = icmp_eq  i3 %i, i3 6" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 19 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %._crit_edge12.loopexit" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 21 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 22 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%empty = sub i5 %p_shl, i5 %zext_ln13" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 24 'sub' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 25 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.48>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../../src/hls_src/matrix_ops.h:32]   --->   Operation 26 'ret' 'ret_ln32' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%k = phi i1 1, void %._crit_edge.loopexit, i1 0, void %.split4" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 27 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i1 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 28 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %k, void %.split2, void %._crit_edge7.loopexit" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 30 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 31 'specloopname' 'specloopname_ln17' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.74ns)   --->   "%add_ln20 = add i3 %zext_ln17, i3 %i" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 32 'add' 'add_ln20' <Predicate = (!k)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i3 %add_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 33 'zext' 'zext_ln20' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%mat_out_addr = getelementptr i32 %mat_out, i64 0, i64 %zext_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 34 'getelementptr' 'mat_out_addr' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln23 = br void %.lr.ph" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 35 'br' 'br_ln23' <Predicate = (!k)> <Delay = 0.48>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (k)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln23, void %.split, i2 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 37 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add1913 = phi i32 %tmp_1, void %.split, i32 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 38 'phi' 'add1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.62ns)   --->   "%add_ln23 = add i2 %j, i2 1" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 39 'add' 'add_ln23' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %j" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 40 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.51ns)   --->   "%icmp_ln23 = icmp_eq  i2 %j, i2 3" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split, void %._crit_edge.loopexit" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln27 = add i5 %zext_ln23, i5 %empty" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 44 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %add_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 45 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%mat_in_L_addr = getelementptr i32 %mat_in_L, i64 0, i64 %zext_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 46 'getelementptr' 'mat_in_L_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.79ns)   --->   "%mat_in_L_load = load i5 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 47 'load' 'mat_in_L_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 48 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %mat_in_R_0_read_1, i32 %mat_in_R_1_read_1, i32 %mat_in_R_2_read_1, i2 %j" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 48 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.51ns)   --->   "%icmp_ln27 = icmp_eq  i2 %add_ln23, i2 3" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 49 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln27 = store i32 %add1913, i6 %mat_out_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 50 'store' 'store_ln27' <Predicate = (icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.46>
ST_5 : Operation 52 [1/2] (0.79ns)   --->   "%mat_in_L_load = load i5 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 52 'load' 'mat_in_L_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 53 [4/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 53 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 54 [3/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 55 [2/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 56 [1/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 57 [3/3] (5.48ns)   --->   "%tmp_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 57 'facc' 'tmp_1' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 58 [2/3] (5.48ns)   --->   "%tmp_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 58 'facc' 'tmp_1' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.48>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 59 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/3] (5.48ns)   --->   "%tmp_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 60 'facc' 'tmp_1' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_in_L]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mat_in_R_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_in_R_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_in_R_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mat_in_R_2_read_1     (read             ) [ 001111111111]
mat_in_R_1_read_1     (read             ) [ 001111111111]
mat_in_R_0_read_1     (read             ) [ 001111111111]
br_ln13               (br               ) [ 011111111111]
i                     (phi              ) [ 001111111111]
add_ln13              (add              ) [ 011111111111]
zext_ln13             (zext             ) [ 000000000000]
icmp_ln13             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln13               (br               ) [ 000000000000]
specloopname_ln13     (specloopname     ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
empty                 (sub              ) [ 000111111111]
br_ln17               (br               ) [ 001111111111]
ret_ln32              (ret              ) [ 000000000000]
k                     (phi              ) [ 001111111111]
zext_ln17             (zext             ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln17               (br               ) [ 000000000000]
specloopname_ln17     (specloopname     ) [ 000000000000]
add_ln20              (add              ) [ 000000000000]
zext_ln20             (zext             ) [ 000000000000]
mat_out_addr          (getelementptr    ) [ 000011111111]
br_ln23               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
j                     (phi              ) [ 000010000000]
add1913               (phi              ) [ 000010000000]
add_ln23              (add              ) [ 001111111111]
zext_ln23             (zext             ) [ 000000000000]
icmp_ln23             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln23               (br               ) [ 000000000000]
add_ln27              (add              ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
mat_in_L_addr         (getelementptr    ) [ 000001000000]
tmp                   (mux              ) [ 000001111000]
icmp_ln27             (icmp             ) [ 000001111111]
store_ln27            (store            ) [ 000000000000]
br_ln0                (br               ) [ 001111111111]
mat_in_L_load         (load             ) [ 000000111000]
mul                   (fmul             ) [ 000000000111]
specloopname_ln23     (specloopname     ) [ 000000000000]
tmp_1                 (facc             ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_in_L">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_L"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_in_R_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_R_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_in_R_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_R_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mat_in_R_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_R_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mat_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="mat_in_R_2_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_in_R_2_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mat_in_R_1_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_in_R_1_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mat_in_R_0_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_in_R_0_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mat_out_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_out_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="mat_in_L_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_in_L_addr/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat_in_L_load/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln27_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="k_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="1"/>
<pin id="124" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="add1913_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1913 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="add1913_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add1913/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln13_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln13_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln13_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln17_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln20_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="1"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln20_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln23_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln23_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln23_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln27_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="2"/>
<pin id="214" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln27_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="3"/>
<pin id="224" dir="0" index="2" bw="32" slack="3"/>
<pin id="225" dir="0" index="3" bw="32" slack="3"/>
<pin id="226" dir="0" index="4" bw="2" slack="0"/>
<pin id="227" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln27_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="5"/>
<pin id="240" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="242" class="1005" name="mat_in_R_2_read_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="3"/>
<pin id="244" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mat_in_R_2_read_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="mat_in_R_1_read_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="3"/>
<pin id="249" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mat_in_R_1_read_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="mat_in_R_0_read_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="3"/>
<pin id="254" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mat_in_R_0_read_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_ln13_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="265" class="1005" name="empty_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="2"/>
<pin id="267" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="270" class="1005" name="mat_out_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mat_out_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln23_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="283" class="1005" name="mat_in_L_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="1"/>
<pin id="285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_L_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln27_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="5"/>
<pin id="295" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="298" class="1005" name="mat_in_L_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_L_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="mul_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="109" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="109" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="149"><net_src comp="86" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="101" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="101" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="101" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="101" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="156" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="114" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="97" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="199"><net_src comp="126" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="126" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="126" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="201" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="126" pin="4"/><net_sink comp="221" pin=4"/></net>

<net id="234"><net_src comp="195" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="54" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="250"><net_src comp="60" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="255"><net_src comp="66" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="260"><net_src comp="150" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="268"><net_src comp="174" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="273"><net_src comp="72" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="278"><net_src comp="195" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="286"><net_src comp="79" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="291"><net_src comp="221" pin="5"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="296"><net_src comp="230" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="301"><net_src comp="86" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="306"><net_src comp="145" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="311"><net_src comp="236" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_out | {4 }
 - Input state : 
	Port: matMultiply<float, 6, 6, 6>.2 : mat_in_L | {4 5 }
	Port: matMultiply<float, 6, 6, 6>.2 : mat_in_R_0_read | {1 }
	Port: matMultiply<float, 6, 6, 6>.2 : mat_in_R_1_read | {1 }
	Port: matMultiply<float, 6, 6, 6>.2 : mat_in_R_2_read | {1 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		zext_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		p_shl : 1
		empty : 2
	State 3
		zext_ln17 : 1
		br_ln17 : 1
		add_ln20 : 2
		zext_ln20 : 3
		mat_out_addr : 4
	State 4
		add_ln23 : 1
		zext_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		add_ln27 : 2
		zext_ln27 : 3
		mat_in_L_addr : 4
		mat_in_L_load : 5
		tmp : 1
		icmp_ln27 : 2
		store_ln27 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   facc   |          grp_fu_236          |    0    |   137   |   831   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_145          |    3    |   143   |   140   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln13_fu_150       |    0    |    0    |    10   |
|    add   |        add_ln20_fu_184       |    0    |    0    |    10   |
|          |        add_ln23_fu_195       |    0    |    0    |    9    |
|          |        add_ln27_fu_211       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln13_fu_160       |    0    |    0    |    8    |
|   icmp   |       icmp_ln23_fu_205       |    0    |    0    |    8    |
|          |       icmp_ln27_fu_230       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    mux   |          tmp_fu_221          |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         empty_fu_174         |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          | mat_in_R_2_read_1_read_fu_54 |    0    |    0    |    0    |
|   read   | mat_in_R_1_read_1_read_fu_60 |    0    |    0    |    0    |
|          | mat_in_R_0_read_1_read_fu_66 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln13_fu_156       |    0    |    0    |    0    |
|          |       zext_ln17_fu_180       |    0    |    0    |    0    |
|   zext   |       zext_ln20_fu_190       |    0    |    0    |    0    |
|          |       zext_ln23_fu_201       |    0    |    0    |    0    |
|          |       zext_ln27_fu_216       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_166         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   280   |   1062  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add1913_reg_133     |   32   |
|     add_ln13_reg_257    |    3   |
|     add_ln23_reg_275    |    2   |
|      empty_reg_265      |    5   |
|         i_reg_97        |    3   |
|    icmp_ln27_reg_293    |    1   |
|        j_reg_122        |    2   |
|        k_reg_109        |    1   |
|  mat_in_L_addr_reg_283  |    5   |
|  mat_in_L_load_reg_298  |   32   |
|mat_in_R_0_read_1_reg_252|   32   |
|mat_in_R_1_read_1_reg_247|   32   |
|mat_in_R_2_read_1_reg_242|   32   |
|   mat_out_addr_reg_270  |    6   |
|       mul_reg_303       |   32   |
|      tmp_1_reg_308      |   32   |
|       tmp_reg_288       |   32   |
+-------------------------+--------+
|          Total          |   284  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_97     |  p0  |   2  |   3  |    6   ||    9    |
|     k_reg_109    |  p0  |   2  |   1  |    2   |
|    grp_fu_145    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  1.956  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   280  |  1062  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   564  |  1089  |
+-----------+--------+--------+--------+--------+
