git clone --depth 1 --no-tags https://github.com/xianmie/Internet-project.git f:/verilog_sva_gh_scraper/data/full_repos/488881876
git clone --depth 1 --no-tags https://github.com/Splasher1804/DW03-Bictr-Decode.git f:/verilog_sva_gh_scraper/data/full_repos/492266834
git clone --depth 1 --no-tags https://github.com/kmakhno/ad9648_axi_wrapper_1.0.git f:/verilog_sva_gh_scraper/data/full_repos/492241502
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/Frequency-Divide-BY-3-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492862261
git clone --depth 1 --no-tags https://github.com/dzx-dzx/Handshake.git f:/verilog_sva_gh_scraper/data/full_repos/493898240
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/491066807
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/PWM-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/488498432
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/489735258
git clone --depth 1 --no-tags https://github.com/briansune/CS42448-Verilog-Example.git f:/verilog_sva_gh_scraper/data/full_repos/490088950
git clone --depth 1 --no-tags https://github.com/yolanda10202/CSM152A_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/492976518
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/SR-Flip-Flop-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/491612103
git clone --depth 1 --no-tags https://github.com/coleblackman/FABulousTG.git f:/verilog_sva_gh_scraper/data/full_repos/493325441
git clone --depth 1 --no-tags https://github.com/skynatepro/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/489851696
git clone --depth 1 --no-tags https://github.com/liby6/iic_driver.git f:/verilog_sva_gh_scraper/data/full_repos/493971390
git clone --depth 1 --no-tags https://github.com/jonathanmorenofarias/GroupProject.git f:/verilog_sva_gh_scraper/data/full_repos/493896946
git clone --depth 1 --no-tags https://github.com/Entropy-xcy/saed_demo.git f:/verilog_sva_gh_scraper/data/full_repos/493001838
git clone --depth 1 --no-tags https://github.com/AirsFyp/caravel_FPU_Single_Precision.git f:/verilog_sva_gh_scraper/data/full_repos/493514142
git clone --depth 1 --no-tags https://github.com/MajFontana/verilog-things.git f:/verilog_sva_gh_scraper/data/full_repos/493331294
git clone --depth 1 --no-tags https://github.com/s1410932002/0517.git f:/verilog_sva_gh_scraper/data/full_repos/493276661
git clone --depth 1 --no-tags https://github.com/alexblue0329/PRNG.git f:/verilog_sva_gh_scraper/data/full_repos/493977822
git clone --depth 1 --no-tags https://github.com/phuc-to/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/490564460
git clone --depth 1 --no-tags https://github.com/Msembgli/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/490249221
git clone --depth 1 --no-tags https://github.com/satyamsharma24/double_precesion_floating_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/489864950
git clone --depth 1 --no-tags https://github.com/Csiegelion/-.git f:/verilog_sva_gh_scraper/data/full_repos/489902595
git clone --depth 1 --no-tags https://github.com/leunknown/5-Stage-MIPS-32.git f:/verilog_sva_gh_scraper/data/full_repos/489994042
git clone --depth 1 --no-tags https://github.com/YanYuTu/BCD_To_7.git f:/verilog_sva_gh_scraper/data/full_repos/489062109
git clone --depth 1 --no-tags https://github.com/marasc36/finalProject_compach.git f:/verilog_sva_gh_scraper/data/full_repos/489208619
git clone --depth 1 --no-tags https://github.com/CatincaO/ac-maze.git f:/verilog_sva_gh_scraper/data/full_repos/491147416
git clone --depth 1 --no-tags https://github.com/vtudn/simple_decorative_leds.git f:/verilog_sva_gh_scraper/data/full_repos/492213907
git clone --depth 1 --no-tags https://github.com/anthony-schmidt/Typing_Test.git f:/verilog_sva_gh_scraper/data/full_repos/492028609
git clone --depth 1 --no-tags https://github.com/DECAfpga/Other_Cores.git f:/verilog_sva_gh_scraper/data/full_repos/492173915
git clone --depth 1 --no-tags https://github.com/thedrippster/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/488439670
git clone --depth 1 --no-tags https://github.com/georgerennie/d2.git f:/verilog_sva_gh_scraper/data/full_repos/489387518
git clone --depth 1 --no-tags https://github.com/homelith/dockerized-gowin-template.git f:/verilog_sva_gh_scraper/data/full_repos/489392257
git clone --depth 1 --no-tags https://github.com/hunterxhunt1/CompE-475---Microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/489113031
git clone --depth 1 --no-tags https://github.com/PHITRUONG2304/boundFlasher.git f:/verilog_sva_gh_scraper/data/full_repos/488934267
git clone --depth 1 --no-tags https://github.com/1929sofiaArceo/Practica4_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/488422329
git clone --depth 1 --no-tags https://github.com/birdybro/AlphaMission.git f:/verilog_sva_gh_scraper/data/full_repos/488739248
git clone --depth 1 --no-tags https://github.com/NishantSahay123/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/487739736
git clone --depth 1 --no-tags https://github.com/mfurga-cs/fpga-summul.git f:/verilog_sva_gh_scraper/data/full_repos/487768789
git clone --depth 1 --no-tags https://github.com/vananh09/BOUND_FLASHER_LSI_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/491490563
git clone --depth 1 --no-tags https://github.com/JohnZDictator/FPGA_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/492314017
git clone --depth 1 --no-tags https://github.com/ollie0626/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/491816568
git clone --depth 1 --no-tags https://github.com/hirokiwa/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/490162501
git clone --depth 1 --no-tags https://github.com/hishamelreedy/Gesture-Recognition-Accelerator-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/489994352
git clone --depth 1 --no-tags https://github.com/derrick-yu1/4-Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/490044222
git clone --depth 1 --no-tags https://github.com/adamdunc/whs_2022.git f:/verilog_sva_gh_scraper/data/full_repos/492664428
git clone --depth 1 --no-tags https://github.com/G1Y2Z3/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/493902143
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/weektwelve.git f:/verilog_sva_gh_scraper/data/full_repos/493950575
git clone --depth 1 --no-tags https://github.com/anshangPro/CPUProj.git f:/verilog_sva_gh_scraper/data/full_repos/494088117
git clone --depth 1 --no-tags https://github.com/TanItech/Stack-Queue-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/493905850
git clone --depth 1 --no-tags https://github.com/frank355325/homework4.git f:/verilog_sva_gh_scraper/data/full_repos/494059430
git clone --depth 1 --no-tags https://github.com/harikrishnadarapuneni/Test_demo.git f:/verilog_sva_gh_scraper/data/full_repos/493626124
git clone --depth 1 --no-tags https://github.com/Orbin-Ahmed/VLSI_lab_task-cse460-.git f:/verilog_sva_gh_scraper/data/full_repos/493746803
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220513.git f:/verilog_sva_gh_scraper/data/full_repos/493733767
git clone --depth 1 --no-tags https://github.com/Wwtfly89/prandom.git f:/verilog_sva_gh_scraper/data/full_repos/493741251
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/PassthroughIP.git f:/verilog_sva_gh_scraper/data/full_repos/493567277
git clone --depth 1 --no-tags https://github.com/soooch/1-Hz-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/492157558
git clone --depth 1 --no-tags https://github.com/atl1502/FPGA_Tank_Trouble.git f:/verilog_sva_gh_scraper/data/full_repos/492288465
git clone --depth 1 --no-tags https://github.com/JAYJUN0125/Digital-Logio-Design-homework5.git f:/verilog_sva_gh_scraper/data/full_repos/492287603
git clone --depth 1 --no-tags https://github.com/hirenkhurana/RISC_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/488769310
git clone --depth 1 --no-tags https://github.com/lospo109/dldp4.git f:/verilog_sva_gh_scraper/data/full_repos/489062300
git clone --depth 1 --no-tags https://github.com/EmbeddedSystemsLearningProject/Test_1.git f:/verilog_sva_gh_scraper/data/full_repos/492353805
git clone --depth 1 --no-tags https://github.com/merajhasan88/automatic-car-lane-changer-simple.git f:/verilog_sva_gh_scraper/data/full_repos/487785082
git clone --depth 1 --no-tags https://github.com/tonminhce/fifo-buffer.git f:/verilog_sva_gh_scraper/data/full_repos/487782947
git clone --depth 1 --no-tags https://github.com/tyleryouk/analyzingwaveforms.git f:/verilog_sva_gh_scraper/data/full_repos/488049175
git clone --depth 1 --no-tags https://github.com/Bio-HO/MCP3008_test.git f:/verilog_sva_gh_scraper/data/full_repos/488402450
git clone --depth 1 --no-tags https://github.com/s1410932004/hw4.git f:/verilog_sva_gh_scraper/data/full_repos/488891099
git clone --depth 1 --no-tags https://github.com/Kento-yang/LP_CMOS_IC_proc.git f:/verilog_sva_gh_scraper/data/full_repos/489689198
git clone --depth 1 --no-tags https://github.com/ShoichiroKitano/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487825097
git clone --depth 1 --no-tags https://github.com/Gozzman/Matrix-display-controller.git f:/verilog_sva_gh_scraper/data/full_repos/488482526
git clone --depth 1 --no-tags https://github.com/frank355325/homework5.git f:/verilog_sva_gh_scraper/data/full_repos/494092695
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ethernet_packet_detector_ip_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/490366561
git clone --depth 1 --no-tags https://github.com/alexvetsavong/ECE411---MPs.git f:/verilog_sva_gh_scraper/data/full_repos/493348093
git clone --depth 1 --no-tags https://github.com/alex0652/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/493479152
git clone --depth 1 --no-tags https://github.com/joongyeoncho0823/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/492711629
git clone --depth 1 --no-tags https://github.com/tanviPDX/ECE-593-MIPS32-Pipeline-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/494190246
git clone --depth 1 --no-tags https://github.com/sminnaar123/camouse.git f:/verilog_sva_gh_scraper/data/full_repos/493179924
git clone --depth 1 --no-tags https://github.com/praveenbr2002/ComputerArchitecture-CourseWork.git f:/verilog_sva_gh_scraper/data/full_repos/493215797
git clone --depth 1 --no-tags https://github.com/Samaksh36/Open-Source_VLSI-Design-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/492920950
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Test.git f:/verilog_sva_gh_scraper/data/full_repos/493827111
git clone --depth 1 --no-tags https://github.com/lospo109/dldp5.git f:/verilog_sva_gh_scraper/data/full_repos/493952643
git clone --depth 1 --no-tags https://github.com/Paul-Twist/Paul-Twist.git f:/verilog_sva_gh_scraper/data/full_repos/488376363
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_8.git f:/verilog_sva_gh_scraper/data/full_repos/488061423
git clone --depth 1 --no-tags https://github.com/0907yF/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/488870704
git clone --depth 1 --no-tags https://github.com/TangChiaHui/Homework4.git f:/verilog_sva_gh_scraper/data/full_repos/488891118
git clone --depth 1 --no-tags https://github.com/qqo60710/bcd.git f:/verilog_sva_gh_scraper/data/full_repos/489112252
git clone --depth 1 --no-tags https://github.com/koppe-pan/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/489197032
git clone --depth 1 --no-tags https://github.com/Ideasay/hdlbits_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/489241432
git clone --depth 1 --no-tags https://github.com/BiprarshiD/Design-of-Single-Cycle-CPU-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/491109046
git clone --depth 1 --no-tags https://github.com/BeatrizA2/Projeto-de-SD.git f:/verilog_sva_gh_scraper/data/full_repos/489449904
git clone --depth 1 --no-tags https://github.com/IMMarcus09/Fpga-Music-Player.git f:/verilog_sva_gh_scraper/data/full_repos/489578486
git clone --depth 1 --no-tags https://github.com/Ahmed0100/systolic_fft_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492418055
git clone --depth 1 --no-tags https://github.com/01fe21mve005/Advance-digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/491867003
git clone --depth 1 --no-tags https://github.com/vukasinn-vtool/lab3-jasper.git f:/verilog_sva_gh_scraper/data/full_repos/490613881
git clone --depth 1 --no-tags https://github.com/gritvik/FPGA-garage-band.git f:/verilog_sva_gh_scraper/data/full_repos/489985424
git clone --depth 1 --no-tags https://github.com/MihaiN99/Square-Root-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/490016492
git clone --depth 1 --no-tags https://github.com/shikye/sel_risc.git f:/verilog_sva_gh_scraper/data/full_repos/490084346
git clone --depth 1 --no-tags https://github.com/miaochenlu/MCPU.git f:/verilog_sva_gh_scraper/data/full_repos/492701271
git clone --depth 1 --no-tags https://github.com/sicajc/VLSI_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/492672976
