// Seed: 3075173237
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3;
  logic [1 'b0 : 1] id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  id_5 :
  assert property (@(1) -1)
  else;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign id_5 = 1;
  parameter id_6 = 1;
  assign id_5 = 1'b0;
  assign id_2[1] = id_1;
endmodule
