(S (NP (NP (NNP Modern) (NNP Hardware) (NNP Description) (NNP Languages)) (PRN (-LRB- -LRB-) (NP (NNP HDLs)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NP (NNP SystemVerilog)) (CC or) (NP (NNP VHDL))))) (VP (VBP are) (, ,) (PP (JJ due) (TO to) (NP (PRP$ their) (NN sheer) (NN complexity))) (, ,) (ADJP (NN insufficient) (S (VP (TO to) (VP (VB transport) (NP (NNS designs)) (PP (IN through) (NP (JJ modern) (NN circuit) (NN design) (VBZ flows)))))))) (. .))
(S (ADVP (RB Instead)) (, ,) (NP (DT each) (NN design) (NN automation) (NN tool)) (VP (NNS lowers) (NP (NNP HDLs)) (PP (TO to) (NP (NP (PRP$ its) (JJ own) (NNP Intermediate) (NNP Representation)) (PRN (-LRB- -LRB-) (NP (NNP IR)) (-RRB- -RRB-))))) (. .))
(S (S (NP (DT These) (NNS tools)) (VP (VBP are) (ADJP (ADJP (JJ monolithic)) (CC and) (ADJP (RB mostly) (JJ proprietary))))) (, ,) (VP (VB disagree) (PP (IN in) (NP (NP (PRP$ their) (NN implementation)) (PP (IN of) (NP (NNP HDLs)))))) (, ,) (CC and) (S (SBAR (IN while) (S (NP (JJ many) (JJ redundant) (NNP IRs)) (VP (NNS exists)))) (, ,) (NP (DT no) (NNP IR)) (NP (NN today)) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN through) (NP (DT the) (JJ entire) (NN circuit) (NN design) (NN flow))))))) (. .))
(S (S (VP (TO To) (VP (VB solve) (NP (DT this) (NN problem))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT the) (NNP LLHD) (JJ multi-level) (NNP IR))) (. .))
(S (NP (NNP LLHD)) (VP (VP (VBZ is) (VP (VBN designed) (PP (IN as) (NP (NP (NN simple) (, ,) (JJ unambiguous) (NN reference) (NN description)) (PP (IN of) (NP (DT a) (JJ digital) (NN circuit))))))) (, ,) (RB yet) (VP (ADVP (RB fully)) (VBZ captures) (NP (VBG existing) (NNP HDLs)))) (. .))
(S (NP (PRP We)) (VP (VBP show) (NP (DT this)) (PP (IN with) (NP (PRP$ our) (NN reference) (NN compiler))) (PP (IN on) (NP (NP (NNS designs)) (ADJP (ADJP (RB as) (JJ complex)) (PP (IN as) (NP (JJ full) (NNP CPU) (NNS cores))))))) (. .))
(S (NP (NNP LLHD)) (VP (VBZ comes) (PP (IN with) (S (VP (VBG lowering) (NP (NP (NNS passes)) (PP (TO to) (NP (NP (DT a) (ADJP (JJ hardware-near) (JJ structural)) (NNP IR)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (ADVP (RB readily)) (VBZ integrates) (PP (IN with) (NP (VBG existing) (NNS tools))))))))))))) (. .))
(S (NP (NNP LLHD)) (VP (VBZ establishes) (NP (NP (DT the) (NN basis)) (PP (IN for) (NP (NP (NN innovation)) (PP (IN in) (NP (NNP HDLs) (CC and) (NNS tools))) (PP (IN without) (NP (NP (JJ redundant) (NNS compilers)) (CC or) (NP (NN disjoint) (NNP IRs)))))))) (. .))
(S (PP (IN For) (NP (NN instance))) (, ,) (NP (PRP we)) (VP (VBP implement) (NP (NP (DT an) (NNP LLHD) (NN simulator)) (SBAR (WHNP (WDT that)) (S (VP (VP (VBZ runs) (ADVP (ADVP (QP (IN up) (TO to) (CD 2.4x)) (JJR faster)) (PP (IN than) (NP (JJ commercial) (NNS simulators))))) (CC but) (VP (VBZ produces) (NP (JJ equivalent) (, ,) (JJ cycle-accurate) (NNS results)))))))) (. .))
(S (NP (DT An) (JJ initial) (JJ vertically-integrated) (NN research) (NN prototype)) (VP (VP (VBZ is) (ADJP (JJ capable) (PP (IN of) (S (VP (VBG representing) (NP (NP (DT all) (NNS levels)) (PP (IN of) (NP (DT the) (NNP IR))))))))) (, ,) (VP (NNS implements) (S (VP (NP (VBG lowering)) (PP (IN from) (NP (DT the) (NN behavioural))) (PP (TO to) (NP (DT the) (JJ structural) (NNP IR)))))) (, ,) (CC and) (VP (VBZ covers) (NP (NP (DT a) (JJ sufficient) (NN subset)) (PP (IN of) (NP (NNP SystemVerilog))) (S (VP (TO to) (VP (VB support) (NP (DT a) (JJ full) (NNP CPU) (NN design)))))))) (. .))
