;redcode
;assert 1
	SPL 0, -815
	CMP -227, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @131, 103
	SUB @131, 103
	SUB @121, 106
	SUB 0, 900
	SUB -227, <-120
	DJN -1, <-20
	SUB #0, -11
	SUB 1, 0
	SUB #0, -11
	MOV 3, 320
	CMP -227, <-120
	SUB @-127, <100
	SUB @-127, <100
	ADD <0, 73
	MOV -7, <20
	DJN -1, <-20
	SUB @-127, <100
	DJN @0, 232
	DJN @0, 232
	SUB -227, <-120
	CMP #300, 90
	SUB 12, @10
	CMP #300, 90
	SUB 12, @10
	SUB 13, -0
	SUB 13, -0
	JMP 0, <332
	JMP 0, <332
	SUB #0, -11
	JMP 0, <332
	CMP -227, <-120
	SPL @12, #0
	SUB @131, 103
	SPL @12, #0
	SUB @131, 103
	MOV -7, <-20
	CMP -227, <-120
	SUB @131, 903
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	CMP -227, <-120
	SPL 0, -815
	SPL 0, -815
	CMP -227, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @131, 103
	DJN -1, <-20
	ADD <0, 73
	SUB 0, 900
	SUB -227, <-120
	DJN -1, <-20
	SUB #0, -11
	SUB 1, 0
	SUB #0, -11
