!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
1	CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	a
1	CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="1"><\/a>Limitations<\/h2>$/;"	a
1	CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	a
2	CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="2"><\/a>Coding Rules and Conventions<\/h2>$/;"	a
2	CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="2"><\/a>Open Points<\/h2>$/;"	a
2	CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="2"><\/a>Motivation<\/h2>$/;"	a
3	CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="3"><\/a>CMSIS Files<\/h2>$/;"	a
3	CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="3"><\/a>Requirements<\/h2>$/;"	a
4	CMSIS/Documentation/CMSIS_Core.htm	/^<h3><a name="4"><\/a>system_<em>device<\/em>.c<\/h3>$/;"	a
4	CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="4"><\/a>Changes to version V1.20<\/h2>$/;"	a
4	CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2>&nbsp;<a name="4"><\/a><span class="style9">Format<\/span><\/h2>$/;"	a
5	CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="5"><\/a>CMSIS Example<\/h2>$/;"	a
5	CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="5"><\/a>Changes to version V1.30<\/h2>$/;"	a
6	CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="6"><\/a>CMSIS MISRA-C:2004 Compliance Exceptions<\/h2>$/;"	a
6	CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="6"><\/a>Changes to version V2.00<\/h2>$/;"	a
6	CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="6"><\/a>Questions &amp; Answers<\/h2>$/;"	a
A0	CMSIS/Include/arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon109
A0	CMSIS/Include/arm_math.h	/^    q15_t A0; 	 \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon107
A0	CMSIS/Include/arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon108
A1	CMSIS/Include/arm_math.h	/^	q15_t A1;$/;"	m	struct:__anon107
A1	CMSIS/Include/arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon109
A1	CMSIS/Include/arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon108
A1	CMSIS/Include/arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon107
A2	CMSIS/Include/arm_math.h	/^	q15_t A2; $/;"	m	struct:__anon107
A2	CMSIS/Include/arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon109
A2	CMSIS/Include/arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon108
AAR_TYPE_STRING	M24SR/inc/lib_NDEF.h	72;"	d
AAR_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	73;"	d
ACR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ACR;          \/*!<FLASH access control register,                 Address offset: 0x00 *\/$/;"	m	struct:__anon65
ACTLR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon158
ACTLR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon89
ADC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	742;"	d
ADC1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	741;"	d
ADC1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	687;"	d
ADC1_COMP_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^ADC1_COMP_IRQHandler $/;"	l
ADC1_COMP_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^ADC1_COMP_IRQHandler$/;"	l
ADC1_COMP_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  ADC1_COMP_IRQn              = 12,     \/*!< ADC1, COMP1 and COMP2 Interrupts                        *\/$/;"	e	enum:IRQn
ADCCLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t ADCCLK_Frequency;$/;"	m	struct:__anon31
ADC_AnalogWatchdogCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_AnalogWatchdogSingleChannelCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_AnalogWatchdogSingleChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_AnalogWatchdogSingleChannelConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog_Channel)$/;"	f
ADC_AnalogWatchdogThresholdsConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,$/;"	f
ADC_AnalogWatchdog_Channel_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	201;"	d
ADC_AnalogWatchdog_Channel_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	202;"	d
ADC_AnalogWatchdog_Channel_10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	211;"	d
ADC_AnalogWatchdog_Channel_11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	212;"	d
ADC_AnalogWatchdog_Channel_12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	213;"	d
ADC_AnalogWatchdog_Channel_13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	214;"	d
ADC_AnalogWatchdog_Channel_14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	215;"	d
ADC_AnalogWatchdog_Channel_15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	216;"	d
ADC_AnalogWatchdog_Channel_16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	217;"	d
ADC_AnalogWatchdog_Channel_17	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	218;"	d
ADC_AnalogWatchdog_Channel_18	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	219;"	d
ADC_AnalogWatchdog_Channel_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	203;"	d
ADC_AnalogWatchdog_Channel_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	204;"	d
ADC_AnalogWatchdog_Channel_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	205;"	d
ADC_AnalogWatchdog_Channel_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	206;"	d
ADC_AnalogWatchdog_Channel_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	207;"	d
ADC_AnalogWatchdog_Channel_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	208;"	d
ADC_AnalogWatchdog_Channel_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	209;"	d
ADC_AnalogWatchdog_Channel_9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	210;"	d
ADC_AutoPowerOffCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_AutoPowerOffCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	688;"	d
ADC_CCR_TSEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	892;"	d
ADC_CCR_VBATEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	891;"	d
ADC_CCR_VREFEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	893;"	d
ADC_CFGR1_ALIGN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	839;"	d
ADC_CFGR1_AUTDLY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	848;"	d
ADC_CFGR1_AUTOFF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	828;"	d
ADC_CFGR1_AWDCH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	819;"	d
ADC_CFGR1_AWDCH_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	820;"	d
ADC_CFGR1_AWDCH_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	821;"	d
ADC_CFGR1_AWDCH_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	822;"	d
ADC_CFGR1_AWDCH_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	823;"	d
ADC_CFGR1_AWDCH_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	824;"	d
ADC_CFGR1_AWDEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	825;"	d
ADC_CFGR1_AWDSGL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	826;"	d
ADC_CFGR1_CONT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	830;"	d
ADC_CFGR1_DISCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	827;"	d
ADC_CFGR1_DMACFG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	844;"	d
ADC_CFGR1_DMAEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	845;"	d
ADC_CFGR1_EXTEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	832;"	d
ADC_CFGR1_EXTEN_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	833;"	d
ADC_CFGR1_EXTEN_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	834;"	d
ADC_CFGR1_EXTSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	835;"	d
ADC_CFGR1_EXTSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	836;"	d
ADC_CFGR1_EXTSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	837;"	d
ADC_CFGR1_EXTSEL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	838;"	d
ADC_CFGR1_OVRMOD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	831;"	d
ADC_CFGR1_RES	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	840;"	d
ADC_CFGR1_RES_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	841;"	d
ADC_CFGR1_RES_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	842;"	d
ADC_CFGR1_SCANDIR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	843;"	d
ADC_CFGR1_WAIT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	829;"	d
ADC_CFGR2_JITOFFDIV2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	852;"	d
ADC_CFGR2_JITOFFDIV4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	851;"	d
ADC_CHSELR_CHSEL0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	885;"	d
ADC_CHSELR_CHSEL1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	884;"	d
ADC_CHSELR_CHSEL10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	875;"	d
ADC_CHSELR_CHSEL11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	874;"	d
ADC_CHSELR_CHSEL12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	873;"	d
ADC_CHSELR_CHSEL13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	872;"	d
ADC_CHSELR_CHSEL14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	871;"	d
ADC_CHSELR_CHSEL15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	870;"	d
ADC_CHSELR_CHSEL16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	869;"	d
ADC_CHSELR_CHSEL17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	868;"	d
ADC_CHSELR_CHSEL18	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	867;"	d
ADC_CHSELR_CHSEL2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	883;"	d
ADC_CHSELR_CHSEL3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	882;"	d
ADC_CHSELR_CHSEL4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	881;"	d
ADC_CHSELR_CHSEL5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	880;"	d
ADC_CHSELR_CHSEL6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	879;"	d
ADC_CHSELR_CHSEL7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	878;"	d
ADC_CHSELR_CHSEL8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	877;"	d
ADC_CHSELR_CHSEL9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	876;"	d
ADC_CR_ADCAL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	812;"	d
ADC_CR_ADDIS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	815;"	d
ADC_CR_ADEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	816;"	d
ADC_CR_ADSTART	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	814;"	d
ADC_CR_ADSTP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	813;"	d
ADC_ChannelConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_ChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_Channel, uint32_t ADC_SampleTime)$/;"	f
ADC_Channel_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	284;"	d
ADC_Channel_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	285;"	d
ADC_Channel_10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	294;"	d
ADC_Channel_11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	295;"	d
ADC_Channel_12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	296;"	d
ADC_Channel_13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	297;"	d
ADC_Channel_14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	298;"	d
ADC_Channel_15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	299;"	d
ADC_Channel_16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	300;"	d
ADC_Channel_17	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	301;"	d
ADC_Channel_18	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	302;"	d
ADC_Channel_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	286;"	d
ADC_Channel_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	287;"	d
ADC_Channel_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	288;"	d
ADC_Channel_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	289;"	d
ADC_Channel_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	290;"	d
ADC_Channel_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	291;"	d
ADC_Channel_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	292;"	d
ADC_Channel_9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	293;"	d
ADC_Channel_TempSensor	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	304;"	d
ADC_Channel_Vbat	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	306;"	d
ADC_Channel_Vrefint	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	305;"	d
ADC_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_ClearFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)$/;"	f
ADC_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT)$/;"	f
ADC_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_Common_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon56
ADC_ContinuousConvMode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^  FunctionalState ADC_ContinuousConvMode;   \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon25
ADC_ContinuousModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_DMACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_DMAMode_Circular	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	189;"	d
ADC_DMAMode_OneShot	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	188;"	d
ADC_DMARequestModeConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_DMARequestModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMARequestMode)$/;"	f
ADC_DR_DATA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	888;"	d
ADC_DataAlign	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^  uint32_t ADC_DataAlign;                   \/*!< Specifies whether the ADC data alignment is left or right.$/;"	m	struct:__anon25
ADC_DataAlign_Left	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	163;"	d
ADC_DataAlign_Right	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	162;"	d
ADC_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_DeInit(ADC_TypeDef* ADCx)$/;"	f
ADC_DiscModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_ExternalTrigConv	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^  uint32_t ADC_ExternalTrigConv;            \/*!< Defines the external trigger used to start the analog$/;"	m	struct:__anon25
ADC_ExternalTrigConvEdge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^  uint32_t ADC_ExternalTrigConvEdge;        \/*!< Selects the external trigger Edge and enables the$/;"	m	struct:__anon25
ADC_ExternalTrigConvEdge_Falling	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	121;"	d
ADC_ExternalTrigConvEdge_None	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	119;"	d
ADC_ExternalTrigConvEdge_Rising	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	120;"	d
ADC_ExternalTrigConvEdge_RisingFalling	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	122;"	d
ADC_ExternalTrigConv_T15_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	147;"	d
ADC_ExternalTrigConv_T1_CC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	138;"	d
ADC_ExternalTrigConv_T1_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	137;"	d
ADC_ExternalTrigConv_T2_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	141;"	d
ADC_ExternalTrigConv_T3_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	144;"	d
ADC_FLAG_ADCAL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	352;"	d
ADC_FLAG_ADDIS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	349;"	d
ADC_FLAG_ADEN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	348;"	d
ADC_FLAG_ADRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	341;"	d
ADC_FLAG_ADSTART	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	350;"	d
ADC_FLAG_ADSTP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	351;"	d
ADC_FLAG_AWD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	346;"	d
ADC_FLAG_EOC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	343;"	d
ADC_FLAG_EOSEQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	344;"	d
ADC_FLAG_EOSMP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	342;"	d
ADC_FLAG_OVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	345;"	d
ADC_GetCalibrationFactor	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^uint32_t ADC_GetCalibrationFactor(ADC_TypeDef* ADCx)$/;"	f
ADC_GetConversionValue	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)$/;"	f
ADC_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)$/;"	f
ADC_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint32_t ADC_IT)$/;"	f
ADC_HTR_HT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	861;"	d
ADC_IER_ADRDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	806;"	d
ADC_IER_AWDIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	801;"	d
ADC_IER_EOCIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	804;"	d
ADC_IER_EOSEQIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	803;"	d
ADC_IER_EOSIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	809;"	d
ADC_IER_EOSMPIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	805;"	d
ADC_IER_OVRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	802;"	d
ADC_ISR_ADRDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	795;"	d
ADC_ISR_AWD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	790;"	d
ADC_ISR_EOC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	793;"	d
ADC_ISR_EOS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	798;"	d
ADC_ISR_EOSEQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	792;"	d
ADC_ISR_EOSMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	794;"	d
ADC_ISR_OVR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	791;"	d
ADC_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState)$/;"	f
ADC_IT_ADRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	318;"	d
ADC_IT_AWD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	323;"	d
ADC_IT_EOC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	320;"	d
ADC_IT_EOSEQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	321;"	d
ADC_IT_EOSMP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	319;"	d
ADC_IT_OVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	322;"	d
ADC_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)$/;"	f
ADC_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^}ADC_InitTypeDef;$/;"	t	typeref:struct:__anon25
ADC_JitterCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_JitterCmd(ADC_TypeDef* ADCx, uint32_t ADC_JitterOff, FunctionalState NewState)$/;"	f
ADC_JitterOff_PCLKDiv2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	90;"	d
ADC_JitterOff_PCLKDiv4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	91;"	d
ADC_LTR_LT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	864;"	d
ADC_OverrunModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_OverrunModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_Resolution	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^  uint32_t ADC_Resolution;                  \/*!< Selects the resolution of the conversion.$/;"	m	struct:__anon25
ADC_Resolution_10b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	103;"	d
ADC_Resolution_12b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	102;"	d
ADC_Resolution_6b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	105;"	d
ADC_Resolution_8b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	104;"	d
ADC_SMPR1_SMPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	855;"	d
ADC_SMPR1_SMPR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	856;"	d
ADC_SMPR1_SMPR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	857;"	d
ADC_SMPR1_SMPR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	858;"	d
ADC_SampleTime_13_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	251;"	d
ADC_SampleTime_1_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	249;"	d
ADC_SampleTime_239_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	256;"	d
ADC_SampleTime_28_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	252;"	d
ADC_SampleTime_41_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	253;"	d
ADC_SampleTime_55_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	254;"	d
ADC_SampleTime_71_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	255;"	d
ADC_SampleTime_7_5Cycles	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	250;"	d
ADC_ScanDirection	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	/^  uint32_t  ADC_ScanDirection;              \/*!< Specifies in which direction the channels will be scanned$/;"	m	struct:__anon25
ADC_ScanDirection_Backward	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	176;"	d
ADC_ScanDirection_Upward	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	175;"	d
ADC_StartOfConversion	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_StartOfConversion(ADC_TypeDef* ADCx)$/;"	f
ADC_StopOfConversion	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_StopOfConversion(ADC_TypeDef* ADCx)$/;"	f
ADC_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)$/;"	f
ADC_TempSensorCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_TempSensorCmd(FunctionalState NewState)$/;"	f
ADC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon55
ADC_VbatCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_VbatCmd(FunctionalState NewState)$/;"	f
ADC_VrefintCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_VrefintCmd(FunctionalState NewState)$/;"	f
ADC_WaitModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	/^void ADC_WaitModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADR	CMSIS/Include/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon157
ADR	CMSIS/Include/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon88
AFR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t AFR[2];       \/*!< GPIO alternate function low register,                Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon67
AFSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon157
AFSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon88
AHB2PERIPH_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	667;"	d
AHBENR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t AHBENR;     \/*!< RCC AHB peripheral clock register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon72
AHBPERIPH_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	666;"	d
AHBPrescTable	CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c	/^__I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBRSTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t AHBRSTR;    \/*!< RCC AHB peripheral reset register,                           Address offset: 0x28 *\/$/;"	m	struct:__anon72
AIRCR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon173
AIRCR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon157
AIRCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon88
ALRMAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ALRMAR;     \/*!< RTC alarm A register,                                     Address offset: 0x1C *\/$/;"	m	struct:__anon73
ALRMASSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ALRMASSR;   \/*!< RTC alarm A sub second register,                          Address offset: 0x44 *\/$/;"	m	struct:__anon73
APB1ENR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t APB1ENR;    \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon72
APB1FZ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t APB1FZ;       \/*!< Debug MCU APB1 freeze register,              Address offset: 0x08 *\/$/;"	m	struct:__anon61
APB1RSTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t APB1RSTR;   \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon72
APB2ENR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t APB2ENR;    \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon72
APB2FZ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t APB2FZ;       \/*!< Debug MCU APB2 freeze register,              Address offset: 0x0C *\/$/;"	m	struct:__anon61
APB2RSTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t APB2RSTR;   \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x0C *\/$/;"	m	struct:__anon72
APBAHBPrescTable	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	file:
APBPERIPH_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	665;"	d
APSR_Type	CMSIS/Include/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon164
APSR_Type	CMSIS/Include/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon148
APSR_Type	CMSIS/Include/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon79
AR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t AR;           \/*!<FLASH address register,                        Address offset: 0x14 *\/$/;"	m	struct:__anon65
AR	Makefile	/^AR=arm-none-eabi-ar$/;"	m
ARM_MATH_ARGUMENT_ERROR	CMSIS/Include/arm_math.h	/^      ARM_MATH_ARGUMENT_ERROR = -1,      \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon96
ARM_MATH_LENGTH_ERROR	CMSIS/Include/arm_math.h	/^      ARM_MATH_LENGTH_ERROR = -2,        \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon96
ARM_MATH_NANINF	CMSIS/Include/arm_math.h	/^      ARM_MATH_NANINF = -4,              \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon96
ARM_MATH_SINGULAR	CMSIS/Include/arm_math.h	/^      ARM_MATH_SINGULAR = -5,            \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon96
ARM_MATH_SIZE_MISMATCH	CMSIS/Include/arm_math.h	/^      ARM_MATH_SIZE_MISMATCH = -3,       \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon96
ARM_MATH_SUCCESS	CMSIS/Include/arm_math.h	/^      ARM_MATH_SUCCESS = 0,              \/**< No error *\/$/;"	e	enum:__anon96
ARM_MATH_TEST_FAILURE	CMSIS/Include/arm_math.h	/^      ARM_MATH_TEST_FAILURE = -6         \/**< Test Failed  *\/$/;"	e	enum:__anon96
ARR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ARR;             \/*!< TIM auto-reload register,                    Address offset: 0x2C *\/$/;"	m	struct:__anon75
ASK_FOR_SESSION	M24SR/inc/lib_M24SR.h	45;"	d
About	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="About"><\/a>About<\/h2>$/;"	a
About	CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="About"><\/a>About<\/h2>$/;"	a
Addition	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Addition"><\/a>Addition<\/h3>$/;"	a
BDCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BDCR;       \/*!< RCC Backup domain control register,                          Address offset: 0x20 *\/ $/;"	m	struct:__anon72
BDTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t BDTR;            \/*!< TIM break and dead-time register,            Address offset: 0x44 *\/$/;"	m	struct:__anon75
BEGIN	M24SR/inc/lib_NDEF_Vcard.h	47;"	d
BEGIN_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	65;"	d
BFAR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon157
BFAR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon88
BIT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	104;"	d	file:
BKP0R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BKP0R;      \/*!< RTC backup register 0,                                    Address offset: 0x50 *\/$/;"	m	struct:__anon73
BKP1R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BKP1R;      \/*!< RTC backup register 1,                                    Address offset: 0x54 *\/$/;"	m	struct:__anon73
BKP2R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BKP2R;      \/*!< RTC backup register 2,                                    Address offset: 0x58 *\/$/;"	m	struct:__anon73
BKP3R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BKP3R;      \/*!< RTC backup register 3,                                    Address offset: 0x5C *\/$/;"	m	struct:__anon73
BKP4R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BKP4R;      \/*!< RTC backup register 4,                                    Address offset: 0x60 *\/$/;"	m	struct:__anon73
BLINKING_FAST	M24SR/inc/lib_NDEF_MyApp.h	52;"	d
BLINKING_MEDIUM	M24SR/inc/lib_NDEF_MyApp.h	51;"	d
BLINKING_NONE	M24SR/inc/lib_NDEF_MyApp.h	49;"	d
BLINKING_SLOW	M24SR/inc/lib_NDEF_MyApp.h	50;"	d
BLINK_CONFIG	M24SR/inc/lib_NDEF_MyApp.h	39;"	d
BLINK_CONFIG_END	M24SR/inc/lib_NDEF_MyApp.h	41;"	d
BLINK_CONFIG_END_STRING_SIZE	M24SR/inc/lib_NDEF_MyApp.h	42;"	d
BLINK_CONFIG_STRING_SIZE	M24SR/inc/lib_NDEF_MyApp.h	40;"	d
BROADCAST_ADDRESS	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	106;"	d	file:
BRR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t BRR;          \/*!< GPIO bit reset register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon67
BRR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t BRR;    \/*!< USART Baud rate register,                 Address offset: 0x0C *\/$/;"	m	struct:__anon77
BSRR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t BSRR;         \/*!< GPIO port bit set\/reset registerBSRR,                     Address offset: 0x18 *\/$/;"	m	struct:__anon67
BT_TAG	M24SR/inc/lib_TagType4.h	/^	BT_TAG,$/;"	e	enum:__anon17
BT_TYPE	M24SR/inc/lib_NDEF.h	/^	BT_TYPE,$/;"	e	enum:__anon18
BackGroundColor	M24SR/inc/lib_NDEF_MyApp.h	/^	uint16_t BackGroundColor;$/;"	m	struct:__anon7
BitAction	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^}BitAction;$/;"	t	typeref:enum:__anon41
Bit_RESET	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  Bit_RESET = 0,$/;"	e	enum:__anon41
Bit_SET	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  Bit_SET$/;"	e	enum:__anon41
Body	M24SR/inc/drv_M24SR.h	/^  C_APDU_Body Body;$/;"	m	struct:__anon11
C	CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon164::__anon165
C	CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon168::__anon169
C	CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon148::__anon149
C	CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon152::__anon153
C	CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon79::__anon80
C	CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon83::__anon84
CAL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CAL;        \/*!< RTC calibration register,                                 Address offset: 0x3C *\/$/;"	m	struct:__anon73
CALIB	CMSIS/Include/core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon174
CALIB	CMSIS/Include/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon159
CALIB	CMSIS/Include/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon90
CALIBRATION_TIMEOUT	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	94;"	d	file:
CC	Makefile	/^CC=arm-none-eabi-gcc$/;"	m
CCER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CCER;            \/*!< TIM capture\/compare enable register,         Address offset: 0x20 *\/$/;"	m	struct:__anon75
CCER_CCE_SET	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	135;"	d	file:
CCER_CCNE_SET	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	136;"	d	file:
CCFileStruct	M24SR/src/lib_TagType4.c	/^sCCFileInfo CCFileStruct;$/;"	v
CCMR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CCMR1;           \/*!< TIM  capture\/compare mode register 1,        Address offset: 0x18 *\/$/;"	m	struct:__anon75
CCMR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CCMR2;           \/*!< TIM  capture\/compare mode register 2,        Address offset: 0x1C *\/$/;"	m	struct:__anon75
CCMR_OFFSET	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	134;"	d	file:
CCPrivateFile	M24SR/src/lib_STProprietary_feature.c	/^uint8_t CCPrivateFile[8*SYS_NUMBER_OF_MANAGED_FILE];$/;"	v
CCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CCR;          \/*!< DMA channel x configuration register                                           *\/$/;"	m	struct:__anon62
CCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CCR;$/;"	m	struct:__anon56
CCR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon173
CCR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon157
CCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon88
CCR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CCR1;            \/*!< TIM capture\/compare register 1,              Address offset: 0x34 *\/$/;"	m	struct:__anon75
CCR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CCR2;            \/*!< TIM capture\/compare register 2,              Address offset: 0x38 *\/$/;"	m	struct:__anon75
CCR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CCR3;            \/*!< TIM capture\/compare register 3,              Address offset: 0x3C *\/$/;"	m	struct:__anon75
CCR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CCR4;            \/*!< TIM capture\/compare register 4,              Address offset: 0x40 *\/$/;"	m	struct:__anon75
CCR_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	84;"	d	file:
CC_FILE_ID	M24SR/inc/drv_M24SR.h	55;"	d
CEC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	736;"	d
CECCLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t CECCLK_Frequency;$/;"	m	struct:__anon31
CEC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	682;"	d
CEC_BRDNoGen	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_BRDNoGen;           \/*!< Specifies the CEC Broadcast Error generation.$/;"	m	struct:__anon47
CEC_BRDNoGen_Off	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	153;"	d
CEC_BRDNoGen_On	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	154;"	d
CEC_BitRisingError	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_BitRisingError;     \/*!< Specifies the CEC Bit Rising Error generation.$/;"	m	struct:__anon47
CEC_BitRisingError_Off	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	128;"	d
CEC_BitRisingError_On	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	129;"	d
CEC_CFGR_BRDNOGEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	912;"	d
CEC_CFGR_BREGEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	910;"	d
CEC_CFGR_BRESTP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	909;"	d
CEC_CFGR_LREGEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	911;"	d
CEC_CFGR_LSTN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	915;"	d
CEC_CFGR_OAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	914;"	d
CEC_CFGR_RXTOL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	908;"	d
CEC_CFGR_SFT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	907;"	d
CEC_CFGR_SFTOPT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	913;"	d
CEC_CR_CECEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	902;"	d
CEC_CR_TXEOM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	904;"	d
CEC_CR_TXSOM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	903;"	d
CEC_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_ClearFlag(uint32_t CEC_FLAG)$/;"	f
CEC_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_ClearITPendingBit(uint16_t CEC_IT)$/;"	f
CEC_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_Cmd(FunctionalState NewState)$/;"	f
CEC_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_DeInit(void)$/;"	f
CEC_EndOfMessage	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_EndOfMessage(void)$/;"	f
CEC_FLAG_ARBLST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	227;"	d
CEC_FLAG_BRE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	231;"	d
CEC_FLAG_LBPE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	229;"	d
CEC_FLAG_RXACKE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	228;"	d
CEC_FLAG_RXBR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	234;"	d
CEC_FLAG_RXEND	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	233;"	d
CEC_FLAG_RXOVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	232;"	d
CEC_FLAG_SBPE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	230;"	d
CEC_FLAG_TXACKE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	222;"	d
CEC_FLAG_TXBR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	226;"	d
CEC_FLAG_TXEND	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	225;"	d
CEC_FLAG_TXERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	223;"	d
CEC_FLAG_TXUDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	224;"	d
CEC_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG) $/;"	f
CEC_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^ITStatus CEC_GetITStatus(uint16_t CEC_IT)$/;"	f
CEC_IER_ARBLSTIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	946;"	d
CEC_IER_BREIEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	942;"	d
CEC_IER_LBPEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	944;"	d
CEC_IER_RXACKEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	945;"	d
CEC_IER_RXBRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	939;"	d
CEC_IER_RXENDIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	940;"	d
CEC_IER_RXOVRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	941;"	d
CEC_IER_SBPEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	943;"	d
CEC_IER_TXACKEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	951;"	d
CEC_IER_TXBRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	947;"	d
CEC_IER_TXENDIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	948;"	d
CEC_IER_TXERRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	950;"	d
CEC_IER_TXUDRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	949;"	d
CEC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^CEC_IRQHandler   $/;"	l
CEC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^CEC_IRQHandler$/;"	l
CEC_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  CEC_IRQn                    = 30      \/*!< CEC Interrupt                                           *\/$/;"	e	enum:IRQn
CEC_ISR_ARBLST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	931;"	d
CEC_ISR_BRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	927;"	d
CEC_ISR_LBPE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	929;"	d
CEC_ISR_RXACKE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	930;"	d
CEC_ISR_RXBR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	924;"	d
CEC_ISR_RXEND	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	925;"	d
CEC_ISR_RXOVR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	926;"	d
CEC_ISR_SBPE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	928;"	d
CEC_ISR_TXACKE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	936;"	d
CEC_ISR_TXBR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	932;"	d
CEC_ISR_TXEND	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	933;"	d
CEC_ISR_TXERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	935;"	d
CEC_ISR_TXUDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	934;"	d
CEC_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState)$/;"	f
CEC_IT_ARBLST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	191;"	d
CEC_IT_BRE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	195;"	d
CEC_IT_LBPE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	193;"	d
CEC_IT_RXACKE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	192;"	d
CEC_IT_RXBR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	198;"	d
CEC_IT_RXEND	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	197;"	d
CEC_IT_RXOVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	196;"	d
CEC_IT_SBPE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	194;"	d
CEC_IT_TXACKE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	186;"	d
CEC_IT_TXBR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	190;"	d
CEC_IT_TXEND	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	189;"	d
CEC_IT_TXERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	187;"	d
CEC_IT_TXUDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	188;"	d
CEC_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_Init(CEC_InitTypeDef* CEC_InitStruct)$/;"	f
CEC_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^}CEC_InitTypeDef;$/;"	t	typeref:struct:__anon47
CEC_ListenModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_ListenModeCmd(FunctionalState NewState)$/;"	f
CEC_LongBitPeriodError	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_LongBitPeriodError; \/*!< Specifies the CEC Long Bit Error generation.$/;"	m	struct:__anon47
CEC_LongBitPeriodError_Off	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	140;"	d
CEC_LongBitPeriodError_On	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	141;"	d
CEC_OwnAddressClear	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_OwnAddressClear(void)$/;"	f
CEC_OwnAddressConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress)$/;"	f
CEC_ReceiveData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^uint8_t CEC_ReceiveData(void)$/;"	f
CEC_RxTolerance	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_RxTolerance;        \/*!< Specifies the CEC Reception Tolerance.$/;"	m	struct:__anon47
CEC_RxTolerance_Extended	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	105;"	d
CEC_RxTolerance_Standard	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	104;"	d
CEC_SFTOption	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_SFTOption;          \/*!< Specifies the CEC Signal Free Time option.$/;"	m	struct:__anon47
CEC_SFTOption_Off	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	165;"	d
CEC_SFTOption_On	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	166;"	d
CEC_SendData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_SendData(uint8_t Data)$/;"	f
CEC_SignalFreeTime	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_SignalFreeTime;     \/*!< Specifies the CEC Signal Free Time configuration.$/;"	m	struct:__anon47
CEC_SignalFreeTime_1T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	81;"	d
CEC_SignalFreeTime_2T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	82;"	d
CEC_SignalFreeTime_3T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	83;"	d
CEC_SignalFreeTime_4T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	84;"	d
CEC_SignalFreeTime_5T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	85;"	d
CEC_SignalFreeTime_6T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	86;"	d
CEC_SignalFreeTime_7T	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	87;"	d
CEC_SignalFreeTime_Standard	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	80;"	d
CEC_StartOfMessage	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_StartOfMessage(void)$/;"	f
CEC_StopReception	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	/^  uint32_t CEC_StopReception;      \/*!< Specifies the CEC Stop Reception.$/;"	m	struct:__anon47
CEC_StopReception_Off	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	116;"	d
CEC_StopReception_On	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	117;"	d
CEC_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	/^void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct)$/;"	f
CEC_TXDR_RXD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	921;"	d
CEC_TXDR_TXD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	918;"	d
CEC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^}CEC_TypeDef;$/;"	t	typeref:struct:__anon57
CELL_TEL	M24SR/inc/lib_NDEF_Vcard.h	53;"	d
CELL_TEL_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	71;"	d
CFGR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR;         \/*!< CEC configuration register,                                 Address offset:0x04 *\/$/;"	m	struct:__anon57
CFGR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR;       \/*!< RCC clock configuration register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon72
CFGR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR1;        \/*!< ADC Configuration register 1,                               Address offset:0x0C *\/$/;"	m	struct:__anon55
CFGR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR1;       \/*!< SYSCFG configuration register 1,                           Address offset: 0x00 *\/$/;"	m	struct:__anon68
CFGR1_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_adc.c	91;"	d	file:
CFGR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR2;        \/*!< ADC Configuration register 2,                               Address offset:0x10 *\/$/;"	m	struct:__anon55
CFGR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR2;       \/*!< SYSCFG configuration register 2,                           Address offset: 0x18 *\/$/;"	m	struct:__anon68
CFGR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR2;      \/*!< RCC clock configuration register 2,                          Address offset: 0x2C *\/$/;"	m	struct:__anon72
CFGR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFGR3;      \/*!< RCC clock configuration register 3,                          Address offset: 0x30 *\/$/;"	m	struct:__anon72
CFGR_BYTE3_ADDRESS	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	80;"	d	file:
CFGR_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_cec.c	107;"	d	file:
CFLAGS	Makefile	/^CFLAGS  = -g -O2 -Wall$/;"	m
CFR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon78
CFR_WDGTB_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	102;"	d	file:
CFR_W_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	103;"	d	file:
CFSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon157
CFSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon88
CF_Mask	M24SR/inc/lib_NDEF.h	56;"	d
CHSELR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CHSELR;       \/*!< ADC channel selection register,                             Address offset:0x28 *\/$/;"	m	struct:__anon55
CIR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CIR;        \/*!< RCC clock interrupt register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon72
CIR_BYTE1_ADDRESS	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	83;"	d	file:
CIR_BYTE2_ADDRESS	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	86;"	d	file:
CLA	M24SR/inc/drv_M24SR.h	/^  uint8_t CLA;  \/* Command class *\/$/;"	m	struct:__anon9
CM4-SIMD-Instructions	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="CM4-SIMD-Instructions"><\/a>Cortex-M4 SIMD instruction support<\/h2>$/;"	a
CMAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CMAR;         \/*!< DMA channel x memory address register                                          *\/$/;"	m	struct:__anon62
CNDTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CNDTR;        \/*!< DMA channel x number of data register                                          *\/$/;"	m	struct:__anon62
CNT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CNT;             \/*!< TIM counter register,                        Address offset: 0x24 *\/$/;"	m	struct:__anon75
COMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	739;"	d
COMP_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	685;"	d
COMP_CSR_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	112;"	d	file:
COMP_CSR_COMP1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	960;"	d
COMP_CSR_COMP1HYST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	974;"	d
COMP_CSR_COMP1HYST_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	975;"	d
COMP_CSR_COMP1HYST_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	976;"	d
COMP_CSR_COMP1INSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	965;"	d
COMP_CSR_COMP1INSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	966;"	d
COMP_CSR_COMP1INSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	967;"	d
COMP_CSR_COMP1INSEL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	968;"	d
COMP_CSR_COMP1LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	978;"	d
COMP_CSR_COMP1MODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	962;"	d
COMP_CSR_COMP1MODE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	963;"	d
COMP_CSR_COMP1MODE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	964;"	d
COMP_CSR_COMP1OUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	977;"	d
COMP_CSR_COMP1OUTSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	969;"	d
COMP_CSR_COMP1OUTSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	970;"	d
COMP_CSR_COMP1OUTSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	971;"	d
COMP_CSR_COMP1OUTSEL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	972;"	d
COMP_CSR_COMP1POL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	973;"	d
COMP_CSR_COMP1SW1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	961;"	d
COMP_CSR_COMP2EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	980;"	d
COMP_CSR_COMP2HYST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	994;"	d
COMP_CSR_COMP2HYST_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	995;"	d
COMP_CSR_COMP2HYST_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	996;"	d
COMP_CSR_COMP2INSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	984;"	d
COMP_CSR_COMP2INSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	985;"	d
COMP_CSR_COMP2INSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	986;"	d
COMP_CSR_COMP2INSEL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	987;"	d
COMP_CSR_COMP2LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	998;"	d
COMP_CSR_COMP2MODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	981;"	d
COMP_CSR_COMP2MODE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	982;"	d
COMP_CSR_COMP2MODE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	983;"	d
COMP_CSR_COMP2OUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	997;"	d
COMP_CSR_COMP2OUTSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	989;"	d
COMP_CSR_COMP2OUTSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	990;"	d
COMP_CSR_COMP2OUTSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	991;"	d
COMP_CSR_COMP2OUTSEL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	992;"	d
COMP_CSR_COMP2POL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	993;"	d
COMP_CSR_WNDWEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	988;"	d
COMP_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState)$/;"	f
COMP_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_DeInit(void)$/;"	f
COMP_GetOutputLevel	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection)$/;"	f
COMP_Hysteresis	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	/^  uint32_t COMP_Hysteresis;         \/*!< Selects the hysteresis voltage of the comparator.$/;"	m	struct:__anon34
COMP_Hysteresis_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	164;"	d
COMP_Hysteresis_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	162;"	d
COMP_Hysteresis_Medium	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	163;"	d
COMP_Hysteresis_No	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	161;"	d
COMP_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct)$/;"	f
COMP_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	/^}COMP_InitTypeDef;$/;"	t	typeref:struct:__anon34
COMP_InvertingInput	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	/^  uint32_t COMP_InvertingInput;     \/*!< Selects the inverting input of the comparator.$/;"	m	struct:__anon34
COMP_InvertingInput_1_2VREFINT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	100;"	d
COMP_InvertingInput_1_4VREFINT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	99;"	d
COMP_InvertingInput_3_4VREFINT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	101;"	d
COMP_InvertingInput_DAC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	103;"	d
COMP_InvertingInput_IO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	104;"	d
COMP_InvertingInput_VREFINT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	102;"	d
COMP_LockConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_LockConfig(uint32_t COMP_Selection)$/;"	f
COMP_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	/^  uint32_t COMP_Mode;               \/*!< Selects the operating mode of the comparator$/;"	m	struct:__anon34
COMP_Mode_HighSpeed	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	179;"	d
COMP_Mode_LowPower	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	181;"	d
COMP_Mode_MediumSpeed	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	180;"	d
COMP_Mode_UltraLowPower	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	182;"	d
COMP_Output	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	/^  uint32_t COMP_Output;             \/*!< Selects the output redirection of the comparator.$/;"	m	struct:__anon34
COMP_OutputLevel_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	197;"	d
COMP_OutputLevel_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	200;"	d
COMP_OutputPol	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	/^  uint32_t COMP_OutputPol;           \/*!< Selects the output polarity of the comparator.$/;"	m	struct:__anon34
COMP_OutputPol_Inverted	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	147;"	d
COMP_OutputPol_NonInverted	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	146;"	d
COMP_Output_None	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	121;"	d
COMP_Output_TIM1BKIN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	122;"	d
COMP_Output_TIM1IC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	123;"	d
COMP_Output_TIM1OCREFCLR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	124;"	d
COMP_Output_TIM2IC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	125;"	d
COMP_Output_TIM2OCREFCLR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	126;"	d
COMP_Output_TIM3IC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	127;"	d
COMP_Output_TIM3OCREFCLR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	128;"	d
COMP_Selection_COMP1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	85;"	d
COMP_Selection_COMP2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	86;"	d
COMP_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct)$/;"	f
COMP_SwitchCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_SwitchCmd(FunctionalState NewState)$/;"	f
COMP_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} COMP_TypeDef;$/;"	t	typeref:struct:__anon58
COMP_WindowCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_comp.c	/^void COMP_WindowCmd(FunctionalState NewState)$/;"	f
CONTROL_Type	CMSIS/Include/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon170
CONTROL_Type	CMSIS/Include/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon154
CONTROL_Type	CMSIS/Include/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon85
CPACR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon157
CPACR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon88
CPAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CPAR;         \/*!< DMA channel x peripheral address register                                      *\/$/;"	m	struct:__anon62
CPUID	CMSIS/Include/core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon173
CPUID	CMSIS/Include/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon157
CPUID	CMSIS/Include/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon88
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;           \/*!< ADC Control register,                                       Address offset:0x08 *\/$/;"	m	struct:__anon55
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;           \/*!< CEC control register,                                       Address offset:0x00 *\/$/;"	m	struct:__anon57
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;           \/*!< DAC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon60
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;           \/*!< Debug MCU configuration register,            Address offset: 0x04 *\/$/;"	m	struct:__anon61
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;           \/*!<FLASH control register,                        Address offset: 0x10 *\/$/;"	m	struct:__anon65
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;         \/*!< RCC clock control register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon72
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;         \/*!< RTC control register,                                     Address offset: 0x08 *\/$/;"	m	struct:__anon73
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;        \/*!< TSC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon76
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;       \/*!< CRC Control register,                        Address offset: 0x08 *\/$/;"	m	struct:__anon59
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon71
CR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon78
CR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CR1;             \/*!< TIM control register 1,                      Address offset: 0x00 *\/$/;"	m	struct:__anon75
CR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CR1;      \/*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 *\/$/;"	m	struct:__anon74
CR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR1;      \/*!< I2C Control register 1,            Address offset: 0x00 *\/$/;"	m	struct:__anon69
CR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR1;    \/*!< USART Control register 1,                 Address offset: 0x00 *\/ $/;"	m	struct:__anon77
CR1_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	94;"	d	file:
CR1_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	106;"	d	file:
CR1_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	97;"	d	file:
CR1_CLEAR_MASK2	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	107;"	d	file:
CR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CR2;             \/*!< TIM control register 2,                      Address offset: 0x04 *\/$/;"	m	struct:__anon75
CR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CR2;      \/*!< SPI Control register 2,                              Address offset: 0x04 *\/$/;"	m	struct:__anon74
CR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR2;        \/*!< RCC clock control register 2,                                Address offset: 0x34 *\/$/;"	m	struct:__anon72
CR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR2;      \/*!< I2C Control register 2,            Address offset: 0x04 *\/$/;"	m	struct:__anon69
CR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR2;    \/*!< USART Control register 2,                 Address offset: 0x04 *\/ $/;"	m	struct:__anon77
CR2_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	95;"	d	file:
CR2_CLOCK_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	102;"	d	file:
CR2_LDMA_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	108;"	d	file:
CR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CR3;    \/*!< USART Control register 3,                 Address offset: 0x08 *\/$/;"	m	struct:__anon77
CR3_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	106;"	d	file:
CRC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	760;"	d
CRCPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t CRCPR;    \/*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 *\/$/;"	m	struct:__anon74
CRC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	706;"	d
CRC_CR_RESET	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1012;"	d
CRC_CR_REV_IN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1013;"	d
CRC_CR_REV_IN_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1014;"	d
CRC_CR_REV_IN_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1015;"	d
CRC_CR_REV_OUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1016;"	d
CRC_CalcBlockCRC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)$/;"	f
CRC_CalcCRC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^uint32_t CRC_CalcCRC(uint32_t CRC_Data)$/;"	f
CRC_DR_DR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1006;"	d
CRC_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^void CRC_DeInit(void)$/;"	f
CRC_GetCRC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^uint32_t CRC_GetCRC(void)$/;"	f
CRC_GetIDRegister	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^uint8_t CRC_GetIDRegister(void)$/;"	f
CRC_IDR_IDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1009;"	d
CRC_INIT_INIT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1019;"	d
CRC_ResetDR	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^void CRC_ResetDR(void)$/;"	f
CRC_ReverseInputDataSelect	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData)$/;"	f
CRC_ReverseInputData_16bits	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_crc.h	56;"	d
CRC_ReverseInputData_32bits	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_crc.h	57;"	d
CRC_ReverseInputData_8bits	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_crc.h	55;"	d
CRC_ReverseInputData_No	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_crc.h	54;"	d
CRC_ReverseOutputDataCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^void CRC_ReverseOutputDataCmd(FunctionalState NewState)$/;"	f
CRC_SetIDRegister	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^void CRC_SetIDRegister(uint8_t CRC_IDValue)$/;"	f
CRC_SetInitRegister	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_crc.c	/^void CRC_SetInitRegister(uint32_t CRC_InitValue)$/;"	f
CRC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon59
CR_BYTE2_ADDRESS	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	77;"	d	file:
CR_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	114;"	d	file:
CR_DS_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	54;"	d	file:
CR_PLS_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	55;"	d	file:
CSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CSR;        \/*!< RCC clock control & status register,                         Address offset: 0x24 *\/$/;"	m	struct:__anon72
CSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CSR;     \/*!< COMP comparator control and status register, Address offset: 0x1C *\/$/;"	m	struct:__anon58
CSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon71
CTRL	CMSIS/Include/core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon174
CTRL	CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon159
CTRL	CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon162
CTRL	CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon90
CTRL	CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon93
C_APDU	M24SR/inc/drv_M24SR.h	/^} C_APDU;$/;"	t	typeref:struct:__anon11
C_APDU_Body	M24SR/inc/drv_M24SR.h	/^} C_APDU_Body;$/;"	t	typeref:struct:__anon10
C_APDU_CHANGE	M24SR/inc/drv_M24SR.h	144;"	d
C_APDU_CLA_DEFAULT	M24SR/inc/drv_M24SR.h	128;"	d
C_APDU_CLA_ST	M24SR/inc/drv_M24SR.h	129;"	d
C_APDU_DISABLE	M24SR/inc/drv_M24SR.h	145;"	d
C_APDU_ENABLE	M24SR/inc/drv_M24SR.h	146;"	d
C_APDU_GET_RESPONCE	M24SR/inc/drv_M24SR.h	133;"	d
C_APDU_Header	M24SR/inc/drv_M24SR.h	/^} C_APDU_Header;$/;"	t	typeref:struct:__anon9
C_APDU_INTERRUPT	M24SR/inc/drv_M24SR.h	149;"	d
C_APDU_READ_BINARY	M24SR/inc/drv_M24SR.h	137;"	d
C_APDU_READ_RECORD	M24SR/inc/drv_M24SR.h	140;"	d
C_APDU_SELECT_FILE	M24SR/inc/drv_M24SR.h	132;"	d
C_APDU_STATUS	M24SR/inc/drv_M24SR.h	134;"	d
C_APDU_UPDATE_BINARY	M24SR/inc/drv_M24SR.h	135;"	d
C_APDU_UPDATE_FILE_TYPE	M24SR/inc/drv_M24SR.h	136;"	d
C_APDU_UPDATE_RECORD	M24SR/inc/drv_M24SR.h	139;"	d
C_APDU_VERIFY	M24SR/inc/drv_M24SR.h	143;"	d
C_APDU_WRITE_BINARY	M24SR/inc/drv_M24SR.h	138;"	d
CellTel	M24SR/inc/lib_NDEF_Vcard.h	/^	char CellTel[40];$/;"	m	struct:__anon15
CloseNDEFSession	M24SR/inc/lib_wrapper.h	43;"	d
Command	M24SR/src/drv_M24SR.c	/^static C_APDU	 						Command;$/;"	v	file:
CopyDataInit	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^CopyDataInit:$/;"	l
CopyDataInit	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^CopyDataInit:$/;"	l
CoreDebug	CMSIS/Include/core_cm3.h	856;"	d
CoreDebug	CMSIS/Include/core_cm4.h	992;"	d
CoreDebug_BASE	CMSIS/Include/core_cm0.h	454;"	d
CoreDebug_BASE	CMSIS/Include/core_cm3.h	846;"	d
CoreDebug_BASE	CMSIS/Include/core_cm4.h	982;"	d
CoreDebug_DCRSR_REGSEL_Msk	CMSIS/Include/core_cm3.h	794;"	d
CoreDebug_DCRSR_REGSEL_Msk	CMSIS/Include/core_cm4.h	930;"	d
CoreDebug_DCRSR_REGSEL_Pos	CMSIS/Include/core_cm3.h	793;"	d
CoreDebug_DCRSR_REGSEL_Pos	CMSIS/Include/core_cm4.h	929;"	d
CoreDebug_DCRSR_REGWnR_Msk	CMSIS/Include/core_cm3.h	791;"	d
CoreDebug_DCRSR_REGWnR_Msk	CMSIS/Include/core_cm4.h	927;"	d
CoreDebug_DCRSR_REGWnR_Pos	CMSIS/Include/core_cm3.h	790;"	d
CoreDebug_DCRSR_REGWnR_Pos	CMSIS/Include/core_cm4.h	926;"	d
CoreDebug_DEMCR_MON_EN_Msk	CMSIS/Include/core_cm3.h	810;"	d
CoreDebug_DEMCR_MON_EN_Msk	CMSIS/Include/core_cm4.h	946;"	d
CoreDebug_DEMCR_MON_EN_Pos	CMSIS/Include/core_cm3.h	809;"	d
CoreDebug_DEMCR_MON_EN_Pos	CMSIS/Include/core_cm4.h	945;"	d
CoreDebug_DEMCR_MON_PEND_Msk	CMSIS/Include/core_cm3.h	807;"	d
CoreDebug_DEMCR_MON_PEND_Msk	CMSIS/Include/core_cm4.h	943;"	d
CoreDebug_DEMCR_MON_PEND_Pos	CMSIS/Include/core_cm3.h	806;"	d
CoreDebug_DEMCR_MON_PEND_Pos	CMSIS/Include/core_cm4.h	942;"	d
CoreDebug_DEMCR_MON_REQ_Msk	CMSIS/Include/core_cm3.h	801;"	d
CoreDebug_DEMCR_MON_REQ_Msk	CMSIS/Include/core_cm4.h	937;"	d
CoreDebug_DEMCR_MON_REQ_Pos	CMSIS/Include/core_cm3.h	800;"	d
CoreDebug_DEMCR_MON_REQ_Pos	CMSIS/Include/core_cm4.h	936;"	d
CoreDebug_DEMCR_MON_STEP_Msk	CMSIS/Include/core_cm3.h	804;"	d
CoreDebug_DEMCR_MON_STEP_Msk	CMSIS/Include/core_cm4.h	940;"	d
CoreDebug_DEMCR_MON_STEP_Pos	CMSIS/Include/core_cm3.h	803;"	d
CoreDebug_DEMCR_MON_STEP_Pos	CMSIS/Include/core_cm4.h	939;"	d
CoreDebug_DEMCR_TRCENA_Msk	CMSIS/Include/core_cm3.h	798;"	d
CoreDebug_DEMCR_TRCENA_Msk	CMSIS/Include/core_cm4.h	934;"	d
CoreDebug_DEMCR_TRCENA_Pos	CMSIS/Include/core_cm3.h	797;"	d
CoreDebug_DEMCR_TRCENA_Pos	CMSIS/Include/core_cm4.h	933;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	CMSIS/Include/core_cm3.h	819;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	CMSIS/Include/core_cm4.h	955;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	CMSIS/Include/core_cm3.h	818;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	CMSIS/Include/core_cm4.h	954;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	CMSIS/Include/core_cm3.h	825;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	CMSIS/Include/core_cm4.h	961;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	CMSIS/Include/core_cm3.h	824;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	CMSIS/Include/core_cm4.h	960;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	CMSIS/Include/core_cm3.h	834;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	CMSIS/Include/core_cm4.h	970;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	CMSIS/Include/core_cm3.h	833;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	CMSIS/Include/core_cm4.h	969;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	CMSIS/Include/core_cm3.h	813;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	CMSIS/Include/core_cm4.h	949;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	CMSIS/Include/core_cm3.h	812;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	CMSIS/Include/core_cm4.h	948;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	CMSIS/Include/core_cm3.h	816;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	CMSIS/Include/core_cm4.h	952;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	CMSIS/Include/core_cm3.h	815;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	CMSIS/Include/core_cm4.h	951;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	CMSIS/Include/core_cm3.h	831;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	CMSIS/Include/core_cm4.h	967;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	CMSIS/Include/core_cm3.h	830;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	CMSIS/Include/core_cm4.h	966;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	CMSIS/Include/core_cm3.h	828;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	CMSIS/Include/core_cm4.h	964;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	CMSIS/Include/core_cm3.h	827;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	CMSIS/Include/core_cm4.h	963;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	CMSIS/Include/core_cm3.h	822;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	CMSIS/Include/core_cm4.h	958;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	CMSIS/Include/core_cm3.h	821;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	CMSIS/Include/core_cm4.h	957;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	CMSIS/Include/core_cm3.h	787;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	CMSIS/Include/core_cm4.h	923;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	CMSIS/Include/core_cm3.h	786;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	CMSIS/Include/core_cm4.h	922;"	d
CoreDebug_DHCSR_C_HALT_Msk	CMSIS/Include/core_cm3.h	784;"	d
CoreDebug_DHCSR_C_HALT_Msk	CMSIS/Include/core_cm4.h	920;"	d
CoreDebug_DHCSR_C_HALT_Pos	CMSIS/Include/core_cm3.h	783;"	d
CoreDebug_DHCSR_C_HALT_Pos	CMSIS/Include/core_cm4.h	919;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	CMSIS/Include/core_cm3.h	778;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	CMSIS/Include/core_cm4.h	914;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	CMSIS/Include/core_cm3.h	777;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	CMSIS/Include/core_cm4.h	913;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	CMSIS/Include/core_cm3.h	775;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	CMSIS/Include/core_cm4.h	911;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	CMSIS/Include/core_cm3.h	774;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	CMSIS/Include/core_cm4.h	910;"	d
CoreDebug_DHCSR_C_STEP_Msk	CMSIS/Include/core_cm3.h	781;"	d
CoreDebug_DHCSR_C_STEP_Msk	CMSIS/Include/core_cm4.h	917;"	d
CoreDebug_DHCSR_C_STEP_Pos	CMSIS/Include/core_cm3.h	780;"	d
CoreDebug_DHCSR_C_STEP_Pos	CMSIS/Include/core_cm4.h	916;"	d
CoreDebug_DHCSR_DBGKEY_Msk	CMSIS/Include/core_cm3.h	754;"	d
CoreDebug_DHCSR_DBGKEY_Msk	CMSIS/Include/core_cm4.h	890;"	d
CoreDebug_DHCSR_DBGKEY_Pos	CMSIS/Include/core_cm3.h	753;"	d
CoreDebug_DHCSR_DBGKEY_Pos	CMSIS/Include/core_cm4.h	889;"	d
CoreDebug_DHCSR_S_HALT_Msk	CMSIS/Include/core_cm3.h	769;"	d
CoreDebug_DHCSR_S_HALT_Msk	CMSIS/Include/core_cm4.h	905;"	d
CoreDebug_DHCSR_S_HALT_Pos	CMSIS/Include/core_cm3.h	768;"	d
CoreDebug_DHCSR_S_HALT_Pos	CMSIS/Include/core_cm4.h	904;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	CMSIS/Include/core_cm3.h	763;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	CMSIS/Include/core_cm4.h	899;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	CMSIS/Include/core_cm3.h	762;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	CMSIS/Include/core_cm4.h	898;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	CMSIS/Include/core_cm3.h	772;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	CMSIS/Include/core_cm4.h	908;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	CMSIS/Include/core_cm3.h	771;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	CMSIS/Include/core_cm4.h	907;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	CMSIS/Include/core_cm3.h	757;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	CMSIS/Include/core_cm4.h	893;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	CMSIS/Include/core_cm3.h	756;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	CMSIS/Include/core_cm4.h	892;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	CMSIS/Include/core_cm3.h	760;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	CMSIS/Include/core_cm4.h	896;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	CMSIS/Include/core_cm3.h	759;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	CMSIS/Include/core_cm4.h	895;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	CMSIS/Include/core_cm3.h	766;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	CMSIS/Include/core_cm4.h	902;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	CMSIS/Include/core_cm3.h	765;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	CMSIS/Include/core_cm4.h	901;"	d
CoreDebug_Type	CMSIS/Include/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon163
CoreDebug_Type	CMSIS/Include/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon95
DAC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	735;"	d
DAC_Align_12b_L	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	122;"	d
DAC_Align_12b_R	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	121;"	d
DAC_Align_8b_R	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	123;"	d
DAC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	681;"	d
DAC_CR_BOFF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1028;"	d
DAC_CR_DMAEN1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1036;"	d
DAC_CR_DMAUDRIE1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1037;"	d
DAC_CR_EN1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1027;"	d
DAC_CR_TEN1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1029;"	d
DAC_CR_TSEL1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1031;"	d
DAC_CR_TSEL1_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1032;"	d
DAC_CR_TSEL1_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1033;"	d
DAC_CR_TSEL1_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1034;"	d
DAC_Channel_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	110;"	d
DAC_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f
DAC_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f
DAC_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f
DAC_DHR12L1_DACC1DHR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1045;"	d
DAC_DHR12R1_DACC1DHR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1042;"	d
DAC_DHR8R1_DACC1DHR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1048;"	d
DAC_DMACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f
DAC_DOR1_DACC1DOR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1051;"	d
DAC_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_DeInit(void)$/;"	f
DAC_FLAG_DMAUDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	157;"	d
DAC_GetDataOutputValue	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)$/;"	f
DAC_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f
DAC_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f
DAC_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  $/;"	f
DAC_IT_DMAUDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	145;"	d
DAC_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)$/;"	f
DAC_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	/^}DAC_InitTypeDef;$/;"	t	typeref:struct:__anon22
DAC_OutputBuffer	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	/^  uint32_t DAC_OutputBuffer;                 \/*!< Specifies whether the DAC channel output buffer is enabled or disabled.$/;"	m	struct:__anon22
DAC_OutputBuffer_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	99;"	d
DAC_OutputBuffer_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	98;"	d
DAC_SR_DMAUDR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1054;"	d
DAC_SWTRIGR_SWTRIG1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1039;"	d
DAC_SetChannel1Data	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)$/;"	f
DAC_SoftwareTriggerCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f
DAC_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	/^void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)$/;"	f
DAC_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	/^  uint32_t DAC_Trigger;                      \/*!< Specifies the external trigger for the selected DAC channel.$/;"	m	struct:__anon22
DAC_Trigger_Ext_IT9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	79;"	d
DAC_Trigger_None	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	73;"	d
DAC_Trigger_Software	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	80;"	d
DAC_Trigger_T15_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	77;"	d
DAC_Trigger_T2_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	78;"	d
DAC_Trigger_T3_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	76;"	d
DAC_Trigger_T6_TRGO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	75;"	d
DAC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon60
DBGMCU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	749;"	d
DBGMCU_APB1PeriphConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dbgmcu.c	/^void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1096;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1095;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1093;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1092;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1089;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1090;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1091;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1094;"	d
DBGMCU_APB2PeriphConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dbgmcu.c	/^void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f
DBGMCU_APB2_FZ_DBG_TIM15_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1100;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1101;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1102;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1099;"	d
DBGMCU_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	695;"	d
DBGMCU_CR_DBG_STANDBY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1086;"	d
DBGMCU_CR_DBG_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1085;"	d
DBGMCU_Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dbgmcu.c	/^void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f
DBGMCU_GetDEVID	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dbgmcu.c	/^uint32_t DBGMCU_GetDEVID(void)$/;"	f
DBGMCU_GetREVID	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dbgmcu.c	/^uint32_t DBGMCU_GetREVID(void)$/;"	f
DBGMCU_I2C1_SMBUS_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	66;"	d
DBGMCU_IDCODE_DEV_ID	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1064;"	d
DBGMCU_IDCODE_REV_ID	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1066;"	d
DBGMCU_IDCODE_REV_ID_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1067;"	d
DBGMCU_IDCODE_REV_ID_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1068;"	d
DBGMCU_IDCODE_REV_ID_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1077;"	d
DBGMCU_IDCODE_REV_ID_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1078;"	d
DBGMCU_IDCODE_REV_ID_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1079;"	d
DBGMCU_IDCODE_REV_ID_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1080;"	d
DBGMCU_IDCODE_REV_ID_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1081;"	d
DBGMCU_IDCODE_REV_ID_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1082;"	d
DBGMCU_IDCODE_REV_ID_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1069;"	d
DBGMCU_IDCODE_REV_ID_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1070;"	d
DBGMCU_IDCODE_REV_ID_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1071;"	d
DBGMCU_IDCODE_REV_ID_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1072;"	d
DBGMCU_IDCODE_REV_ID_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1073;"	d
DBGMCU_IDCODE_REV_ID_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1074;"	d
DBGMCU_IDCODE_REV_ID_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1075;"	d
DBGMCU_IDCODE_REV_ID_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1076;"	d
DBGMCU_IWDG_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	65;"	d
DBGMCU_RTC_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	63;"	d
DBGMCU_STANDBY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	56;"	d
DBGMCU_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	55;"	d
DBGMCU_TIM14_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	62;"	d
DBGMCU_TIM15_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	70;"	d
DBGMCU_TIM16_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	71;"	d
DBGMCU_TIM17_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	72;"	d
DBGMCU_TIM1_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	69;"	d
DBGMCU_TIM2_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	59;"	d
DBGMCU_TIM3_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	60;"	d
DBGMCU_TIM6_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	61;"	d
DBGMCU_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon61
DBGMCU_WWDG_STOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	64;"	d
DCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t DCR;             \/*!< TIM DMA control register,                    Address offset: 0x48 *\/$/;"	m	struct:__anon75
DCRDR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon163
DCRDR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon95
DCRSR	CMSIS/Include/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon163
DCRSR	CMSIS/Include/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon95
DELTA_Q15	CMSIS/Include/arm_math.h	281;"	d
DELTA_Q31	CMSIS/Include/arm_math.h	280;"	d
DEMCR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon163
DEMCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon95
DFR	CMSIS/Include/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon157
DFR	CMSIS/Include/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon88
DFSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon157
DFSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon88
DHCSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon163
DHCSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon95
DHR12L1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t DHR12L1;      \/*!< DAC channel1 12-bit left aligned data holding register,   Address offset: 0x0C *\/$/;"	m	struct:__anon60
DHR12R1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t DHR12R1;      \/*!< DAC channel1 12-bit right-aligned data holding register,  Address offset: 0x08 *\/$/;"	m	struct:__anon60
DHR12R1_OFFSET	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	117;"	d	file:
DHR8R1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t DHR8R1;       \/*!< DAC channel1 8-bit right aligned data holding register,   Address offset: 0x10 *\/$/;"	m	struct:__anon60
DIER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t DIER;            \/*!< TIM DMA\/interrupt enable register,           Address offset: 0x0C *\/$/;"	m	struct:__anon75
DISABLE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon53
DMA1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	751;"	d
DMA1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	697;"	d
DMA1_CHANNEL1_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	87;"	d	file:
DMA1_CHANNEL2_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	88;"	d	file:
DMA1_CHANNEL3_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	89;"	d	file:
DMA1_CHANNEL4_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	90;"	d	file:
DMA1_CHANNEL5_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	91;"	d	file:
DMA1_Channel1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	752;"	d
DMA1_Channel1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	698;"	d
DMA1_Channel1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^DMA1_Channel1_IRQHandler$/;"	l
DMA1_Channel1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^DMA1_Channel1_IRQHandler$/;"	l
DMA1_Channel1_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  DMA1_Channel1_IRQn          = 9,      \/*!< DMA1 Channel 1 Interrupt                                *\/$/;"	e	enum:IRQn
DMA1_Channel2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	753;"	d
DMA1_Channel2_3_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^DMA1_Channel2_3_IRQHandler$/;"	l
DMA1_Channel2_3_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^DMA1_Channel2_3_IRQHandler$/;"	l
DMA1_Channel2_3_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  DMA1_Channel2_3_IRQn        = 10,     \/*!< DMA1 Channel 2 and Channel 3 Interrupts                 *\/$/;"	e	enum:IRQn
DMA1_Channel2_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	699;"	d
DMA1_Channel3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	754;"	d
DMA1_Channel3_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	700;"	d
DMA1_Channel4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	755;"	d
DMA1_Channel4_5_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^DMA1_Channel4_5_IRQHandler$/;"	l
DMA1_Channel4_5_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^DMA1_Channel4_5_IRQHandler$/;"	l
DMA1_Channel4_5_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  DMA1_Channel4_5_IRQn        = 11,     \/*!< DMA1 Channel 4 and Channel 5 Interrupts                 *\/$/;"	e	enum:IRQn
DMA1_Channel4_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	701;"	d
DMA1_Channel5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	756;"	d
DMA1_Channel5_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	702;"	d
DMA1_FLAG_GL1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	263;"	d
DMA1_FLAG_GL2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	267;"	d
DMA1_FLAG_GL3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	271;"	d
DMA1_FLAG_GL4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	275;"	d
DMA1_FLAG_GL5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	279;"	d
DMA1_FLAG_HT1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	265;"	d
DMA1_FLAG_HT2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	269;"	d
DMA1_FLAG_HT3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	273;"	d
DMA1_FLAG_HT4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	277;"	d
DMA1_FLAG_HT5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	281;"	d
DMA1_FLAG_TC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	264;"	d
DMA1_FLAG_TC2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	268;"	d
DMA1_FLAG_TC3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	272;"	d
DMA1_FLAG_TC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	276;"	d
DMA1_FLAG_TC5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	280;"	d
DMA1_FLAG_TE1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	266;"	d
DMA1_FLAG_TE2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	270;"	d
DMA1_FLAG_TE3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	274;"	d
DMA1_FLAG_TE4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	278;"	d
DMA1_FLAG_TE5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	282;"	d
DMA1_IT_GL1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	222;"	d
DMA1_IT_GL2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	226;"	d
DMA1_IT_GL3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	230;"	d
DMA1_IT_GL4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	234;"	d
DMA1_IT_GL5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	238;"	d
DMA1_IT_HT1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	224;"	d
DMA1_IT_HT2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	228;"	d
DMA1_IT_HT3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	232;"	d
DMA1_IT_HT4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	236;"	d
DMA1_IT_HT5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	240;"	d
DMA1_IT_TC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	223;"	d
DMA1_IT_TC2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	227;"	d
DMA1_IT_TC3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	231;"	d
DMA1_IT_TC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	235;"	d
DMA1_IT_TC5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	239;"	d
DMA1_IT_TE1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	225;"	d
DMA1_IT_TE2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	229;"	d
DMA1_IT_TE3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	233;"	d
DMA1_IT_TE4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	237;"	d
DMA1_IT_TE5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	241;"	d
DMAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t DMAR;            \/*!< TIM DMA address for full transfer register,  Address offset: 0x4C *\/$/;"	m	struct:__anon75
DMA_BufferSize	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_BufferSize;         \/*!< Specifies the buffer size, in data unit, of the specified Channel. $/;"	m	struct:__anon36
DMA_CCR_CIRC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1160;"	d
DMA_CCR_DIR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1159;"	d
DMA_CCR_EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1155;"	d
DMA_CCR_HTIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1157;"	d
DMA_CCR_MEM2MEM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1176;"	d
DMA_CCR_MINC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1162;"	d
DMA_CCR_MSIZE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1168;"	d
DMA_CCR_MSIZE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1169;"	d
DMA_CCR_MSIZE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1170;"	d
DMA_CCR_PINC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1161;"	d
DMA_CCR_PL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1172;"	d
DMA_CCR_PL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1173;"	d
DMA_CCR_PL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1174;"	d
DMA_CCR_PSIZE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1164;"	d
DMA_CCR_PSIZE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1165;"	d
DMA_CCR_PSIZE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1166;"	d
DMA_CCR_TCIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1156;"	d
DMA_CCR_TEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1158;"	d
DMA_CMAR_MA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1185;"	d
DMA_CNDTR_NDT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1179;"	d
DMA_CPAR_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1182;"	d
DMA_Channel_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} DMA_Channel_TypeDef;$/;"	t	typeref:struct:__anon62
DMA_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_ClearFlag(uint32_t DMA_FLAG)$/;"	f
DMA_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_ClearITPendingBit(uint32_t DMA_IT)$/;"	f
DMA_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)$/;"	f
DMA_DIR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_DIR;                \/*!< Specifies if the peripheral is the source or destination.$/;"	m	struct:__anon36
DMA_DIR_PeripheralDST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	106;"	d
DMA_DIR_PeripheralSRC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	105;"	d
DMA_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)$/;"	f
DMA_GetCurrDataCounter	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)$/;"	f
DMA_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG)$/;"	f
DMA_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^ITStatus DMA_GetITStatus(uint32_t DMA_IT)$/;"	f
DMA_IFCR_CGIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1133;"	d
DMA_IFCR_CGIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1137;"	d
DMA_IFCR_CGIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1141;"	d
DMA_IFCR_CGIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1145;"	d
DMA_IFCR_CGIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1149;"	d
DMA_IFCR_CHTIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1135;"	d
DMA_IFCR_CHTIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1139;"	d
DMA_IFCR_CHTIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1143;"	d
DMA_IFCR_CHTIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1147;"	d
DMA_IFCR_CHTIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1151;"	d
DMA_IFCR_CTCIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1134;"	d
DMA_IFCR_CTCIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1138;"	d
DMA_IFCR_CTCIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1142;"	d
DMA_IFCR_CTCIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1146;"	d
DMA_IFCR_CTCIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1150;"	d
DMA_IFCR_CTEIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1136;"	d
DMA_IFCR_CTEIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1140;"	d
DMA_IFCR_CTEIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1144;"	d
DMA_IFCR_CTEIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1148;"	d
DMA_IFCR_CTEIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1152;"	d
DMA_ISR_GIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1111;"	d
DMA_ISR_GIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1115;"	d
DMA_ISR_GIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1119;"	d
DMA_ISR_GIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1123;"	d
DMA_ISR_GIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1127;"	d
DMA_ISR_HTIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1113;"	d
DMA_ISR_HTIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1117;"	d
DMA_ISR_HTIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1121;"	d
DMA_ISR_HTIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1125;"	d
DMA_ISR_HTIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1129;"	d
DMA_ISR_TCIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1112;"	d
DMA_ISR_TCIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1116;"	d
DMA_ISR_TCIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1120;"	d
DMA_ISR_TCIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1124;"	d
DMA_ISR_TCIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1128;"	d
DMA_ISR_TEIF1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1114;"	d
DMA_ISR_TEIF2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1118;"	d
DMA_ISR_TEIF3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1122;"	d
DMA_ISR_TEIF4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1126;"	d
DMA_ISR_TEIF5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1130;"	d
DMA_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)$/;"	f
DMA_IT_HT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	217;"	d
DMA_IT_TC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	216;"	d
DMA_IT_TE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	218;"	d
DMA_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)$/;"	f
DMA_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^}DMA_InitTypeDef;$/;"	t	typeref:struct:__anon36
DMA_M2M	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_M2M;                \/*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer.$/;"	m	struct:__anon36
DMA_M2M_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	203;"	d
DMA_M2M_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	204;"	d
DMA_MemoryBaseAddr	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_MemoryBaseAddr;     \/*!< Specifies the memory base address for DMAy Channelx.                  *\/$/;"	m	struct:__anon36
DMA_MemoryDataSize	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_MemoryDataSize;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anon36
DMA_MemoryDataSize_Byte	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	159;"	d
DMA_MemoryDataSize_HalfWord	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	160;"	d
DMA_MemoryDataSize_Word	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	161;"	d
DMA_MemoryInc	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_MemoryInc;          \/*!< Specifies whether the memory address register is incremented or not.$/;"	m	struct:__anon36
DMA_MemoryInc_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	131;"	d
DMA_MemoryInc_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	132;"	d
DMA_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_Mode;               \/*!< Specifies the operation mode of the DMAy Channelx.$/;"	m	struct:__anon36
DMA_Mode_Circular	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	175;"	d
DMA_Mode_Normal	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	174;"	d
DMA_PeripheralBaseAddr	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_PeripheralBaseAddr; \/*!< Specifies the peripheral base address for DMAy Channelx.              *\/$/;"	m	struct:__anon36
DMA_PeripheralDataSize	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_PeripheralDataSize; \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon36
DMA_PeripheralDataSize_Byte	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	144;"	d
DMA_PeripheralDataSize_HalfWord	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	145;"	d
DMA_PeripheralDataSize_Word	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	146;"	d
DMA_PeripheralInc	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_PeripheralInc;      \/*!< Specifies whether the Peripheral address register is incremented or not.$/;"	m	struct:__anon36
DMA_PeripheralInc_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	118;"	d
DMA_PeripheralInc_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	119;"	d
DMA_Priority	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	/^  uint32_t DMA_Priority;           \/*!< Specifies the software priority for the DMAy Channelx.$/;"	m	struct:__anon36
DMA_Priority_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	187;"	d
DMA_Priority_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	189;"	d
DMA_Priority_Medium	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	188;"	d
DMA_Priority_VeryHigh	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	186;"	d
DMA_SetCurrDataCounter	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)$/;"	f
DMA_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c	/^void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)$/;"	f
DMA_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon63
DOR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t DOR1;         \/*!< DAC channel1 data output register,                        Address offset: 0x2C *\/$/;"	m	struct:__anon60
DOR_OFFSET	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dac.c	120;"	d	file:
DR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^   __IO uint32_t DR;          \/*!< ADC data register,                                          Address offset:0x40 *\/$/;"	m	struct:__anon55
DR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t DR;       \/*!< SPI data register,                                   Address offset: 0x0C *\/$/;"	m	struct:__anon74
DR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t DR;         \/*!< RTC date register,                                        Address offset: 0x04 *\/$/;"	m	struct:__anon73
DR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t DR;       \/*!< CRC Data register,                           Address offset: 0x00 *\/$/;"	m	struct:__anon59
DataBuffer	M24SR/src/drv_M24SR.c	/^static uint8_t					 	DataBuffer[0xFF];$/;"	v	file:
DbgIn_DbgOut	CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="DbgIn_DbgOut"><\/a>Debug IN \/ OUT functions<\/h2>$/;"	a
DefaultPassword	M24SR/src/lib_M24SR.c	/^uint8_t DefaultPassword[16]={0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,$/;"	v
Default_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^Default_Handler:$/;"	l
Default_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^Default_Handler PROC$/;"	l
Default_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^Default_Handler:$/;"	l
DisableAllPassword	M24SR/inc/lib_wrapper.h	56;"	d
DisableReadOnly	M24SR/inc/lib_wrapper.h	59;"	d
DisableReadPassword	M24SR/inc/lib_wrapper.h	53;"	d
DisableWriteOnly	M24SR/inc/lib_wrapper.h	61;"	d
DisableWritePassword	M24SR/inc/lib_wrapper.h	55;"	d
EGR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t EGR;             \/*!< TIM event generation register,               Address offset: 0x14 *\/$/;"	m	struct:__anon75
EMAIL_TAG	M24SR/inc/lib_TagType4.h	/^	EMAIL_TAG,$/;"	e	enum:__anon17
EMAIL_TYPE_STRING	M24SR/inc/lib_NDEF.h	99;"	d
EMAIL_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	100;"	d
EMR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t EMR;          \/*!<EXTI Event mask register,                                 Address offset: 0x04 *\/$/;"	m	struct:__anon64
ENABLE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon53
END	M24SR/inc/lib_NDEF_Vcard.h	60;"	d
END_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	78;"	d
ERROR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon54
ERROR_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	97;"	d	file:
EXTI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	740;"	d
EXTI0_1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^EXTI0_1_IRQHandler$/;"	l
EXTI0_1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^EXTI0_1_IRQHandler$/;"	l
EXTI0_1_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  EXTI0_1_IRQn                = 5,      \/*!< EXTI Line 0 and 1 Interrupts                            *\/$/;"	e	enum:IRQn
EXTI2_3_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^EXTI2_3_IRQHandler$/;"	l
EXTI2_3_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^EXTI2_3_IRQHandler$/;"	l
EXTI2_3_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  EXTI2_3_IRQn                = 6,      \/*!< EXTI Line 2 and 3 Interrupts                            *\/$/;"	e	enum:IRQn
EXTI4_15_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^EXTI4_15_IRQHandler$/;"	l
EXTI4_15_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^EXTI4_15_IRQHandler$/;"	l
EXTI4_15_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  EXTI4_15_IRQn               = 7,      \/*!< EXTI Line 4 to 15 Interrupts                            *\/$/;"	e	enum:IRQn
EXTICR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t EXTICR[4];   \/*!< SYSCFG external interrupt configuration register,     Address offset: 0x14-0x08 *\/$/;"	m	struct:__anon68
EXTIMode_TypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^}EXTIMode_TypeDef;$/;"	t	typeref:enum:__anon27
EXTITrigger_TypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^}EXTITrigger_TypeDef;$/;"	t	typeref:enum:__anon28
EXTI_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	686;"	d
EXTI_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^void EXTI_ClearFlag(uint32_t EXTI_Line)$/;"	f
EXTI_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^void EXTI_ClearITPendingBit(uint32_t EXTI_Line)$/;"	f
EXTI_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^void EXTI_DeInit(void)$/;"	f
EXTI_EMR_MR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1219;"	d
EXTI_EMR_MR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1220;"	d
EXTI_EMR_MR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1229;"	d
EXTI_EMR_MR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1230;"	d
EXTI_EMR_MR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1231;"	d
EXTI_EMR_MR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1232;"	d
EXTI_EMR_MR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1233;"	d
EXTI_EMR_MR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1234;"	d
EXTI_EMR_MR16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1235;"	d
EXTI_EMR_MR17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1236;"	d
EXTI_EMR_MR19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1237;"	d
EXTI_EMR_MR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1221;"	d
EXTI_EMR_MR21	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1238;"	d
EXTI_EMR_MR22	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1239;"	d
EXTI_EMR_MR23	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1240;"	d
EXTI_EMR_MR25	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1241;"	d
EXTI_EMR_MR27	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1242;"	d
EXTI_EMR_MR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1222;"	d
EXTI_EMR_MR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1223;"	d
EXTI_EMR_MR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1224;"	d
EXTI_EMR_MR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1225;"	d
EXTI_EMR_MR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1226;"	d
EXTI_EMR_MR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1227;"	d
EXTI_EMR_MR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1228;"	d
EXTI_FTSR_TR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1266;"	d
EXTI_FTSR_TR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1267;"	d
EXTI_FTSR_TR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1276;"	d
EXTI_FTSR_TR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1277;"	d
EXTI_FTSR_TR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1278;"	d
EXTI_FTSR_TR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1279;"	d
EXTI_FTSR_TR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1280;"	d
EXTI_FTSR_TR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1281;"	d
EXTI_FTSR_TR16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1282;"	d
EXTI_FTSR_TR17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1283;"	d
EXTI_FTSR_TR19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1284;"	d
EXTI_FTSR_TR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1268;"	d
EXTI_FTSR_TR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1269;"	d
EXTI_FTSR_TR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1270;"	d
EXTI_FTSR_TR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1271;"	d
EXTI_FTSR_TR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1272;"	d
EXTI_FTSR_TR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1273;"	d
EXTI_FTSR_TR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1274;"	d
EXTI_FTSR_TR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1275;"	d
EXTI_GenerateSWInterrupt	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)$/;"	f
EXTI_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)$/;"	f
EXTI_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)$/;"	f
EXTI_IMR_MR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1193;"	d
EXTI_IMR_MR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1194;"	d
EXTI_IMR_MR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1203;"	d
EXTI_IMR_MR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1204;"	d
EXTI_IMR_MR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1205;"	d
EXTI_IMR_MR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1206;"	d
EXTI_IMR_MR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1207;"	d
EXTI_IMR_MR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1208;"	d
EXTI_IMR_MR16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1209;"	d
EXTI_IMR_MR17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1210;"	d
EXTI_IMR_MR19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1211;"	d
EXTI_IMR_MR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1195;"	d
EXTI_IMR_MR21	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1212;"	d
EXTI_IMR_MR22	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1213;"	d
EXTI_IMR_MR23	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1214;"	d
EXTI_IMR_MR25	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1215;"	d
EXTI_IMR_MR27	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1216;"	d
EXTI_IMR_MR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1196;"	d
EXTI_IMR_MR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1197;"	d
EXTI_IMR_MR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1198;"	d
EXTI_IMR_MR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1199;"	d
EXTI_IMR_MR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1200;"	d
EXTI_IMR_MR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1201;"	d
EXTI_IMR_MR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1202;"	d
EXTI_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f
EXTI_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^}EXTI_InitTypeDef;$/;"	t	typeref:struct:__anon29
EXTI_LINENONE	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	79;"	d	file:
EXTI_Line	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  uint32_t EXTI_Line;               \/*!< Specifies the EXTI lines to be enabled or disabled.$/;"	m	struct:__anon29
EXTI_Line0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	103;"	d
EXTI_Line1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	104;"	d
EXTI_Line10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	113;"	d
EXTI_Line11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	114;"	d
EXTI_Line12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	115;"	d
EXTI_Line13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	116;"	d
EXTI_Line14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	117;"	d
EXTI_Line15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	118;"	d
EXTI_Line16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	119;"	d
EXTI_Line17	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	121;"	d
EXTI_Line19	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	124;"	d
EXTI_Line2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	105;"	d
EXTI_Line21	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	127;"	d
EXTI_Line22	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	130;"	d
EXTI_Line23	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	133;"	d
EXTI_Line25	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	136;"	d
EXTI_Line27	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	139;"	d
EXTI_Line3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	106;"	d
EXTI_Line4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	107;"	d
EXTI_Line5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	108;"	d
EXTI_Line6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	109;"	d
EXTI_Line7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	110;"	d
EXTI_Line8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	111;"	d
EXTI_Line9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	112;"	d
EXTI_LineCmd	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  FunctionalState EXTI_LineCmd;     \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon29
EXTI_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTIMode_TypeDef EXTI_Mode;       \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon29
EXTI_Mode_Event	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTI_Mode_Event = 0x04$/;"	e	enum:__anon27
EXTI_Mode_Interrupt	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTI_Mode_Interrupt = 0x00,$/;"	e	enum:__anon27
EXTI_PR_PR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1308;"	d
EXTI_PR_PR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1309;"	d
EXTI_PR_PR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1318;"	d
EXTI_PR_PR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1319;"	d
EXTI_PR_PR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1320;"	d
EXTI_PR_PR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1321;"	d
EXTI_PR_PR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1322;"	d
EXTI_PR_PR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1323;"	d
EXTI_PR_PR16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1324;"	d
EXTI_PR_PR17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1325;"	d
EXTI_PR_PR19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1326;"	d
EXTI_PR_PR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1310;"	d
EXTI_PR_PR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1311;"	d
EXTI_PR_PR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1312;"	d
EXTI_PR_PR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1313;"	d
EXTI_PR_PR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1314;"	d
EXTI_PR_PR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1315;"	d
EXTI_PR_PR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1316;"	d
EXTI_PR_PR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1317;"	d
EXTI_PinSource0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	75;"	d
EXTI_PinSource1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	76;"	d
EXTI_PinSource10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	85;"	d
EXTI_PinSource11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	86;"	d
EXTI_PinSource12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	87;"	d
EXTI_PinSource13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	88;"	d
EXTI_PinSource14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	89;"	d
EXTI_PinSource15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	90;"	d
EXTI_PinSource2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	77;"	d
EXTI_PinSource3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	78;"	d
EXTI_PinSource4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	79;"	d
EXTI_PinSource5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	80;"	d
EXTI_PinSource6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	81;"	d
EXTI_PinSource7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	82;"	d
EXTI_PinSource8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	83;"	d
EXTI_PinSource9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	84;"	d
EXTI_PortSourceGPIOA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	57;"	d
EXTI_PortSourceGPIOB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	58;"	d
EXTI_PortSourceGPIOC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	59;"	d
EXTI_PortSourceGPIOD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	60;"	d
EXTI_PortSourceGPIOF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	61;"	d
EXTI_RTSR_TR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1245;"	d
EXTI_RTSR_TR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1246;"	d
EXTI_RTSR_TR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1255;"	d
EXTI_RTSR_TR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1256;"	d
EXTI_RTSR_TR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1257;"	d
EXTI_RTSR_TR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1258;"	d
EXTI_RTSR_TR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1259;"	d
EXTI_RTSR_TR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1260;"	d
EXTI_RTSR_TR16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1261;"	d
EXTI_RTSR_TR17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1262;"	d
EXTI_RTSR_TR19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1263;"	d
EXTI_RTSR_TR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1247;"	d
EXTI_RTSR_TR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1248;"	d
EXTI_RTSR_TR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1249;"	d
EXTI_RTSR_TR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1250;"	d
EXTI_RTSR_TR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1251;"	d
EXTI_RTSR_TR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1252;"	d
EXTI_RTSR_TR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1253;"	d
EXTI_RTSR_TR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1254;"	d
EXTI_SWIER_SWIER0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1287;"	d
EXTI_SWIER_SWIER1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1288;"	d
EXTI_SWIER_SWIER10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1297;"	d
EXTI_SWIER_SWIER11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1298;"	d
EXTI_SWIER_SWIER12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1299;"	d
EXTI_SWIER_SWIER13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1300;"	d
EXTI_SWIER_SWIER14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1301;"	d
EXTI_SWIER_SWIER15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1302;"	d
EXTI_SWIER_SWIER16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1303;"	d
EXTI_SWIER_SWIER17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1304;"	d
EXTI_SWIER_SWIER19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1305;"	d
EXTI_SWIER_SWIER2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1289;"	d
EXTI_SWIER_SWIER3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1290;"	d
EXTI_SWIER_SWIER4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1291;"	d
EXTI_SWIER_SWIER5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1292;"	d
EXTI_SWIER_SWIER6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1293;"	d
EXTI_SWIER_SWIER7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1294;"	d
EXTI_SWIER_SWIER8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1295;"	d
EXTI_SWIER_SWIER9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1296;"	d
EXTI_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_exti.c	/^void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f
EXTI_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTITrigger_TypeDef EXTI_Trigger; \/*!< Specifies the trigger signal active edge for the EXTI lines.$/;"	m	struct:__anon29
EXTI_Trigger_Falling	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTI_Trigger_Falling = 0x0C,$/;"	e	enum:__anon28
EXTI_Trigger_Rising	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTI_Trigger_Rising = 0x08,$/;"	e	enum:__anon28
EXTI_Trigger_Rising_Falling	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	/^  EXTI_Trigger_Rising_Falling = 0x10$/;"	e	enum:__anon28
EXTI_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^}EXTI_TypeDef;$/;"	t	typeref:struct:__anon64
EmailAdd	M24SR/inc/lib_NDEF_Email.h	/^	char EmailAdd[64];$/;"	m	struct:__anon4
EnableReadOnly	M24SR/inc/lib_wrapper.h	58;"	d
EnableReadPassword	M24SR/inc/lib_wrapper.h	52;"	d
EnableWriteOnly	M24SR/inc/lib_wrapper.h	60;"	d
EnableWritePassword	M24SR/inc/lib_wrapper.h	54;"	d
ErrorStatus	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	t	typeref:enum:__anon54
Examples	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="Examples"><\/a>Examples<\/h2>$/;"	a
FIRSTNAME	M24SR/inc/lib_NDEF_Vcard.h	50;"	d
FIRSTNAME_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	68;"	d
FIRST_RECORD_OFFSET	M24SR/inc/lib_NDEF.h	47;"	d
FLAG_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	74;"	d	file:
FLASH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	757;"	d
FLASH_ACR_LATENCY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1335;"	d
FLASH_ACR_PRFTBE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1337;"	d
FLASH_ACR_PRFTBS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1338;"	d
FLASH_AR_FAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1375;"	d
FLASH_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	660;"	d
FLASH_BUSY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	/^  FLASH_BUSY = 1,$/;"	e	enum:__anon30
FLASH_COMPLETE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	/^  FLASH_COMPLETE,$/;"	e	enum:__anon30
FLASH_CR_EOPIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1371;"	d
FLASH_CR_ERRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1370;"	d
FLASH_CR_LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1368;"	d
FLASH_CR_MER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1364;"	d
FLASH_CR_OBL_LAUNCH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1372;"	d
FLASH_CR_OPTER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1366;"	d
FLASH_CR_OPTPG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1365;"	d
FLASH_CR_OPTWRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1369;"	d
FLASH_CR_PER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1363;"	d
FLASH_CR_PG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1362;"	d
FLASH_CR_STRT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1367;"	d
FLASH_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_ClearFlag(uint32_t FLASH_FLAG)$/;"	f
FLASH_ERROR_PROGRAM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	/^  FLASH_ERROR_PROGRAM,$/;"	e	enum:__anon30
FLASH_ERROR_WRP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	/^  FLASH_ERROR_WRP,$/;"	e	enum:__anon30
FLASH_ER_PRG_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	253;"	d
FLASH_EraseAllPages	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_EraseAllPages(void)$/;"	f
FLASH_ErasePage	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_ErasePage(uint32_t Page_Address)$/;"	f
FLASH_FKEY1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1347;"	d
FLASH_FKEY2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1348;"	d
FLASH_FLAG_BSY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	237;"	d
FLASH_FLAG_EOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	240;"	d
FLASH_FLAG_PGERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	238;"	d
FLASH_FLAG_WRPERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	239;"	d
FLASH_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)$/;"	f
FLASH_GetPrefetchBufferStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FlagStatus FLASH_GetPrefetchBufferStatus(void)$/;"	f
FLASH_GetStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_GetStatus(void)$/;"	f
FLASH_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^FLASH_IRQHandler$/;"	l
FLASH_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^FLASH_IRQHandler$/;"	l
FLASH_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  FLASH_IRQn                  = 3,      \/*!< FLASH Interrupt                                         *\/$/;"	e	enum:IRQn
FLASH_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)$/;"	f
FLASH_IT_EOP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	84;"	d
FLASH_IT_ERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	85;"	d
FLASH_KEYR_FKEYR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1341;"	d
FLASH_Latency_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	71;"	d
FLASH_Latency_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	72;"	d
FLASH_Lock	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_Lock(void)$/;"	f
FLASH_OBR_BOOT1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1390;"	d
FLASH_OBR_IWDG_SW	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1383;"	d
FLASH_OBR_OPTERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1378;"	d
FLASH_OBR_RDPRT1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1379;"	d
FLASH_OBR_RDPRT2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1380;"	d
FLASH_OBR_USER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1382;"	d
FLASH_OBR_VDDA_ANALOG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1393;"	d
FLASH_OBR_VDDA_MONITOR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1387;"	d
FLASH_OBR_nBOOT1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1386;"	d
FLASH_OBR_nRST_STDBY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1385;"	d
FLASH_OBR_nRST_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1384;"	d
FLASH_OB_BOOTConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1)$/;"	f
FLASH_OB_EnableWRP	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP)$/;"	f
FLASH_OB_Erase	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_Erase(void)$/;"	f
FLASH_OB_GetRDP	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FlagStatus FLASH_OB_GetRDP(void)$/;"	f
FLASH_OB_GetUser	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^uint8_t FLASH_OB_GetUser(void)$/;"	f
FLASH_OB_GetWRP	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^uint32_t FLASH_OB_GetWRP(void)$/;"	f
FLASH_OB_Launch	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_OB_Launch(void)$/;"	f
FLASH_OB_Lock	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_OB_Lock(void)$/;"	f
FLASH_OB_RDPConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP)$/;"	f
FLASH_OB_SRAMParityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity)$/;"	f
FLASH_OB_Unlock	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_OB_Unlock(void)$/;"	f
FLASH_OB_UserConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)$/;"	f
FLASH_OB_VDDAConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG)$/;"	f
FLASH_OB_WriteUser	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER)$/;"	f
FLASH_OPTKEY1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1351;"	d
FLASH_OPTKEY2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1352;"	d
FLASH_OPTKEYR_OPTKEYR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1344;"	d
FLASH_PrefetchBufferCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_PrefetchBufferCmd(FunctionalState NewState)$/;"	f
FLASH_ProgramHalfWord	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)$/;"	f
FLASH_ProgramOptionByteData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)$/;"	f
FLASH_ProgramWord	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)$/;"	f
FLASH_R_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	704;"	d
FLASH_SR_BSY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1356;"	d
FLASH_SR_EOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1359;"	d
FLASH_SR_PGERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1357;"	d
FLASH_SR_WRPERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1358;"	d
FLASH_SetLatency	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_SetLatency(uint32_t FLASH_Latency)$/;"	f
FLASH_Status	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	/^}FLASH_Status;$/;"	t	typeref:enum:__anon30
FLASH_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	/^  FLASH_TIMEOUT$/;"	e	enum:__anon30
FLASH_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon65
FLASH_Unlock	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^void FLASH_Unlock(void)$/;"	f
FLASH_WRPR_WRP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1396;"	d
FLASH_WaitForLastOperation	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_flash.c	/^FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)$/;"	f
FPCA	CMSIS/Include/core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon170::__anon171
FPCA	CMSIS/Include/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon154::__anon155
FPCA	CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon85::__anon86
FPCAR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon94
FPCCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon94
FPDSCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon94
FPU	CMSIS/Include/core_cm4.h	1001;"	d
FPU_BASE	CMSIS/Include/core_cm4.h	1000;"	d
FPU_FPCAR_ADDRESS_Msk	CMSIS/Include/core_cm4.h	815;"	d
FPU_FPCAR_ADDRESS_Pos	CMSIS/Include/core_cm4.h	814;"	d
FPU_FPCCR_ASPEN_Msk	CMSIS/Include/core_cm4.h	787;"	d
FPU_FPCCR_ASPEN_Pos	CMSIS/Include/core_cm4.h	786;"	d
FPU_FPCCR_BFRDY_Msk	CMSIS/Include/core_cm4.h	796;"	d
FPU_FPCCR_BFRDY_Pos	CMSIS/Include/core_cm4.h	795;"	d
FPU_FPCCR_HFRDY_Msk	CMSIS/Include/core_cm4.h	802;"	d
FPU_FPCCR_HFRDY_Pos	CMSIS/Include/core_cm4.h	801;"	d
FPU_FPCCR_LSPACT_Msk	CMSIS/Include/core_cm4.h	811;"	d
FPU_FPCCR_LSPACT_Pos	CMSIS/Include/core_cm4.h	810;"	d
FPU_FPCCR_LSPEN_Msk	CMSIS/Include/core_cm4.h	790;"	d
FPU_FPCCR_LSPEN_Pos	CMSIS/Include/core_cm4.h	789;"	d
FPU_FPCCR_MMRDY_Msk	CMSIS/Include/core_cm4.h	799;"	d
FPU_FPCCR_MMRDY_Pos	CMSIS/Include/core_cm4.h	798;"	d
FPU_FPCCR_MONRDY_Msk	CMSIS/Include/core_cm4.h	793;"	d
FPU_FPCCR_MONRDY_Pos	CMSIS/Include/core_cm4.h	792;"	d
FPU_FPCCR_THREAD_Msk	CMSIS/Include/core_cm4.h	805;"	d
FPU_FPCCR_THREAD_Pos	CMSIS/Include/core_cm4.h	804;"	d
FPU_FPCCR_USER_Msk	CMSIS/Include/core_cm4.h	808;"	d
FPU_FPCCR_USER_Pos	CMSIS/Include/core_cm4.h	807;"	d
FPU_FPDSCR_AHP_Msk	CMSIS/Include/core_cm4.h	819;"	d
FPU_FPDSCR_AHP_Pos	CMSIS/Include/core_cm4.h	818;"	d
FPU_FPDSCR_DN_Msk	CMSIS/Include/core_cm4.h	822;"	d
FPU_FPDSCR_DN_Pos	CMSIS/Include/core_cm4.h	821;"	d
FPU_FPDSCR_FZ_Msk	CMSIS/Include/core_cm4.h	825;"	d
FPU_FPDSCR_FZ_Pos	CMSIS/Include/core_cm4.h	824;"	d
FPU_FPDSCR_RMode_Msk	CMSIS/Include/core_cm4.h	828;"	d
FPU_FPDSCR_RMode_Pos	CMSIS/Include/core_cm4.h	827;"	d
FPU_MVFR0_A_SIMD_registers_Msk	CMSIS/Include/core_cm4.h	853;"	d
FPU_MVFR0_A_SIMD_registers_Pos	CMSIS/Include/core_cm4.h	852;"	d
FPU_MVFR0_Divide_Msk	CMSIS/Include/core_cm4.h	841;"	d
FPU_MVFR0_Divide_Pos	CMSIS/Include/core_cm4.h	840;"	d
FPU_MVFR0_Double_precision_Msk	CMSIS/Include/core_cm4.h	847;"	d
FPU_MVFR0_Double_precision_Pos	CMSIS/Include/core_cm4.h	846;"	d
FPU_MVFR0_FP_excep_trapping_Msk	CMSIS/Include/core_cm4.h	844;"	d
FPU_MVFR0_FP_excep_trapping_Pos	CMSIS/Include/core_cm4.h	843;"	d
FPU_MVFR0_FP_rounding_modes_Msk	CMSIS/Include/core_cm4.h	832;"	d
FPU_MVFR0_FP_rounding_modes_Pos	CMSIS/Include/core_cm4.h	831;"	d
FPU_MVFR0_Short_vectors_Msk	CMSIS/Include/core_cm4.h	835;"	d
FPU_MVFR0_Short_vectors_Pos	CMSIS/Include/core_cm4.h	834;"	d
FPU_MVFR0_Single_precision_Msk	CMSIS/Include/core_cm4.h	850;"	d
FPU_MVFR0_Single_precision_Pos	CMSIS/Include/core_cm4.h	849;"	d
FPU_MVFR0_Square_root_Msk	CMSIS/Include/core_cm4.h	838;"	d
FPU_MVFR0_Square_root_Pos	CMSIS/Include/core_cm4.h	837;"	d
FPU_MVFR1_D_NaN_mode_Msk	CMSIS/Include/core_cm4.h	863;"	d
FPU_MVFR1_D_NaN_mode_Pos	CMSIS/Include/core_cm4.h	862;"	d
FPU_MVFR1_FP_HPFP_Msk	CMSIS/Include/core_cm4.h	860;"	d
FPU_MVFR1_FP_HPFP_Pos	CMSIS/Include/core_cm4.h	859;"	d
FPU_MVFR1_FP_fused_MAC_Msk	CMSIS/Include/core_cm4.h	857;"	d
FPU_MVFR1_FP_fused_MAC_Pos	CMSIS/Include/core_cm4.h	856;"	d
FPU_MVFR1_FtZ_mode_Msk	CMSIS/Include/core_cm4.h	866;"	d
FPU_MVFR1_FtZ_mode_Pos	CMSIS/Include/core_cm4.h	865;"	d
FPU_Type	CMSIS/Include/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon94
FTSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t FTSR;         \/*!<EXTI Falling trigger selection register,                  Address offset: 0x0C *\/$/;"	m	struct:__anon64
FileID	M24SR/inc/lib_STProprietary_feature.h	/^	uint16_t FileID;$/;"	m	struct:__anon3
FileID	M24SR/inc/lib_TagType4.h	/^	uint16_t FileID;$/;"	m	struct:__anon16
FillZerobss	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^FillZerobss:$/;"	l
FillZerobss	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^FillZerobss:$/;"	l
FirstName	M24SR/inc/lib_NDEF_Vcard.h	/^	char FirstName[80];$/;"	m	struct:__anon15
FlagStatus	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon52
FontColor	M24SR/inc/lib_NDEF_MyApp.h	/^	uint16_t FontColor;$/;"	m	struct:__anon7
ForceReadData	M24SR/inc/lib_wrapper.h	46;"	d
FormatTag	M24SR/inc/lib_wrapper.h	39;"	d
FunctionalState	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	t	typeref:enum:__anon53
GE	CMSIS/Include/core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon168::__anon169
GE	CMSIS/Include/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon152::__anon153
GE	CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon83::__anon84
GEO_TAG	M24SR/inc/lib_TagType4.h	/^	GEO_TAG,$/;"	e	enum:__anon17
GEO_TYPE_STRING	M24SR/inc/lib_NDEF.h	93;"	d
GEO_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	94;"	d
GETLSB	M24SR/inc/drv_M24SR.h	42;"	d
GETMSB	M24SR/inc/drv_M24SR.h	41;"	d
GPIOA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	763;"	d
GPIOA_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	709;"	d
GPIOB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	764;"	d
GPIOB_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	710;"	d
GPIOC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	765;"	d
GPIOC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	711;"	d
GPIOD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	766;"	d
GPIOD_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	712;"	d
GPIOF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	767;"	d
GPIOF_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	713;"	d
GPIOMode_TypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^}GPIOMode_TypeDef;$/;"	t	typeref:enum:__anon37
GPIOOType_TypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^}GPIOOType_TypeDef;$/;"	t	typeref:enum:__anon38
GPIOPuPd_TypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^}GPIOPuPd_TypeDef;$/;"	t	typeref:enum:__anon40
GPIOSpeed_TypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^}GPIOSpeed_TypeDef;$/;"	t	typeref:enum:__anon39
GPIO_AFRH_AFRH0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1689;"	d
GPIO_AFRH_AFRH1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1690;"	d
GPIO_AFRH_AFRH2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1691;"	d
GPIO_AFRH_AFRH3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1692;"	d
GPIO_AFRH_AFRH4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1693;"	d
GPIO_AFRH_AFRH5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1694;"	d
GPIO_AFRH_AFRH6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1695;"	d
GPIO_AFRH_AFRH7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1696;"	d
GPIO_AFRL_AFRL0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1679;"	d
GPIO_AFRL_AFRL1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1680;"	d
GPIO_AFRL_AFRL2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1681;"	d
GPIO_AFRL_AFRL3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1682;"	d
GPIO_AFRL_AFRL4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1683;"	d
GPIO_AFRL_AFRL5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1684;"	d
GPIO_AFRL_AFRL6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1685;"	d
GPIO_AFRL_AFRL7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1686;"	d
GPIO_AF_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	254;"	d
GPIO_AF_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	260;"	d
GPIO_AF_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	265;"	d
GPIO_AF_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	269;"	d
GPIO_AF_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	274;"	d
GPIO_AF_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	278;"	d
GPIO_AF_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	283;"	d
GPIO_AF_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	287;"	d
GPIO_BRR_BR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1699;"	d
GPIO_BRR_BR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1700;"	d
GPIO_BRR_BR_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1709;"	d
GPIO_BRR_BR_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1710;"	d
GPIO_BRR_BR_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1711;"	d
GPIO_BRR_BR_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1712;"	d
GPIO_BRR_BR_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1713;"	d
GPIO_BRR_BR_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1714;"	d
GPIO_BRR_BR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1701;"	d
GPIO_BRR_BR_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1702;"	d
GPIO_BRR_BR_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1703;"	d
GPIO_BRR_BR_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1704;"	d
GPIO_BRR_BR_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1705;"	d
GPIO_BRR_BR_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1706;"	d
GPIO_BRR_BR_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1707;"	d
GPIO_BRR_BR_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1708;"	d
GPIO_BSRR_BR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1642;"	d
GPIO_BSRR_BR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1643;"	d
GPIO_BSRR_BR_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1652;"	d
GPIO_BSRR_BR_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1653;"	d
GPIO_BSRR_BR_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1654;"	d
GPIO_BSRR_BR_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1655;"	d
GPIO_BSRR_BR_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1656;"	d
GPIO_BSRR_BR_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1657;"	d
GPIO_BSRR_BR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1644;"	d
GPIO_BSRR_BR_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1645;"	d
GPIO_BSRR_BR_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1646;"	d
GPIO_BSRR_BR_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1647;"	d
GPIO_BSRR_BR_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1648;"	d
GPIO_BSRR_BR_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1649;"	d
GPIO_BSRR_BR_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1650;"	d
GPIO_BSRR_BR_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1651;"	d
GPIO_BSRR_BS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1626;"	d
GPIO_BSRR_BS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1627;"	d
GPIO_BSRR_BS_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1636;"	d
GPIO_BSRR_BS_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1637;"	d
GPIO_BSRR_BS_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1638;"	d
GPIO_BSRR_BS_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1639;"	d
GPIO_BSRR_BS_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1640;"	d
GPIO_BSRR_BS_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1641;"	d
GPIO_BSRR_BS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1628;"	d
GPIO_BSRR_BS_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1629;"	d
GPIO_BSRR_BS_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1630;"	d
GPIO_BSRR_BS_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1631;"	d
GPIO_BSRR_BS_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1632;"	d
GPIO_BSRR_BS_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1633;"	d
GPIO_BSRR_BS_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1634;"	d
GPIO_BSRR_BS_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1635;"	d
GPIO_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_DeInit(GPIO_TypeDef* GPIOx)$/;"	f
GPIO_IDR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1590;"	d
GPIO_IDR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1591;"	d
GPIO_IDR_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1600;"	d
GPIO_IDR_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1601;"	d
GPIO_IDR_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1602;"	d
GPIO_IDR_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1603;"	d
GPIO_IDR_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1604;"	d
GPIO_IDR_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1605;"	d
GPIO_IDR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1592;"	d
GPIO_IDR_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1593;"	d
GPIO_IDR_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1594;"	d
GPIO_IDR_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1595;"	d
GPIO_IDR_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1596;"	d
GPIO_IDR_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1597;"	d
GPIO_IDR_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1598;"	d
GPIO_IDR_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1599;"	d
GPIO_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f
GPIO_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^}GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon42
GPIO_LCKR_LCK0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1660;"	d
GPIO_LCKR_LCK1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1661;"	d
GPIO_LCKR_LCK10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1670;"	d
GPIO_LCKR_LCK11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1671;"	d
GPIO_LCKR_LCK12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1672;"	d
GPIO_LCKR_LCK13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1673;"	d
GPIO_LCKR_LCK14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1674;"	d
GPIO_LCKR_LCK15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1675;"	d
GPIO_LCKR_LCK2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1662;"	d
GPIO_LCKR_LCK3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1663;"	d
GPIO_LCKR_LCK4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1664;"	d
GPIO_LCKR_LCK5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1665;"	d
GPIO_LCKR_LCK6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1666;"	d
GPIO_LCKR_LCK7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1667;"	d
GPIO_LCKR_LCK8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1668;"	d
GPIO_LCKR_LCK9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1669;"	d
GPIO_LCKR_LCKK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1676;"	d
GPIO_MODER_MODER0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1422;"	d
GPIO_MODER_MODER0_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1423;"	d
GPIO_MODER_MODER0_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1424;"	d
GPIO_MODER_MODER1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1425;"	d
GPIO_MODER_MODER10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1452;"	d
GPIO_MODER_MODER10_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1453;"	d
GPIO_MODER_MODER10_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1454;"	d
GPIO_MODER_MODER11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1455;"	d
GPIO_MODER_MODER11_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1456;"	d
GPIO_MODER_MODER11_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1457;"	d
GPIO_MODER_MODER12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1458;"	d
GPIO_MODER_MODER12_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1459;"	d
GPIO_MODER_MODER12_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1460;"	d
GPIO_MODER_MODER13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1461;"	d
GPIO_MODER_MODER13_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1462;"	d
GPIO_MODER_MODER13_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1463;"	d
GPIO_MODER_MODER14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1464;"	d
GPIO_MODER_MODER14_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1465;"	d
GPIO_MODER_MODER14_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1466;"	d
GPIO_MODER_MODER15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1467;"	d
GPIO_MODER_MODER15_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1468;"	d
GPIO_MODER_MODER15_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1469;"	d
GPIO_MODER_MODER1_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1426;"	d
GPIO_MODER_MODER1_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1427;"	d
GPIO_MODER_MODER2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1428;"	d
GPIO_MODER_MODER2_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1429;"	d
GPIO_MODER_MODER2_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1430;"	d
GPIO_MODER_MODER3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1431;"	d
GPIO_MODER_MODER3_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1432;"	d
GPIO_MODER_MODER3_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1433;"	d
GPIO_MODER_MODER4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1434;"	d
GPIO_MODER_MODER4_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1435;"	d
GPIO_MODER_MODER4_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1436;"	d
GPIO_MODER_MODER5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1437;"	d
GPIO_MODER_MODER5_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1438;"	d
GPIO_MODER_MODER5_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1439;"	d
GPIO_MODER_MODER6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1440;"	d
GPIO_MODER_MODER6_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1441;"	d
GPIO_MODER_MODER6_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1442;"	d
GPIO_MODER_MODER7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1443;"	d
GPIO_MODER_MODER7_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1444;"	d
GPIO_MODER_MODER7_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1445;"	d
GPIO_MODER_MODER8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1446;"	d
GPIO_MODER_MODER8_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1447;"	d
GPIO_MODER_MODER8_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1448;"	d
GPIO_MODER_MODER9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1449;"	d
GPIO_MODER_MODER9_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1450;"	d
GPIO_MODER_MODER9_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1451;"	d
GPIO_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIOMode_TypeDef GPIO_Mode;     \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon42
GPIO_Mode_AF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Mode_AF   = 0x02, \/*!< GPIO Alternate function Mode *\/$/;"	e	enum:__anon37
GPIO_Mode_AN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Mode_AN   = 0x03  \/*!< GPIO Analog In\/Out Mode      *\/$/;"	e	enum:__anon37
GPIO_Mode_IN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Mode_IN   = 0x00, \/*!< GPIO Input Mode              *\/$/;"	e	enum:__anon37
GPIO_Mode_OUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Mode_OUT  = 0x01, \/*!< GPIO Output Mode             *\/$/;"	e	enum:__anon37
GPIO_ODR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1608;"	d
GPIO_ODR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1609;"	d
GPIO_ODR_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1618;"	d
GPIO_ODR_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1619;"	d
GPIO_ODR_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1620;"	d
GPIO_ODR_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1621;"	d
GPIO_ODR_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1622;"	d
GPIO_ODR_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1623;"	d
GPIO_ODR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1610;"	d
GPIO_ODR_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1611;"	d
GPIO_ODR_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1612;"	d
GPIO_ODR_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1613;"	d
GPIO_ODR_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1614;"	d
GPIO_ODR_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1615;"	d
GPIO_ODR_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1616;"	d
GPIO_ODR_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1617;"	d
GPIO_OSPEEDER_OSPEEDR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1490;"	d
GPIO_OSPEEDER_OSPEEDR0_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1491;"	d
GPIO_OSPEEDER_OSPEEDR0_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1492;"	d
GPIO_OSPEEDER_OSPEEDR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1493;"	d
GPIO_OSPEEDER_OSPEEDR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1520;"	d
GPIO_OSPEEDER_OSPEEDR10_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1521;"	d
GPIO_OSPEEDER_OSPEEDR10_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1522;"	d
GPIO_OSPEEDER_OSPEEDR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1523;"	d
GPIO_OSPEEDER_OSPEEDR11_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1524;"	d
GPIO_OSPEEDER_OSPEEDR11_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1525;"	d
GPIO_OSPEEDER_OSPEEDR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1526;"	d
GPIO_OSPEEDER_OSPEEDR12_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1527;"	d
GPIO_OSPEEDER_OSPEEDR12_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1528;"	d
GPIO_OSPEEDER_OSPEEDR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1529;"	d
GPIO_OSPEEDER_OSPEEDR13_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1530;"	d
GPIO_OSPEEDER_OSPEEDR13_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1531;"	d
GPIO_OSPEEDER_OSPEEDR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1532;"	d
GPIO_OSPEEDER_OSPEEDR14_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1533;"	d
GPIO_OSPEEDER_OSPEEDR14_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1534;"	d
GPIO_OSPEEDER_OSPEEDR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1535;"	d
GPIO_OSPEEDER_OSPEEDR15_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1536;"	d
GPIO_OSPEEDER_OSPEEDR15_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1537;"	d
GPIO_OSPEEDER_OSPEEDR1_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1494;"	d
GPIO_OSPEEDER_OSPEEDR1_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1495;"	d
GPIO_OSPEEDER_OSPEEDR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1496;"	d
GPIO_OSPEEDER_OSPEEDR2_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1497;"	d
GPIO_OSPEEDER_OSPEEDR2_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1498;"	d
GPIO_OSPEEDER_OSPEEDR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1499;"	d
GPIO_OSPEEDER_OSPEEDR3_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1500;"	d
GPIO_OSPEEDER_OSPEEDR3_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1501;"	d
GPIO_OSPEEDER_OSPEEDR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1502;"	d
GPIO_OSPEEDER_OSPEEDR4_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1503;"	d
GPIO_OSPEEDER_OSPEEDR4_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1504;"	d
GPIO_OSPEEDER_OSPEEDR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1505;"	d
GPIO_OSPEEDER_OSPEEDR5_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1506;"	d
GPIO_OSPEEDER_OSPEEDR5_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1507;"	d
GPIO_OSPEEDER_OSPEEDR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1508;"	d
GPIO_OSPEEDER_OSPEEDR6_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1509;"	d
GPIO_OSPEEDER_OSPEEDR6_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1510;"	d
GPIO_OSPEEDER_OSPEEDR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1511;"	d
GPIO_OSPEEDER_OSPEEDR7_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1512;"	d
GPIO_OSPEEDER_OSPEEDR7_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1513;"	d
GPIO_OSPEEDER_OSPEEDR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1514;"	d
GPIO_OSPEEDER_OSPEEDR8_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1515;"	d
GPIO_OSPEEDER_OSPEEDR8_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1516;"	d
GPIO_OSPEEDER_OSPEEDR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1517;"	d
GPIO_OSPEEDER_OSPEEDR9_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1518;"	d
GPIO_OSPEEDER_OSPEEDR9_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1519;"	d
GPIO_OTYPER_OT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1472;"	d
GPIO_OTYPER_OT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1473;"	d
GPIO_OTYPER_OT_10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1482;"	d
GPIO_OTYPER_OT_11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1483;"	d
GPIO_OTYPER_OT_12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1484;"	d
GPIO_OTYPER_OT_13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1485;"	d
GPIO_OTYPER_OT_14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1486;"	d
GPIO_OTYPER_OT_15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1487;"	d
GPIO_OTYPER_OT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1474;"	d
GPIO_OTYPER_OT_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1475;"	d
GPIO_OTYPER_OT_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1476;"	d
GPIO_OTYPER_OT_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1477;"	d
GPIO_OTYPER_OT_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1478;"	d
GPIO_OTYPER_OT_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1479;"	d
GPIO_OTYPER_OT_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1480;"	d
GPIO_OTYPER_OT_9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1481;"	d
GPIO_OType	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIOOType_TypeDef GPIO_OType;   \/*!< Specifies the operating output type for the selected pins.$/;"	m	struct:__anon42
GPIO_OType_OD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_OType_OD = 0x01$/;"	e	enum:__anon38
GPIO_OType_PP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_OType_PP = 0x00,$/;"	e	enum:__anon38
GPIO_PUPDR_PUPDR0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1540;"	d
GPIO_PUPDR_PUPDR0_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1541;"	d
GPIO_PUPDR_PUPDR0_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1542;"	d
GPIO_PUPDR_PUPDR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1543;"	d
GPIO_PUPDR_PUPDR10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1570;"	d
GPIO_PUPDR_PUPDR10_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1571;"	d
GPIO_PUPDR_PUPDR10_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1572;"	d
GPIO_PUPDR_PUPDR11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1573;"	d
GPIO_PUPDR_PUPDR11_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1574;"	d
GPIO_PUPDR_PUPDR11_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1575;"	d
GPIO_PUPDR_PUPDR12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1576;"	d
GPIO_PUPDR_PUPDR12_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1577;"	d
GPIO_PUPDR_PUPDR12_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1578;"	d
GPIO_PUPDR_PUPDR13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1579;"	d
GPIO_PUPDR_PUPDR13_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1580;"	d
GPIO_PUPDR_PUPDR13_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1581;"	d
GPIO_PUPDR_PUPDR14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1582;"	d
GPIO_PUPDR_PUPDR14_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1583;"	d
GPIO_PUPDR_PUPDR14_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1584;"	d
GPIO_PUPDR_PUPDR15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1585;"	d
GPIO_PUPDR_PUPDR15_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1586;"	d
GPIO_PUPDR_PUPDR15_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1587;"	d
GPIO_PUPDR_PUPDR1_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1544;"	d
GPIO_PUPDR_PUPDR1_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1545;"	d
GPIO_PUPDR_PUPDR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1546;"	d
GPIO_PUPDR_PUPDR2_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1547;"	d
GPIO_PUPDR_PUPDR2_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1548;"	d
GPIO_PUPDR_PUPDR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1549;"	d
GPIO_PUPDR_PUPDR3_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1550;"	d
GPIO_PUPDR_PUPDR3_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1551;"	d
GPIO_PUPDR_PUPDR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1552;"	d
GPIO_PUPDR_PUPDR4_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1553;"	d
GPIO_PUPDR_PUPDR4_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1554;"	d
GPIO_PUPDR_PUPDR5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1555;"	d
GPIO_PUPDR_PUPDR5_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1556;"	d
GPIO_PUPDR_PUPDR5_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1557;"	d
GPIO_PUPDR_PUPDR6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1558;"	d
GPIO_PUPDR_PUPDR6_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1559;"	d
GPIO_PUPDR_PUPDR6_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1560;"	d
GPIO_PUPDR_PUPDR7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1561;"	d
GPIO_PUPDR_PUPDR7_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1562;"	d
GPIO_PUPDR_PUPDR7_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1563;"	d
GPIO_PUPDR_PUPDR8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1564;"	d
GPIO_PUPDR_PUPDR8_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1565;"	d
GPIO_PUPDR_PUPDR8_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1566;"	d
GPIO_PUPDR_PUPDR9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1567;"	d
GPIO_PUPDR_PUPDR9_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1568;"	d
GPIO_PUPDR_PUPDR9_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1569;"	d
GPIO_Pin	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  uint32_t GPIO_Pin;              \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon42
GPIO_PinAFConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)$/;"	f
GPIO_PinLockConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_PinSource0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	210;"	d
GPIO_PinSource1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	211;"	d
GPIO_PinSource10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	220;"	d
GPIO_PinSource11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	221;"	d
GPIO_PinSource12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	222;"	d
GPIO_PinSource13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	223;"	d
GPIO_PinSource14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	224;"	d
GPIO_PinSource15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	225;"	d
GPIO_PinSource2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	212;"	d
GPIO_PinSource3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	213;"	d
GPIO_PinSource4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	214;"	d
GPIO_PinSource5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	215;"	d
GPIO_PinSource6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	216;"	d
GPIO_PinSource7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	217;"	d
GPIO_PinSource8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	218;"	d
GPIO_PinSource9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	219;"	d
GPIO_Pin_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	166;"	d
GPIO_Pin_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	167;"	d
GPIO_Pin_10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	176;"	d
GPIO_Pin_11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	177;"	d
GPIO_Pin_12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	178;"	d
GPIO_Pin_13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	179;"	d
GPIO_Pin_14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	180;"	d
GPIO_Pin_15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	181;"	d
GPIO_Pin_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	168;"	d
GPIO_Pin_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	169;"	d
GPIO_Pin_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	170;"	d
GPIO_Pin_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	171;"	d
GPIO_Pin_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	172;"	d
GPIO_Pin_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	173;"	d
GPIO_Pin_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	174;"	d
GPIO_Pin_9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	175;"	d
GPIO_Pin_All	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	182;"	d
GPIO_PuPd	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIOPuPd_TypeDef GPIO_PuPd;     \/*!< Specifies the operating Pull-up\/Pull down for the selected pins.$/;"	m	struct:__anon42
GPIO_PuPd_DOWN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_PuPd_DOWN   = 0x02$/;"	e	enum:__anon40
GPIO_PuPd_NOPULL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_PuPd_NOPULL = 0x00,$/;"	e	enum:__anon40
GPIO_PuPd_UP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_PuPd_UP     = 0x01,$/;"	e	enum:__anon40
GPIO_ReadInputData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)$/;"	f
GPIO_ReadInputDataBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_ReadOutputData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)$/;"	f
GPIO_ReadOutputDataBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_ResetBits	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_SetBits	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_Speed	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIOSpeed_TypeDef GPIO_Speed;   \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon42
GPIO_Speed_10MHz	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	302;"	d
GPIO_Speed_2MHz	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	303;"	d
GPIO_Speed_50MHz	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	304;"	d
GPIO_Speed_Level_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Speed_Level_1  = 0x01, \/*!< Medium Speed *\/$/;"	e	enum:__anon39
GPIO_Speed_Level_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Speed_Level_2  = 0x02, \/*!< Fast Speed   *\/$/;"	e	enum:__anon39
GPIO_Speed_Level_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	/^  GPIO_Speed_Level_3  = 0x03  \/*!< High Speed   *\/$/;"	e	enum:__anon39
GPIO_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f
GPIO_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^}GPIO_TypeDef;$/;"	t	typeref:struct:__anon67
GPIO_Write	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)$/;"	f
GPIO_WriteBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_gpio.c	/^void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)$/;"	f
GPO_Config	M24SR/inc/lib_wrapper.h	62;"	d
GTPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t GTPR;   \/*!< USART Guard time and prescaler register,  Address offset: 0x10 *\/$/;"	m	struct:__anon77
GetNDEFFileId	M24SR/inc/lib_wrapper.h	41;"	d
HCLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t HCLK_Frequency;$/;"	m	struct:__anon31
HFSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon157
HFSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon88
HIGH_IMPEDANCE	M24SR/inc/drv_M24SR.h	/^	HIGH_IMPEDANCE= 0,$/;"	e	enum:__anon14
HOME_ADDRESS	M24SR/inc/lib_NDEF_Vcard.h	56;"	d
HOME_ADDRESS_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	74;"	d
HOME_EMAIL	M24SR/inc/lib_NDEF_Vcard.h	54;"	d
HOME_EMAIL_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	72;"	d
HOME_TEL	M24SR/inc/lib_NDEF_Vcard.h	51;"	d
HOME_TEL_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	69;"	d
HSE_STARTUP_TIMEOUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	108;"	d
HSE_VALUE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	100;"	d
HSI14_VALUE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	126;"	d
HSI_STARTUP_TIMEOUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	116;"	d
HSI_VALUE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	120;"	d
HardFault_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^HardFault_Handler$/;"	l
HardFault_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  HardFault_IRQn              = -13,    \/*!< 3 Cortex-M0 Hard Fault Interrupt                        *\/$/;"	e	enum:IRQn
Header	M24SR/inc/drv_M24SR.h	/^  C_APDU_Header Header;$/;"	m	struct:__anon11
Heap_Mem	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Size	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^Heap_Size       EQU     0x00000200$/;"	d
History	CMSIS/Device/ST/STM32F0xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32F0xx CMSIS$/;"	a
History	STM32F0xx_StdPeriph_Driver/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32F0xx Standard Peripherals Library Drivers update history<\/span><\/h2><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; margin-right: 500pt; width: 200px;"><span style="font-size: 10pt; font-family: Arial; color: white;">V1.0.1 \/ 20-April-2012<\/span><\/h3><p class="MsoNormal" style="margin: 4.5pt 0cm 4.5pt 18pt;"><b style=""><u><span style="font-size: 10pt; font-family: Verdana; color: black;">Main$/;"	a
HomeAddress	M24SR/inc/lib_NDEF_Vcard.h	/^	char HomeAddress[80];$/;"	m	struct:__anon15
HomeEmail	M24SR/inc/lib_NDEF_Vcard.h	/^	char HomeEmail[80];$/;"	m	struct:__anon15
HomeTel	M24SR/inc/lib_NDEF_Vcard.h	/^	char HomeTel[40];$/;"	m	struct:__anon15
I2C1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	732;"	d
I2C1CLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t I2C1CLK_Frequency;$/;"	m	struct:__anon31
I2C1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	678;"	d
I2C1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^I2C1_IRQHandler$/;"	l
I2C1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^I2C1_IRQHandler$/;"	l
I2C1_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  I2C1_IRQn                   = 23,     \/*!< I2C1 Interrupt                                          *\/$/;"	e	enum:IRQn
I2C2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	733;"	d
I2C2_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	679;"	d
I2C2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^I2C2_IRQHandler$/;"	l
I2C2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^I2C2_IRQHandler$/;"	l
I2C2_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  I2C2_IRQn                   = 24,     \/*!< I2C2 Interrupt                                          *\/$/;"	e	enum:IRQn
I2CPassword	M24SR/src/lib_M24SR.c	/^uint8_t I2CPassword[16]={0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,$/;"	v
I2C_10BitAddressHeaderCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_10BitAddressingModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_ANSWER_READY	M24SR/inc/drv_M24SR.h	/^	I2C_ANSWER_READY,$/;"	e	enum:__anon14
I2C_Ack	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_Ack;                 \/*!< Enables or disables the acknowledgement.$/;"	m	struct:__anon26
I2C_Ack_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	132;"	d
I2C_Ack_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	131;"	d
I2C_AcknowledgeConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_AcknowledgedAddress	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_AcknowledgedAddress; \/*!< Specifies if 7-bit or 10-bit address is acknowledged.$/;"	m	struct:__anon26
I2C_AcknowledgedAddress_10bit	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	145;"	d
I2C_AcknowledgedAddress_7bit	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	144;"	d
I2C_AnalogFilter	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_AnalogFilter;        \/*!< Enables or disables analog noise filter.$/;"	m	struct:__anon26
I2C_AnalogFilter_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	95;"	d
I2C_AnalogFilter_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	94;"	d
I2C_AutoEndCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_AutoEnd_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	366;"	d
I2C_CR1_ADDRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1726;"	d
I2C_CR1_ALERTEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1742;"	d
I2C_CR1_ANFOFF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1732;"	d
I2C_CR1_DFN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1731;"	d
I2C_CR1_ERRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1730;"	d
I2C_CR1_GCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1739;"	d
I2C_CR1_NACKIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1727;"	d
I2C_CR1_NOSTRETCH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1737;"	d
I2C_CR1_PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1723;"	d
I2C_CR1_PECEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1743;"	d
I2C_CR1_RXDMAEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1735;"	d
I2C_CR1_RXIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1725;"	d
I2C_CR1_SBC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1736;"	d
I2C_CR1_SMBDEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1741;"	d
I2C_CR1_SMBHEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1740;"	d
I2C_CR1_STOPIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1728;"	d
I2C_CR1_SWRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1733;"	d
I2C_CR1_TCIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1729;"	d
I2C_CR1_TXDMAEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1734;"	d
I2C_CR1_TXIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1724;"	d
I2C_CR1_WUPEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1738;"	d
I2C_CR2_ADD10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1748;"	d
I2C_CR2_AUTOEND	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1755;"	d
I2C_CR2_HEAD10R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1749;"	d
I2C_CR2_NACK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1752;"	d
I2C_CR2_NBYTES	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1753;"	d
I2C_CR2_PECBYTE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1756;"	d
I2C_CR2_RD_WRN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1747;"	d
I2C_CR2_RELOAD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1754;"	d
I2C_CR2_SADD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1746;"	d
I2C_CR2_START	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1750;"	d
I2C_CR2_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1751;"	d
I2C_CalculatePEC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f
I2C_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f
I2C_ClockTimeoutCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_DMACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)$/;"	f
I2C_DMAReq_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	180;"	d
I2C_DMAReq_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	179;"	d
I2C_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_DeInit(I2C_TypeDef* I2Cx)$/;"	f
I2C_DigitalFilter	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_DigitalFilter;       \/*!< Configures the digital noise filter.$/;"	m	struct:__anon26
I2C_Direction_Receiver	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	167;"	d
I2C_Direction_Transmitter	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	166;"	d
I2C_DualAddressCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_ExtendedClockTimeoutCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_FLAG_ADDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	299;"	d
I2C_FLAG_ALERT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	309;"	d
I2C_FLAG_ARLO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	305;"	d
I2C_FLAG_BERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	304;"	d
I2C_FLAG_BUSY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	310;"	d
I2C_FLAG_NACKF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	300;"	d
I2C_FLAG_OVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	306;"	d
I2C_FLAG_PECERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	307;"	d
I2C_FLAG_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	298;"	d
I2C_FLAG_STOPF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	301;"	d
I2C_FLAG_TC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	302;"	d
I2C_FLAG_TCR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	303;"	d
I2C_FLAG_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	308;"	d
I2C_FLAG_TXE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	296;"	d
I2C_FLAG_TXIS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	297;"	d
I2C_GPO	M24SR/inc/drv_M24SR.h	/^	I2C_GPO$/;"	e	enum:__anon13
I2C_GPO_SYNCHRO_ALLOWED	M24SR/inc/drv_I2C_M24SR.h	41;"	d
I2C_GeneralCallCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_GenerateSTART	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_GenerateSTOP	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_Generate_Start_Read	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	385;"	d
I2C_Generate_Start_Write	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	386;"	d
I2C_Generate_Stop	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	384;"	d
I2C_GetAddressMatched	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx)$/;"	f
I2C_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f
I2C_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f
I2C_GetPEC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)$/;"	f
I2C_GetTransferDirection	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx)$/;"	f
I2C_ICR_ADDRCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1802;"	d
I2C_ICR_ALERTCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1810;"	d
I2C_ICR_ARLOCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1806;"	d
I2C_ICR_BERRCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1805;"	d
I2C_ICR_NACKCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1803;"	d
I2C_ICR_OVRCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1807;"	d
I2C_ICR_PECCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1808;"	d
I2C_ICR_STOPCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1804;"	d
I2C_ICR_TIMOUTCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1809;"	d
I2C_ISR_ADDCODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1799;"	d
I2C_ISR_ADDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1786;"	d
I2C_ISR_ALERT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1796;"	d
I2C_ISR_ARLO	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1792;"	d
I2C_ISR_BERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1791;"	d
I2C_ISR_BUSY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1797;"	d
I2C_ISR_DIR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1798;"	d
I2C_ISR_NACKF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1787;"	d
I2C_ISR_OVR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1793;"	d
I2C_ISR_PECERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1794;"	d
I2C_ISR_RXNE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1785;"	d
I2C_ISR_STOPF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1788;"	d
I2C_ISR_TC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1789;"	d
I2C_ISR_TCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1790;"	d
I2C_ISR_TIMEOUT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1795;"	d
I2C_ISR_TXE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1783;"	d
I2C_ISR_TXIS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1784;"	d
I2C_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_ITConfig(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState)$/;"	f
I2C_IT_ADDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	334;"	d
I2C_IT_ADDRI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	282;"	d
I2C_IT_ALERT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	344;"	d
I2C_IT_ARLO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	340;"	d
I2C_IT_BERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	339;"	d
I2C_IT_ERRI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	278;"	d
I2C_IT_NACKF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	335;"	d
I2C_IT_NACKI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	281;"	d
I2C_IT_OVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	341;"	d
I2C_IT_PECERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	342;"	d
I2C_IT_RXI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	283;"	d
I2C_IT_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	333;"	d
I2C_IT_STOPF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	336;"	d
I2C_IT_STOPI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	280;"	d
I2C_IT_TC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	337;"	d
I2C_IT_TCI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	279;"	d
I2C_IT_TCR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	338;"	d
I2C_IT_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	343;"	d
I2C_IT_TXI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	284;"	d
I2C_IT_TXIS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	332;"	d
I2C_IdleClockTimeoutCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)$/;"	f
I2C_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^}I2C_InitTypeDef;$/;"	t	typeref:struct:__anon26
I2C_MasterRequestConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction)$/;"	f
I2C_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_Mode;                \/*!< Specifies the I2C mode.$/;"	m	struct:__anon26
I2C_Mode_I2C	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	116;"	d
I2C_Mode_SMBusDevice	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	117;"	d
I2C_Mode_SMBusHost	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	118;"	d
I2C_No_StartStop	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	383;"	d
I2C_NumberOfBytesConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes)$/;"	f
I2C_OA2_Mask01	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	212;"	d
I2C_OA2_Mask02	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	213;"	d
I2C_OA2_Mask03	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	214;"	d
I2C_OA2_Mask04	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	215;"	d
I2C_OA2_Mask05	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	216;"	d
I2C_OA2_Mask06	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	217;"	d
I2C_OA2_Mask07	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	218;"	d
I2C_OA2_NoMask	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	211;"	d
I2C_OAR1_OA1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1759;"	d
I2C_OAR1_OA1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1761;"	d
I2C_OAR1_OA1MODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1760;"	d
I2C_OAR2_OA2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1764;"	d
I2C_OAR2_OA2EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1766;"	d
I2C_OAR2_OA2MSK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1765;"	d
I2C_OwnAddress1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_OwnAddress1;         \/*!< Specifies the device own address 1.$/;"	m	struct:__anon26
I2C_OwnAddress2Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)$/;"	f
I2C_PECR_PEC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1813;"	d
I2C_PECRequestCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_PWD	M24SR/inc/drv_M24SR.h	61;"	d
I2C_RXDR_RXDATA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1816;"	d
I2C_ReadRegister	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)$/;"	f
I2C_ReceiveData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)$/;"	f
I2C_Register_CR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	247;"	d
I2C_Register_CR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	248;"	d
I2C_Register_ICR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	254;"	d
I2C_Register_ISR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	253;"	d
I2C_Register_OAR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	249;"	d
I2C_Register_OAR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	250;"	d
I2C_Register_PECR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	255;"	d
I2C_Register_RXDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	256;"	d
I2C_Register_TIMEOUTR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	252;"	d
I2C_Register_TIMINGR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	251;"	d
I2C_Register_TXDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	257;"	d
I2C_ReloadCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_Reload_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	365;"	d
I2C_SMBusAlertCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_SendData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)$/;"	f
I2C_SlaveAddressConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address)$/;"	f
I2C_SlaveByteControlCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_SoftEnd_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	367;"	d
I2C_SoftwareResetCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_StopModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_StretchClockCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)$/;"	f
I2C_TIMEOUTR_TEXTEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1780;"	d
I2C_TIMEOUTR_TIDLE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1777;"	d
I2C_TIMEOUTR_TIMEOUTA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1776;"	d
I2C_TIMEOUTR_TIMEOUTB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1779;"	d
I2C_TIMEOUTR_TIMOUTEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1778;"	d
I2C_TIMINGR_PRESC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1773;"	d
I2C_TIMINGR_SCLDEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1772;"	d
I2C_TIMINGR_SCLH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1770;"	d
I2C_TIMINGR_SCLL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1769;"	d
I2C_TIMINGR_SDADEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1771;"	d
I2C_TXDR_TXDATA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1819;"	d
I2C_TimeoutAConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout)$/;"	f
I2C_TimeoutBConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout)$/;"	f
I2C_Timing	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	/^  uint32_t I2C_Timing;              \/*!< Specifies the I2C_TIMINGR_register value.$/;"	m	struct:__anon26
I2C_TransferHandling	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	/^void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)$/;"	f
I2C_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^}I2C_TypeDef;$/;"	t	typeref:struct:__anon69
I2SCFGR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t I2SCFGR;  \/*!< SPI_I2S configuration register,                      Address offset: 0x1C *\/$/;"	m	struct:__anon74
I2SCFGR_CLEAR_Mask	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	110;"	d	file:
I2SPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t I2SPR;    \/*!< SPI_I2S prescaler register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon74
I2S_AudioFreq	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint32_t I2S_AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon24
I2S_AudioFreq_11k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	343;"	d
I2S_AudioFreq_16k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	342;"	d
I2S_AudioFreq_192k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	336;"	d
I2S_AudioFreq_22k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	341;"	d
I2S_AudioFreq_32k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	340;"	d
I2S_AudioFreq_44k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	339;"	d
I2S_AudioFreq_48k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	338;"	d
I2S_AudioFreq_8k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	344;"	d
I2S_AudioFreq_96k	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	337;"	d
I2S_AudioFreq_Default	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	345;"	d
I2S_CPOL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t I2S_CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon24
I2S_CPOL_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	359;"	d
I2S_CPOL_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	358;"	d
I2S_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
I2S_DataFormat	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t I2S_DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon24
I2S_DataFormat_16b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	308;"	d
I2S_DataFormat_16bextended	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	309;"	d
I2S_DataFormat_24b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	310;"	d
I2S_DataFormat_32b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	311;"	d
I2S_FLAG_CHSIDE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	496;"	d
I2S_FLAG_UDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	497;"	d
I2S_IT_UDR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	451;"	d
I2S_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)$/;"	f
I2S_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^}I2S_InitTypeDef;$/;"	t	typeref:struct:__anon24
I2S_MCLKOutput	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t I2S_MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon24
I2S_MCLKOutput_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	325;"	d
I2S_MCLKOutput_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	324;"	d
I2S_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t I2S_Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon24
I2S_Mode_MasterRx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	277;"	d
I2S_Mode_MasterTx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	276;"	d
I2S_Mode_SlaveRx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	275;"	d
I2S_Mode_SlaveTx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	274;"	d
I2S_Standard	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t I2S_Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon24
I2S_Standard_LSB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	292;"	d
I2S_Standard_MSB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	291;"	d
I2S_Standard_PCMLong	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	294;"	d
I2S_Standard_PCMShort	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	293;"	d
I2S_Standard_Phillips	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	290;"	d
I2S_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)$/;"	f
IABR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon156
IABR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon87
ICER	CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon172
ICER	CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon156
ICER	CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon87
ICPR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon172
ICPR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon156
ICPR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon87
ICR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ICR;       \/*!< TSC interrupt clear register,                             Address offset: 0x08 *\/ $/;"	m	struct:__anon76
ICR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ICR;      \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	m	struct:__anon69
ICR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ICR;    \/*!< USART Interrupt flag Clear register,      Address offset: 0x20 *\/$/;"	m	struct:__anon77
ICSR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon173
ICSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon157
ICSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon88
ICTR	CMSIS/Include/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon158
ICTR	CMSIS/Include/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon89
ID	M24SR/inc/lib_NDEF.h	/^	uint8_t ID[0xFF];$/;"	m	struct:__anon19
IDCODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IDCODE;       \/*!< MCU device ID code,                          Address offset: 0x00 *\/$/;"	m	struct:__anon61
IDCODE_DEVID_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dbgmcu.c	48;"	d	file:
IDLength	M24SR/inc/lib_NDEF.h	/^	uint8_t IDLength;$/;"	m	struct:__anon19
IDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t IDR;          \/*!< GPIO port input data register,                            Address offset: 0x10 *\/$/;"	m	struct:__anon67
IDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint8_t  IDR;      \/*!< CRC Independent data register,               Address offset: 0x04 *\/$/;"	m	struct:__anon59
ID_LENGTH_FIELD	M24SR/inc/lib_NDEF.h	51;"	d
IER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IER;          \/*!< ADC Interrupt Enable register,                              Address offset:0x04 *\/$/;"	m	struct:__anon55
IER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IER;          \/*!< CEC interrupt enable register,                              Address offset:0x14 *\/$/;"	m	struct:__anon57
IER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IER;       \/*!< TSC interrupt enable register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon76
IFCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IFCR;         \/*!< DMA interrupt flag clear register,                        Address offset: 0x04 *\/$/;"	m	struct:__anon63
IL_Mask	M24SR/inc/lib_NDEF.h	58;"	d
IMR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IMR;          \/*!<EXTI Interrupt mask register,                             Address offset: 0x00 *\/$/;"	m	struct:__anon64
INDEX_MASK	CMSIS/Include/arm_math.h	282;"	d
INIT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t INIT;     \/*!< Initial CRC value register,                  Address offset: 0x10 *\/$/;"	m	struct:__anon59
INITMODE_TIMEOUT	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	247;"	d	file:
INPUT_SPACING	CMSIS/Include/arm_math.h	298;"	d
INS	M24SR/inc/drv_M24SR.h	/^  uint8_t INS;  \/* Operation code *\/$/;"	m	struct:__anon9
INTERRUPT	M24SR/inc/drv_M24SR.h	/^	INTERRUPT,$/;"	e	enum:__anon14
IOASCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IOASCR;    \/*!< TSC I\/O analog switch control register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon76
IOCCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IOCCR;     \/*!< TSC I\/O channel control register,                         Address offset: 0x28 *\/$/;"	m	struct:__anon76
IOGCSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IOGCSR;    \/*!< TSC I\/O group control status register,                    Address offset: 0x30 *\/$/;"	m	struct:__anon76
IOGXCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IOGXCR[6]; \/*!< TSC I\/O group x counter register,                         Address offset: 0x34-48 *\/$/;"	m	struct:__anon76
IOHCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IOHCR;     \/*!< TSC I\/O hysteresis control register,                      Address offset: 0x10 *\/$/;"	m	struct:__anon76
IOSCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t IOSCR;     \/*!< TSC I\/O sampling control register,                        Address offset: 0x20 *\/$/;"	m	struct:__anon76
IP	CMSIS/Include/core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon172
IP	CMSIS/Include/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon156
IP	CMSIS/Include/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon87
IPSR_Type	CMSIS/Include/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon166
IPSR_Type	CMSIS/Include/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon150
IPSR_Type	CMSIS/Include/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon81
IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum IRQn$/;"	g
IRQn_Type	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
ISAR	CMSIS/Include/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon157
ISAR	CMSIS/Include/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon88
ISER	CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon172
ISER	CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon156
ISER	CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon87
ISO7816_DisableAllPassword	M24SR/src/lib_ISO7816_Password.c	/^uint16_t ISO7816_DisableAllPassword(uint8_t* pSuperUserPassword)$/;"	f
ISO7816_DisableReadPwd	M24SR/src/lib_ISO7816_Password.c	/^uint16_t ISO7816_DisableReadPwd(uint8_t* pCurrentWritePassword )$/;"	f
ISO7816_DisableWritePwd	M24SR/src/lib_ISO7816_Password.c	/^uint16_t ISO7816_DisableWritePwd(uint8_t* pCurrentWritePassword)$/;"	f
ISO7816_EnableReadPwd	M24SR/src/lib_ISO7816_Password.c	/^uint16_t ISO7816_EnableReadPwd(uint8_t* pCurrentWritePassword, uint8_t* pNewPassword)$/;"	f
ISO7816_EnableWritePwd	M24SR/src/lib_ISO7816_Password.c	/^uint16_t ISO7816_EnableWritePwd(uint8_t* pCurrentWritePassword, uint8_t* pNewPassword)$/;"	f
ISO_ENGLISH_CODE_STRING	M24SR/inc/lib_NDEF.h	117;"	d
ISO_ENGLISH_CODE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	118;"	d
ISPR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon172
ISPR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon156
ISPR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon87
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;          \/*!< ADC Interrupt and Status register,                          Address offset:0x00 *\/$/;"	m	struct:__anon55
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;          \/*!< CEC Interrupt and Status Register,                          Address offset:0x10 *\/$/;"	m	struct:__anon57
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;          \/*!< DMA interrupt status register,                            Address offset: 0x00 *\/$/;"	m	struct:__anon63
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;        \/*!< RTC initialization and status register,                   Address offset: 0x0C *\/$/;"	m	struct:__anon73
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;       \/*!< TSC interrupt status register,                            Address offset: 0x0C *\/$/;"	m	struct:__anon76
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;      \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	m	struct:__anon69
ISR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t ISR;    \/*!< USART Interrupt and status register,      Address offset: 0x1C *\/$/;"	m	struct:__anon77
ISR	CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon166::__anon167
ISR	CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon168::__anon169
ISR	CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon150::__anon151
ISR	CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon152::__anon153
ISR	CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon81::__anon82
ISR	CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon83::__anon84
IS_ADC_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	85;"	d
IS_ADC_ANALOG_WATCHDOG_CHANNEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	222;"	d
IS_ADC_CHANNEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	308;"	d
IS_ADC_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	354;"	d
IS_ADC_CLEAR_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	331;"	d
IS_ADC_CONFIG_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	325;"	d
IS_ADC_DATA_ALIGN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	165;"	d
IS_ADC_DMA_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	191;"	d
IS_ADC_EXTERNAL_TRIG_CONV	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	149;"	d
IS_ADC_EXT_TRIG_EDGE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	124;"	d
IS_ADC_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	356;"	d
IS_ADC_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	327;"	d
IS_ADC_JITTEROFF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	93;"	d
IS_ADC_RESOLUTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	107;"	d
IS_ADC_SAMPLE_TIME	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	258;"	d
IS_ADC_SCAN_DIRECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	178;"	d
IS_ADC_THRESHOLD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	274;"	d
IS_CEC_ADDRESS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	177;"	d
IS_CEC_BDR_NO_GEN_ERROR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	156;"	d
IS_CEC_BIT_RISING_ERROR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	131;"	d
IS_CEC_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	236;"	d
IS_CEC_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	238;"	d
IS_CEC_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	202;"	d
IS_CEC_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	200;"	d
IS_CEC_LONG_BIT_PERIOD_ERROR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	143;"	d
IS_CEC_RX_TOLERANCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	107;"	d
IS_CEC_SFT_OPTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	168;"	d
IS_CEC_SIGNAL_FREE_TIME	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	89;"	d
IS_CEC_STOP_RECEPTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	119;"	d
IS_COMP_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	88;"	d
IS_COMP_HYSTERESIS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	166;"	d
IS_COMP_INVERTING_INPUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	106;"	d
IS_COMP_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	184;"	d
IS_COMP_OUTPUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	131;"	d
IS_COMP_OUTPUT_POL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	149;"	d
IS_CRC_REVERSE_INPUT_DATA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_crc.h	59;"	d
IS_DAC_ALIGN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	124;"	d
IS_DAC_CHANNEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	111;"	d
IS_DAC_DATA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	135;"	d
IS_DAC_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	159;"	d
IS_DAC_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	146;"	d
IS_DAC_OUTPUT_BUFFER_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	100;"	d
IS_DAC_TRIGGER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	82;"	d
IS_DBGMCU_APB1PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	67;"	d
IS_DBGMCU_APB2PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	73;"	d
IS_DBGMCU_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	57;"	d
IS_DMA_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	95;"	d
IS_DMA_BUFFER_SIZE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	305;"	d
IS_DMA_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	284;"	d
IS_DMA_CLEAR_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	243;"	d
IS_DMA_CONFIG_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	220;"	d
IS_DMA_DIR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	108;"	d
IS_DMA_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	286;"	d
IS_DMA_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	245;"	d
IS_DMA_M2M_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	206;"	d
IS_DMA_MEMORY_DATA_SIZE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	163;"	d
IS_DMA_MEMORY_INC_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	134;"	d
IS_DMA_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	177;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	148;"	d
IS_DMA_PERIPHERAL_INC_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	121;"	d
IS_DMA_PRIORITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	191;"	d
IS_EXTI_LINE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	143;"	d
IS_EXTI_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	59;"	d
IS_EXTI_PIN_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	92;"	d
IS_EXTI_PORT_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	63;"	d
IS_EXTI_TRIGGER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	72;"	d
IS_FLASH_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	242;"	d
IS_FLASH_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	244;"	d
IS_FLASH_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	86;"	d
IS_FLASH_LATENCY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	74;"	d
IS_FLASH_PROGRAM_ADDRESS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	95;"	d
IS_FUNCTIONAL_STATE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	227;"	d
IS_GET_EXTI_LINE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	145;"	d
IS_GET_GPIO_PIN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	186;"	d
IS_GPIO_AF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	289;"	d
IS_GPIO_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	49;"	d
IS_GPIO_BIT_ACTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	131;"	d
IS_GPIO_LIST_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	55;"	d
IS_GPIO_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	69;"	d
IS_GPIO_OTYPE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	84;"	d
IS_GPIO_PIN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	184;"	d
IS_GPIO_PIN_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	227;"	d
IS_GPIO_PUPD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	116;"	d
IS_GPIO_SPEED	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	100;"	d
IS_I2C_1_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	88;"	d
IS_I2C_ACK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	134;"	d
IS_I2C_ACKNOWLEDGE_ADDRESS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	147;"	d
IS_I2C_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	85;"	d
IS_I2C_ANALOG_FILTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	97;"	d
IS_I2C_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	312;"	d
IS_I2C_CLEAR_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	346;"	d
IS_I2C_CONFIG_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	286;"	d
IS_I2C_DIGITAL_FILTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	107;"	d
IS_I2C_DIRECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	169;"	d
IS_I2C_DMA_REQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	182;"	d
IS_I2C_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	314;"	d
IS_I2C_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	348;"	d
IS_I2C_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	120;"	d
IS_I2C_OWN_ADDRESS1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	157;"	d
IS_I2C_OWN_ADDRESS2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	201;"	d
IS_I2C_OWN_ADDRESS2_MASK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	220;"	d
IS_I2C_REGISTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	259;"	d
IS_I2C_SLAVE_ADDRESS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	191;"	d
IS_I2C_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	237;"	d
IS_I2S_AUDIO_FREQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	347;"	d
IS_I2S_CPOL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	360;"	d
IS_I2S_DATA_FORMAT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	312;"	d
IS_I2S_MCLK_OUTPUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	326;"	d
IS_I2S_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	278;"	d
IS_I2S_STANDARD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	295;"	d
IS_IWDG_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	96;"	d
IS_IWDG_PRESCALER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	78;"	d
IS_IWDG_RELOAD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	99;"	d
IS_IWDG_WINDOW_VALUE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	101;"	d
IS_IWDG_WRITE_ACCESS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	61;"	d
IS_NVIC_LP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	90;"	d
IS_NVIC_PRIORITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	100;"	d
IS_OB_BOOT1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	201;"	d
IS_OB_DATA_ADDRESS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	104;"	d
IS_OB_IWDG_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	165;"	d
IS_OB_RDP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	152;"	d
IS_OB_SRAM_PARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	227;"	d
IS_OB_STDBY_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	189;"	d
IS_OB_STOP_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	177;"	d
IS_OB_VDDA_ANALOG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	214;"	d
IS_OB_WRP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	134;"	d
IS_PWR_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	138;"	d
IS_PWR_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	135;"	d
IS_PWR_PVD_LEVEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	69;"	d
IS_PWR_REGULATOR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	96;"	d
IS_PWR_SLEEP_ENTRY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	108;"	d
IS_PWR_STOP_ENTRY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	120;"	d
IS_PWR_WAKEUP_PIN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	83;"	d
IS_RCC_ADCCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	217;"	d
IS_RCC_AHB_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	348;"	d
IS_RCC_AHB_RST_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	349;"	d
IS_RCC_APB1_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	392;"	d
IS_RCC_APB2_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	369;"	d
IS_RCC_CECCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	231;"	d
IS_RCC_CLEAR_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	285;"	d
IS_RCC_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	436;"	d
IS_RCC_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	280;"	d
IS_RCC_HCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	184;"	d
IS_RCC_HSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	74;"	d
IS_RCC_HSI14_CALIBRATION_VALUE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	445;"	d
IS_RCC_HSI_CALIBRATION_VALUE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	444;"	d
IS_RCC_I2CCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	244;"	d
IS_RCC_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	278;"	d
IS_RCC_LSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	298;"	d
IS_RCC_LSE_DRIVE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	327;"	d
IS_RCC_MCO_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	410;"	d
IS_RCC_PCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	202;"	d
IS_RCC_PLL_MUL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	113;"	d
IS_RCC_PLL_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	88;"	d
IS_RCC_PREDIV1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	145;"	d
IS_RCC_RTCCLK_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	312;"	d
IS_RCC_SYSCLK_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	164;"	d
IS_RCC_USARTCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	259;"	d
IS_RELOAD_END_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	370;"	d
IS_RTC_ALARM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	287;"	d
IS_RTC_ALARM_DATE_WEEKDAY_DATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	240;"	d
IS_RTC_ALARM_DATE_WEEKDAY_SEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	260;"	d
IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	241;"	d
IS_RTC_ALARM_MASK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	277;"	d
IS_RTC_ALARM_SUB_SECOND_MASK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	330;"	d
IS_RTC_ALARM_SUB_SECOND_VALUE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	354;"	d
IS_RTC_ASYNCH_PREDIV	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	144;"	d
IS_RTC_BKP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	606;"	d
IS_RTC_CALIB_OUTPUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	401;"	d
IS_RTC_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	645;"	d
IS_RTC_CLEAR_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	664;"	d
IS_RTC_CMD_ALARM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	288;"	d
IS_RTC_CONFIG_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	660;"	d
IS_RTC_DATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	208;"	d
IS_RTC_DAYLIGHT_SAVING	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	453;"	d
IS_RTC_FORMAT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	620;"	d
IS_RTC_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	640;"	d
IS_RTC_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	661;"	d
IS_RTC_H12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	177;"	d
IS_RTC_HOUR12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	163;"	d
IS_RTC_HOUR24	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	164;"	d
IS_RTC_HOUR_FORMAT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	135;"	d
IS_RTC_MINUTES	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	165;"	d
IS_RTC_MONTH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	207;"	d
IS_RTC_OUTPUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	377;"	d
IS_RTC_OUTPUT_POL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	389;"	d
IS_RTC_OUTPUT_TYPE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	570;"	d
IS_RTC_SECONDS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	166;"	d
IS_RTC_SHIFT_ADD1S	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	582;"	d
IS_RTC_SHIFT_SUBFS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	591;"	d
IS_RTC_SMOOTH_CALIB_MINUS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	442;"	d
IS_RTC_SMOOTH_CALIB_PERIOD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	416;"	d
IS_RTC_SMOOTH_CALIB_PLUS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	432;"	d
IS_RTC_STORE_OPERATION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	458;"	d
IS_RTC_SYNCH_PREDIV	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	154;"	d
IS_RTC_TAMPER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	559;"	d
IS_RTC_TAMPER_FILTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	491;"	d
IS_RTC_TAMPER_PRECHARGE_DURATION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	543;"	d
IS_RTC_TAMPER_SAMPLING_FREQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	518;"	d
IS_RTC_TAMPER_TRIGGER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	471;"	d
IS_RTC_TIMESTAMP_EDGE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	365;"	d
IS_RTC_WEEKDAY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	225;"	d
IS_RTC_YEAR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	186;"	d
IS_SPI_1_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	122;"	d
IS_SPI_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	119;"	d
IS_SPI_BAUDRATE_PRESCALER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	246;"	d
IS_SPI_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	506;"	d
IS_SPI_CPHA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	216;"	d
IS_SPI_CPOL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	204;"	d
IS_SPI_CRC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	422;"	d
IS_SPI_CRC_LENGTH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	192;"	d
IS_SPI_CRC_POLYNOMIAL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	520;"	d
IS_SPI_DATA_SIZE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	169;"	d
IS_SPI_DIRECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	433;"	d
IS_SPI_DIRECTION_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	132;"	d
IS_SPI_FIRST_BIT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	264;"	d
IS_SPI_I2S_CONFIG_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	447;"	d
IS_SPI_I2S_DMA_REQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	384;"	d
IS_SPI_I2S_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	507;"	d
IS_SPI_I2S_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	456;"	d
IS_SPI_LAST_DMA_TRANSFER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	397;"	d
IS_SPI_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	146;"	d
IS_SPI_NSS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	228;"	d
IS_SPI_NSS_INTERNAL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	410;"	d
IS_SPI_RX_FIFO_THRESHOLD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	372;"	d
IS_START_STOP_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	389;"	d
IS_SYSCFG_DMA_REMAP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	137;"	d
IS_SYSCFG_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	185;"	d
IS_SYSCFG_I2C_FMP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	155;"	d
IS_SYSCFG_LOCK_CONFIG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	171;"	d
IS_SYSCFG_MEMORY_REMAP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	120;"	d
IS_SYSTICK_CLK_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	112;"	d
IS_TIM_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	181;"	d
IS_TIM_AUTOMATIC_OUTPUT_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	461;"	d
IS_TIM_BREAK_POLARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	449;"	d
IS_TIM_BREAK_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	437;"	d
IS_TIM_CCX	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	413;"	d
IS_TIM_CCXN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	425;"	d
IS_TIM_CHANNEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	313;"	d
IS_TIM_CKD_DIV	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	334;"	d
IS_TIM_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	970;"	d
IS_TIM_COMPLEMENTARY_CHANNEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	317;"	d
IS_TIM_COUNTER_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	350;"	d
IS_TIM_DMA_BASE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	627;"	d
IS_TIM_DMA_LENGTH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	674;"	d
IS_TIM_DMA_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	707;"	d
IS_TIM_ENCODER_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	811;"	d
IS_TIM_EVENT_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	831;"	d
IS_TIM_EXT_FILTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	989;"	d
IS_TIM_EXT_POLARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	774;"	d
IS_TIM_EXT_PRESCALER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	721;"	d
IS_TIM_FORCED_ACTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	798;"	d
IS_TIM_GET_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	956;"	d
IS_TIM_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	591;"	d
IS_TIM_IC_FILTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	980;"	d
IS_TIM_IC_POLARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	538;"	d
IS_TIM_IC_PRESCALER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	569;"	d
IS_TIM_IC_SELECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	554;"	d
IS_TIM_INTERNAL_TRIGGER_SELECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	749;"	d
IS_TIM_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	589;"	d
IS_TIM_LIST10_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	248;"	d
IS_TIM_LIST11_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	257;"	d
IS_TIM_LIST1_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	191;"	d
IS_TIM_LIST2_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	194;"	d
IS_TIM_LIST3_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	200;"	d
IS_TIM_LIST4_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	205;"	d
IS_TIM_LIST5_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	214;"	d
IS_TIM_LIST6_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	222;"	d
IS_TIM_LIST7_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	228;"	d
IS_TIM_LIST8_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	235;"	d
IS_TIM_LIST9_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	241;"	d
IS_TIM_LOCK_LEVEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	475;"	d
IS_TIM_MSM_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	934;"	d
IS_TIM_OCCLEAR_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	882;"	d
IS_TIM_OCFAST_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	869;"	d
IS_TIM_OCIDLE_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	513;"	d
IS_TIM_OCM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	280;"	d
IS_TIM_OCNIDLE_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	525;"	d
IS_TIM_OCN_POLARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	377;"	d
IS_TIM_OCPRELOAD_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	857;"	d
IS_TIM_OC_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	274;"	d
IS_TIM_OC_POLARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	365;"	d
IS_TIM_OPM_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	298;"	d
IS_TIM_OSSI_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	489;"	d
IS_TIM_OSSR_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	501;"	d
IS_TIM_OUTPUTN_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	401;"	d
IS_TIM_OUTPUT_STATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	389;"	d
IS_TIM_PRESCALER_RELOAD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	786;"	d
IS_TIM_PWMI_CHANNEL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	320;"	d
IS_TIM_REMAP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1013;"	d
IS_TIM_SLAVE_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	920;"	d
IS_TIM_TRGO_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	900;"	d
IS_TIM_TRIGGER_SELECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	741;"	d
IS_TIM_UPDATE_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	845;"	d
IS_USART_1_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	113;"	d
IS_USART_ADDRESS_DETECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	275;"	d
IS_USART_ALL_PERIPH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	110;"	d
IS_USART_AUTOBAUDRATE_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	351;"	d
IS_USART_AUTO_RETRY_COUNTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	491;"	d
IS_USART_BAUDRATE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	489;"	d
IS_USART_CLEAR_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	424;"	d
IS_USART_CLEAR_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	475;"	d
IS_USART_CLOCK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	190;"	d
IS_USART_CONFIG_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	460;"	d
IS_USART_CPHA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	214;"	d
IS_USART_CPOL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	202;"	d
IS_USART_DATA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	493;"	d
IS_USART_DE_ASSERTION_DEASSERTION_TIME	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	490;"	d
IS_USART_DE_POLARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	326;"	d
IS_USART_DMAONERROR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	251;"	d
IS_USART_DMAREQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	238;"	d
IS_USART_FLAG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	412;"	d
IS_USART_GET_IT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	467;"	d
IS_USART_HARDWARE_FLOW_CONTROL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	175;"	d
IS_USART_INVERSTION_PIN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	338;"	d
IS_USART_IRDA_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	314;"	d
IS_USART_LASTBIT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	226;"	d
IS_USART_LIN_BREAK_DETECT_LENGTH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	301;"	d
IS_USART_MODE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	161;"	d
IS_USART_MUTEMODE_WAKEUP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	263;"	d
IS_USART_OVRDETECTION	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	363;"	d
IS_USART_PARITY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	148;"	d
IS_USART_REQUEST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	378;"	d
IS_USART_STOPBITS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	134;"	d
IS_USART_STOPMODE_WAKEUPSOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	288;"	d
IS_USART_TIMEOUT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	492;"	d
IS_USART_WORD_LENGTH	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	121;"	d
IS_WWDG_COUNTER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	67;"	d
IS_WWDG_PRESCALER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	62;"	d
IS_WWDG_WINDOW_VALUE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	66;"	d
IT	CMSIS/Include/core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon168::__anon169
IT	CMSIS/Include/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon152::__anon153
IT	CMSIS/Include/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon83::__anon84
ITM	CMSIS/Include/core_cm3.h	855;"	d
ITM	CMSIS/Include/core_cm4.h	991;"	d
ITM_BASE	CMSIS/Include/core_cm3.h	845;"	d
ITM_BASE	CMSIS/Include/core_cm4.h	981;"	d
ITM_CheckChar	CMSIS/Include/core_cm3.h	/^static __INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_CheckChar	CMSIS/Include/core_cm4.h	/^static __INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_DbgAcc	CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="ITM_DbgAcc"><\/a>Cortex-M3 \/ Cortex-M4 ITM Debug Access<\/h2>$/;"	a
ITM_DbgSup	CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="ITM_DbgSup"><\/a>ITM Debug Support in a Debugger<\/h2>$/;"	a
ITM_RXBUFFER_EMPTY	CMSIS/Include/core_cm3.h	1165;"	d
ITM_RXBUFFER_EMPTY	CMSIS/Include/core_cm4.h	1307;"	d
ITM_ReceiveChar	CMSIS/Include/core_cm3.h	/^static __INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_ReceiveChar	CMSIS/Include/core_cm4.h	/^static __INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_SendChar	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	CMSIS/Include/core_cm3.h	632;"	d
ITM_TCR_BUSY_Msk	CMSIS/Include/core_cm4.h	662;"	d
ITM_TCR_BUSY_Pos	CMSIS/Include/core_cm3.h	631;"	d
ITM_TCR_BUSY_Pos	CMSIS/Include/core_cm4.h	661;"	d
ITM_TCR_GTSFREQ_Msk	CMSIS/Include/core_cm3.h	638;"	d
ITM_TCR_GTSFREQ_Msk	CMSIS/Include/core_cm4.h	668;"	d
ITM_TCR_GTSFREQ_Pos	CMSIS/Include/core_cm3.h	637;"	d
ITM_TCR_GTSFREQ_Pos	CMSIS/Include/core_cm4.h	667;"	d
ITM_TCR_ITMENA_Msk	CMSIS/Include/core_cm3.h	656;"	d
ITM_TCR_ITMENA_Msk	CMSIS/Include/core_cm4.h	686;"	d
ITM_TCR_ITMENA_Pos	CMSIS/Include/core_cm3.h	655;"	d
ITM_TCR_ITMENA_Pos	CMSIS/Include/core_cm4.h	685;"	d
ITM_TCR_SWOENA_Msk	CMSIS/Include/core_cm3.h	644;"	d
ITM_TCR_SWOENA_Msk	CMSIS/Include/core_cm4.h	674;"	d
ITM_TCR_SWOENA_Pos	CMSIS/Include/core_cm3.h	643;"	d
ITM_TCR_SWOENA_Pos	CMSIS/Include/core_cm4.h	673;"	d
ITM_TCR_SYNCENA_Msk	CMSIS/Include/core_cm3.h	650;"	d
ITM_TCR_SYNCENA_Msk	CMSIS/Include/core_cm4.h	680;"	d
ITM_TCR_SYNCENA_Pos	CMSIS/Include/core_cm3.h	649;"	d
ITM_TCR_SYNCENA_Pos	CMSIS/Include/core_cm4.h	679;"	d
ITM_TCR_TSENA_Msk	CMSIS/Include/core_cm3.h	653;"	d
ITM_TCR_TSENA_Msk	CMSIS/Include/core_cm4.h	683;"	d
ITM_TCR_TSENA_Pos	CMSIS/Include/core_cm3.h	652;"	d
ITM_TCR_TSENA_Pos	CMSIS/Include/core_cm4.h	682;"	d
ITM_TCR_TSPrescale_Msk	CMSIS/Include/core_cm3.h	641;"	d
ITM_TCR_TSPrescale_Msk	CMSIS/Include/core_cm4.h	671;"	d
ITM_TCR_TSPrescale_Pos	CMSIS/Include/core_cm3.h	640;"	d
ITM_TCR_TSPrescale_Pos	CMSIS/Include/core_cm4.h	670;"	d
ITM_TCR_TXENA_Msk	CMSIS/Include/core_cm3.h	647;"	d
ITM_TCR_TXENA_Msk	CMSIS/Include/core_cm4.h	677;"	d
ITM_TCR_TXENA_Pos	CMSIS/Include/core_cm3.h	646;"	d
ITM_TCR_TXENA_Pos	CMSIS/Include/core_cm4.h	676;"	d
ITM_TCR_TraceBusID_Msk	CMSIS/Include/core_cm3.h	635;"	d
ITM_TCR_TraceBusID_Msk	CMSIS/Include/core_cm4.h	665;"	d
ITM_TCR_TraceBusID_Pos	CMSIS/Include/core_cm3.h	634;"	d
ITM_TCR_TraceBusID_Pos	CMSIS/Include/core_cm4.h	664;"	d
ITM_TPR_PRIVMASK_Msk	CMSIS/Include/core_cm3.h	628;"	d
ITM_TPR_PRIVMASK_Msk	CMSIS/Include/core_cm4.h	658;"	d
ITM_TPR_PRIVMASK_Pos	CMSIS/Include/core_cm3.h	627;"	d
ITM_TPR_PRIVMASK_Pos	CMSIS/Include/core_cm4.h	657;"	d
ITM_Type	CMSIS/Include/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon160
ITM_Type	CMSIS/Include/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon91
ITStatus	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon52
IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	109;"	d	file:
IWDG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	729;"	d
IWDG_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	675;"	d
IWDG_Enable	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^void IWDG_Enable(void)$/;"	f
IWDG_FLAG_PVU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	93;"	d
IWDG_FLAG_RVU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	94;"	d
IWDG_FLAG_WVU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	95;"	d
IWDG_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)$/;"	f
IWDG_KR_KEY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1827;"	d
IWDG_PR_PR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1830;"	d
IWDG_PR_PR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1831;"	d
IWDG_PR_PR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1832;"	d
IWDG_PR_PR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1833;"	d
IWDG_Prescaler_128	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	76;"	d
IWDG_Prescaler_16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	73;"	d
IWDG_Prescaler_256	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	77;"	d
IWDG_Prescaler_32	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	74;"	d
IWDG_Prescaler_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	71;"	d
IWDG_Prescaler_64	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	75;"	d
IWDG_Prescaler_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	72;"	d
IWDG_RLR_RL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1836;"	d
IWDG_ReloadCounter	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^void IWDG_ReloadCounter(void)$/;"	f
IWDG_SR_PVU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1839;"	d
IWDG_SR_RVU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1840;"	d
IWDG_SR_WVU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1841;"	d
IWDG_SetPrescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)$/;"	f
IWDG_SetReload	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^void IWDG_SetReload(uint16_t Reload)$/;"	f
IWDG_SetWindowValue	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^void IWDG_SetWindowValue(uint16_t WindowValue)$/;"	f
IWDG_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon70
IWDG_WINR_WIN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1844;"	d
IWDG_WriteAccessCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	/^void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)$/;"	f
IWDG_WriteAccess_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	60;"	d
IWDG_WriteAccess_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	59;"	d
Infinite_Loop	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^Infinite_Loop:$/;"	l
Infinite_Loop	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^Infinite_Loop:$/;"	l
Information	M24SR/inc/lib_NDEF_Email.h	/^	char Information[400];$/;"	m	struct:__anon4
Information	M24SR/inc/lib_NDEF_Geo.h	/^	char Information[100];$/;"	m	struct:__anon5
Information	M24SR/inc/lib_NDEF_SMS.h	/^	char Information[400];$/;"	m	struct:__anon20
Information	M24SR/inc/lib_NDEF_URI.h	/^	char Information[400];$/;"	m	struct:__anon2
IsSBlock	M24SR/src/drv_M24SR.c	/^static int8_t IsSBlock (uc8 *pBuffer)$/;"	f	file:
JPEG	M24SR/inc/lib_NDEF_Vcard.h	61;"	d
JPEG_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	79;"	d
KEYR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t KEYR;         \/*!<FLASH key register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon65
KR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon70
KR_KEY_ENABLE	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	114;"	d	file:
KR_KEY_RELOAD	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_iwdg.c	113;"	d	file:
Kd	CMSIS/Include/arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon109
Kd	CMSIS/Include/arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon107
Kd	CMSIS/Include/arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon108
Ki	CMSIS/Include/arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon109
Ki	CMSIS/Include/arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon107
Ki	CMSIS/Include/arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon108
Kp	CMSIS/Include/arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon109
Kp	CMSIS/Include/arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon107
Kp	CMSIS/Include/arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon108
L	CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon127
L	CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon128
L	CMSIS/Include/arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon129
LB_STATUS_OFFSET	M24SR/inc/drv_M24SR.h	49;"	d
LC	M24SR/inc/drv_M24SR.h	/^  uint8_t LC;         						\/* Data field length *\/	$/;"	m	struct:__anon10
LCKR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t LCKR;         \/*!< GPIO port configuration lock register,                    Address offset: 0x1C *\/$/;"	m	struct:__anon67
LE	M24SR/inc/drv_M24SR.h	/^  uint8_t LE;          						\/* Expected length of data to be returned *\/$/;"	m	struct:__anon10
LField	M24SR/inc/lib_STProprietary_feature.h	/^	uint8_t LField;$/;"	m	struct:__anon3
LField	M24SR/inc/lib_TagType4.h	/^	uint8_t LField;$/;"	m	struct:__anon16
LIMIT	M24SR/inc/lib_NDEF_Vcard.h	63;"	d
LIMIT_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	81;"	d
LINE_DESCR	M24SR/inc/lib_NDEF_MyApp.h	44;"	d
LINE_DESCR_END	M24SR/inc/lib_NDEF_MyApp.h	46;"	d
LINE_DESCR_END_STRING_SIZE	M24SR/inc/lib_NDEF_MyApp.h	47;"	d
LINE_DESCR_STRING_SIZE	M24SR/inc/lib_NDEF_MyApp.h	45;"	d
LOAD	CMSIS/Include/core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon174
LOAD	CMSIS/Include/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon159
LOAD	CMSIS/Include/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon90
LSE_VALUE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	138;"	d
LSI_VALUE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	132;"	d
Latitude	M24SR/inc/lib_NDEF_Geo.h	/^	char Latitude[20];$/;"	m	struct:__anon5
LedBlinkConf	M24SR/inc/lib_NDEF_MyApp.h	/^	sLedBlinkConfig LedBlinkConf;$/;"	m	struct:__anon8
LedConf	M24SR/inc/lib_NDEF_MyApp.h	/^	uint8_t LedConf[4];$/;"	m	struct:__anon6
License	CMSIS/Device/ST/STM32F0xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2><p class="MsoNormal"><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this&nbsp;<\/span><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">package<\/span><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"> except in compliance with the License. You may obtain a copy of the License at:<br><br><\/span><\/p><div style="text-align: center;"><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a target="_blank" href="http:\/\/www.st.com\/software_license_agreement_liberty_v2">http:\/\/www.st.com\/software_license_agreement_liberty_v2<\/a><\/span><br><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"><\/span><\/div><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"><br>Unless$/;"	a
License	STM32F0xx_StdPeriph_Driver/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2><p class="MsoNormal"><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this&nbsp;<\/span><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">package<\/span><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"> except in compliance with the License. You may obtain a copy of the License at:<br><br><\/span><\/p><div style="text-align: center;"><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a target="_blank" href="http:\/\/www.st.com\/software_license_agreement_liberty_v2">http:\/\/www.st.com\/software_license_agreement_liberty_v2<\/a><\/span><br><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"><\/span><\/div><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"><br>Unless$/;"	a
LineNb	M24SR/inc/lib_NDEF_MyApp.h	/^	uint8_t LineNb;$/;"	m	struct:__anon7
LineX	M24SR/inc/lib_NDEF_MyApp.h	/^	sLineConfig LineX[8];$/;"	m	struct:__anon8
Longitude	M24SR/inc/lib_NDEF_Geo.h	/^	char Longitude[20];$/;"	m	struct:__anon5
LoopCopyDataInit	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^LoopCopyDataInit:$/;"	l
LoopCopyDataInit	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^LoopFillZerobss:$/;"	l
LoopFillZerobss	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^LoopFillZerobss:$/;"	l
LoopForever	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^LoopForever:$/;"	l
M	CMSIS/Include/arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon126
M	CMSIS/Include/arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon124
M	CMSIS/Include/arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon125
M24SR04_NDEF_MAX_SIZE	M24SR/inc/lib_M24SR.h	40;"	d
M24SR16_NDEF_MAX_SIZE	M24SR/inc/lib_M24SR.h	41;"	d
M24SR64_NDEF_MAX_SIZE	M24SR/inc/lib_M24SR.h	42;"	d
M24SR_ACTION_COMPLETED	M24SR/inc/drv_M24SR.h	47;"	d
M24SR_ADDR	M24SR/inc/drv_I2C_M24SR.h	80;"	d
M24SR_BuildIBlockCommand	M24SR/src/drv_M24SR.c	/^static void M24SR_BuildIBlockCommand ( uc16 CommandStructure, C_APDU Command, uint16_t *NbByte , uint8_t *pCommand)$/;"	f	file:
M24SR_CLA_NEEDED	M24SR/inc/drv_M24SR.h	102;"	d
M24SR_CMDSTRUCT_CHANGEREFDATA	M24SR/inc/drv_M24SR.h	94;"	d
M24SR_CMDSTRUCT_DISABLEVERIFREQ	M24SR/inc/drv_M24SR.h	96;"	d
M24SR_CMDSTRUCT_ENABLEVERIFREQ	M24SR/inc/drv_M24SR.h	95;"	d
M24SR_CMDSTRUCT_GPOSTATE	M24SR/inc/drv_M24SR.h	98;"	d
M24SR_CMDSTRUCT_READBINARY	M24SR/inc/drv_M24SR.h	90;"	d
M24SR_CMDSTRUCT_SELECTAPPLICATION	M24SR/inc/drv_M24SR.h	86;"	d
M24SR_CMDSTRUCT_SELECTCCFILE	M24SR/inc/drv_M24SR.h	87;"	d
M24SR_CMDSTRUCT_SELECTNDEFFILE	M24SR/inc/drv_M24SR.h	88;"	d
M24SR_CMDSTRUCT_SENDINTERRUPT	M24SR/inc/drv_M24SR.h	97;"	d
M24SR_CMDSTRUCT_UPDATEBINARY	M24SR/inc/drv_M24SR.h	91;"	d
M24SR_CMDSTRUCT_UPDATEFILETYPE	M24SR/inc/drv_M24SR.h	89;"	d
M24SR_CMDSTRUCT_VERIFYBINARYWITHPWD	M24SR/inc/drv_M24SR.h	93;"	d
M24SR_CMDSTRUCT_VERIFYBINARYWOPWD	M24SR/inc/drv_M24SR.h	92;"	d
M24SR_CRC_NBBYTE	M24SR/inc/drv_M24SR.h	78;"	d
M24SR_CRC_NEEDED	M24SR/inc/drv_M24SR.h	109;"	d
M24SR_ChangeReferenceData	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_ChangeReferenceData ( uc16 uPwdId,uc8 *pPwd )$/;"	f
M24SR_CloseNDEFSession	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_CloseNDEFSession ( uint16_t NDEF_fileID )$/;"	f
M24SR_ComputeCrc	M24SR/src/drv_M24SR.c	/^static uint16_t M24SR_ComputeCrc(uc8 *Data, uint8_t Length)$/;"	f	file:
M24SR_DATA_NEEDED	M24SR/inc/drv_M24SR.h	107;"	d
M24SR_DESELECTREQUEST_NBBYTE	M24SR/inc/drv_M24SR.h	80;"	d
M24SR_DESELECTRESPONSE_NBBYTE	M24SR/inc/drv_M24SR.h	81;"	d
M24SR_DID_NEEDED	M24SR/inc/drv_M24SR.h	111;"	d
M24SR_DISCOVERY_APP_STRING	M24SR/inc/lib_NDEF.h	75;"	d
M24SR_DISCOVERY_APP_STRING_LENGTH	M24SR/inc/lib_NDEF.h	76;"	d
M24SR_DISCOVERY_APP_TYPE	M24SR/inc/lib_NDEF.h	/^	M24SR_DISCOVERY_APP_TYPE $/;"	e	enum:__anon18
M24SR_Deselect	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_Deselect ( void )$/;"	f
M24SR_DisableAllPassword	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_DisableAllPassword( uint8_t* pSuperUserPassword)$/;"	f
M24SR_DisablePermanentState	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_DisablePermanentState ( uc16 uReadOrWrite  )$/;"	f
M24SR_DisableReadOnly	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_DisableReadOnly( uint8_t* pCurrentWritePassword)$/;"	f
M24SR_DisableReadPassword	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_DisableReadPassword( uint8_t* pCurrentWritePassword)$/;"	f
M24SR_DisableVerificationRequirement	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_DisableVerificationRequirement ( uc16 uReadOrWrite  )$/;"	f
M24SR_DisableWriteOnly	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_DisableWriteOnly( uint8_t* pCurrentWritePassword)$/;"	f
M24SR_DisableWritePassword	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_DisableWritePassword( uint8_t* pCurrentWritePassword)$/;"	f
M24SR_ERRORCODE_CLASSNOTSUPPORTED	M24SR/inc/drv_I2C_M24SR.h	100;"	d
M24SR_ERRORCODE_COMMANDINCORRECT	M24SR/inc/drv_I2C_M24SR.h	92;"	d
M24SR_ERRORCODE_DAFAULT	M24SR/inc/drv_I2C_M24SR.h	101;"	d
M24SR_ERRORCODE_ENDOFFILE	M24SR/inc/drv_I2C_M24SR.h	85;"	d
M24SR_ERRORCODE_FILENOTFOUND	M24SR/inc/drv_I2C_M24SR.h	96;"	d
M24SR_ERRORCODE_FILEOVERFLOW	M24SR/inc/drv_I2C_M24SR.h	84;"	d
M24SR_ERRORCODE_FILEOVERFLOWLC	M24SR/inc/drv_I2C_M24SR.h	97;"	d
M24SR_ERRORCODE_INCORRECTP1P2	M24SR/inc/drv_I2C_M24SR.h	98;"	d
M24SR_ERRORCODE_INCORRECTPARAMETER	M24SR/inc/drv_I2C_M24SR.h	95;"	d
M24SR_ERRORCODE_INSNOTSUPPORTED	M24SR/inc/drv_I2C_M24SR.h	99;"	d
M24SR_ERRORCODE_PASSWORDINCORRECT1RETRY	M24SR/inc/drv_I2C_M24SR.h	88;"	d
M24SR_ERRORCODE_PASSWORDINCORRECT2RETRY	M24SR/inc/drv_I2C_M24SR.h	87;"	d
M24SR_ERRORCODE_PASSWORDREQUIRED	M24SR/inc/drv_I2C_M24SR.h	86;"	d
M24SR_ERRORCODE_REFERENCEDATANOTUSABLE	M24SR/inc/drv_I2C_M24SR.h	94;"	d
M24SR_ERRORCODE_RFSESSIONKILLED	M24SR/inc/drv_I2C_M24SR.h	89;"	d
M24SR_ERRORCODE_SECURITYSTATUS	M24SR/inc/drv_I2C_M24SR.h	93;"	d
M24SR_ERRORCODE_UNSUCCESSFULUPDATING	M24SR/inc/drv_I2C_M24SR.h	90;"	d
M24SR_ERRORCODE_WRONGHLENGTH	M24SR/inc/drv_I2C_M24SR.h	91;"	d
M24SR_ERROR_CRC	M24SR/inc/drv_I2C_M24SR.h	107;"	d
M24SR_ERROR_DEFAULT	M24SR/inc/drv_I2C_M24SR.h	105;"	d
M24SR_ERROR_I2CTIMEOUT	M24SR/inc/drv_I2C_M24SR.h	106;"	d
M24SR_ERROR_NACK	M24SR/inc/drv_I2C_M24SR.h	108;"	d
M24SR_ERROR_NBATEMPT	M24SR/inc/drv_I2C_M24SR.h	110;"	d
M24SR_ERROR_NOACKNOWLEDGE	M24SR/inc/drv_I2C_M24SR.h	111;"	d
M24SR_ERROR_PARAMETER	M24SR/inc/drv_I2C_M24SR.h	109;"	d
M24SR_EnablePermanentState	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_EnablePermanentState ( uc16 uReadOrWrite  )$/;"	f
M24SR_EnableReadOnly	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_EnableReadOnly( uint8_t* pCurrentWritePassword)$/;"	f
M24SR_EnableReadPassword	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_EnableReadPassword( uint8_t* pCurrentWritePassword, uint8_t* pNewPassword)$/;"	f
M24SR_EnableVerificationRequirement	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_EnableVerificationRequirement ( uc16 uReadOrWrite  )$/;"	f
M24SR_EnableWriteOnly	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_EnableWriteOnly( uint8_t* pCurrentWritePassword)$/;"	f
M24SR_EnableWritePassword	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_EnableWritePassword( uint8_t* pCurrentWritePassword, uint8_t* pNewPassword)$/;"	f
M24SR_FLAG_TIMEOUT	M24SR/inc/drv_I2C_M24SR.h	120;"	d
M24SR_FWTExtension	M24SR/src/drv_M24SR.c	/^static uint16_t M24SR_FWTExtension ( uint8_t FWTbyte )$/;"	f	file:
M24SR_ForceReadData	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_ForceReadData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData)$/;"	f
M24SR_Format	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_Format ( uint8_t NumberOfFile, uint8_t* pNewReadPassWord, uint8_t* pNewWritePassWord )$/;"	f
M24SR_GPIO_BLOCK_CLK	M24SR/inc/drv_I2C_M24SR.h	71;"	d
M24SR_GPO_MGMT	M24SR/inc/drv_M24SR.h	/^}M24SR_GPO_MGMT;$/;"	t	typeref:enum:__anon14
M24SR_GPO_MODE	M24SR/inc/drv_M24SR.h	/^}M24SR_GPO_MODE;$/;"	t	typeref:enum:__anon13
M24SR_GPO_PIN	M24SR/inc/drv_I2C_M24SR.h	65;"	d
M24SR_GPO_PIN_PORT	M24SR/inc/drv_I2C_M24SR.h	66;"	d
M24SR_GetNDEFFileId	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_GetNDEFFileId ( uint16_t *NDEF_fileID )$/;"	f
M24SR_GetSession	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_GetSession ( void )$/;"	f
M24SR_I2C	M24SR/inc/drv_I2C_M24SR.h	74;"	d
M24SR_I2CInit	M24SR/src/drv_I2C_M24SR.c	/^void M24SR_I2CInit ( void )$/;"	f
M24SR_I2CTokenRelease	M24SR/src/drv_I2C_M24SR.c	/^int8_t M24SR_I2CTokenRelease ( void )$/;"	f
M24SR_I2C_BLOCK_CLK	M24SR/inc/drv_I2C_M24SR.h	75;"	d
M24SR_I2C_CLOCKSPEED	M24SR/inc/drv_I2C_M24SR.h	76;"	d
M24SR_I2C_POLLING	M24SR/inc/drv_I2C_M24SR.h	79;"	d
M24SR_I2C_TIMEOUT	M24SR/inc/drv_I2C_M24SR.h	78;"	d
M24SR_INS_NEEDED	M24SR/inc/drv_M24SR.h	103;"	d
M24SR_Init	M24SR/src/drv_M24SR.c	/^void M24SR_Init( void )$/;"	f
M24SR_InitStructure	M24SR/src/drv_M24SR.c	/^static void M24SR_InitStructure ( void )$/;"	f	file:
M24SR_Initialization	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_Initialization ( uint8_t* CCBuffer, uint8_t size )$/;"	f
M24SR_IsAnswerReady	M24SR/src/drv_I2C_M24SR.c	/^int8_t M24SR_IsAnswerReady ( void )$/;"	f
M24SR_IsCorrectCRC16Residue	M24SR/src/drv_M24SR.c	/^static uint16_t M24SR_IsCorrectCRC16Residue (uc8 *DataIn,uc8 Length)$/;"	f	file:
M24SR_KILLSESSION	M24SR/inc/drv_M24SR.h	74;"	d
M24SR_KillSession	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_KillSession ( void )$/;"	f
M24SR_LC_NEEDED	M24SR/inc/drv_M24SR.h	106;"	d
M24SR_LE_NEEDED	M24SR/inc/drv_M24SR.h	108;"	d
M24SR_LONG_TIMEOUT	M24SR/inc/drv_I2C_M24SR.h	121;"	d
M24SR_MASK_BLOCK	M24SR/inc/drv_M24SR.h	121;"	d
M24SR_MASK_IBLOCK	M24SR/inc/drv_M24SR.h	122;"	d
M24SR_MASK_RBLOCK	M24SR/inc/drv_M24SR.h	123;"	d
M24SR_MASK_SBLOCK	M24SR/inc/drv_M24SR.h	124;"	d
M24SR_ManageGPO	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_ManageGPO( uc8 GPO_config, uc8 mode)$/;"	f
M24SR_ManageI2CGPO	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_ManageI2CGPO( uc8 GPO_I2Cconfig)$/;"	f
M24SR_ManageRFGPO	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_ManageRFGPO( uc8 GPO_RFconfig)$/;"	f
M24SR_NBBYTE_INVALID	M24SR/inc/drv_M24SR.h	51;"	d
M24SR_OFFSET_CLASS	M24SR/inc/drv_M24SR.h	115;"	d
M24SR_OFFSET_INS	M24SR/inc/drv_M24SR.h	116;"	d
M24SR_OFFSET_P1	M24SR/inc/drv_M24SR.h	117;"	d
M24SR_OFFSET_PCB	M24SR/inc/drv_M24SR.h	114;"	d
M24SR_OPENSESSION	M24SR/inc/drv_M24SR.h	73;"	d
M24SR_OpenNDEFSession	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_OpenNDEFSession ( uint16_t NDEF_fileID, uint16_t Priority )$/;"	f
M24SR_P1_NEEDED	M24SR/inc/drv_M24SR.h	104;"	d
M24SR_P2_NEEDED	M24SR/inc/drv_M24SR.h	105;"	d
M24SR_PASSWORD_NBBYTE	M24SR/inc/drv_M24SR.h	83;"	d
M24SR_PCB_NEEDED	M24SR/inc/drv_M24SR.h	101;"	d
M24SR_PWD_CORRECT	M24SR/inc/drv_M24SR.h	67;"	d
M24SR_PWD_NEEDED	M24SR/inc/drv_M24SR.h	65;"	d
M24SR_PWD_NOT_NEEDED	M24SR/inc/drv_M24SR.h	64;"	d
M24SR_PollI2C	M24SR/src/drv_I2C_M24SR.c	/^int8_t M24SR_PollI2C ( void )$/;"	f
M24SR_READ_MAX_NBBYTE	M24SR/inc/lib_M24SR.h	49;"	d
M24SR_RFConfig	M24SR/src/drv_M24SR.c	/^void M24SR_RFConfig( uc8 OnOffChoice)$/;"	f
M24SR_RFConfig_Hard	M24SR/src/drv_I2C_M24SR.c	/^void M24SR_RFConfig_Hard( uc8 OnOffChoice)$/;"	f
M24SR_RFDIS_PIN	M24SR/inc/drv_I2C_M24SR.h	68;"	d
M24SR_RFDIS_PIN_PORT	M24SR/inc/drv_I2C_M24SR.h	69;"	d
M24SR_ReadBinary	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_ReadBinary ( uc16 Offset ,uc8 NbByteToRead , uint8_t *pBufferRead )$/;"	f
M24SR_ReadData	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_ReadData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData)$/;"	f
M24SR_ReadPrivateData	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_ReadPrivateData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData, uint8_t* pReadPassword)$/;"	f
M24SR_ReceiveI2Cbuffer	M24SR/src/drv_I2C_M24SR.c	/^int8_t M24SR_ReceiveI2Cbuffer ( uint8_t NbByte , uint8_t *pBuffer )$/;"	f
M24SR_ReceiveI2Cresponse	M24SR/src/drv_I2C_M24SR.c	/^int8_t M24SR_ReceiveI2Cresponse ( uint8_t NbByte , uint8_t *pBuffer )$/;"	f
M24SR_SCL_PIN	M24SR/inc/drv_I2C_M24SR.h	61;"	d
M24SR_SCL_PIN_PORT	M24SR/inc/drv_I2C_M24SR.h	63;"	d
M24SR_SCL_PIN_SOURCE	M24SR/inc/drv_I2C_M24SR.h	62;"	d
M24SR_SDA_PIN	M24SR/inc/drv_I2C_M24SR.h	57;"	d
M24SR_SDA_PIN_PORT	M24SR/inc/drv_I2C_M24SR.h	59;"	d
M24SR_SDA_PIN_SOURCE	M24SR/inc/drv_I2C_M24SR.h	58;"	d
M24SR_STATUSRESPONSE_NBBYTE	M24SR/inc/drv_M24SR.h	79;"	d
M24SR_STATUS_NBBYTE	M24SR/inc/drv_M24SR.h	77;"	d
M24SR_STATUS_SUCCESS	M24SR/inc/drv_I2C_M24SR.h	104;"	d
M24SR_STReadBinary	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_STReadBinary ( uc16 Offset, uc8 NbByteToRead, uint8_t *pBufferRead )$/;"	f
M24SR_SelectApplication	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_SelectApplication ( void )$/;"	f
M24SR_SelectCCfile	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_SelectCCfile ( void )$/;"	f
M24SR_SelectNDEFfile	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_SelectNDEFfile ( uc16 NDEFfileId )$/;"	f
M24SR_SelectSystemfile	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_SelectSystemfile ( void )$/;"	f
M24SR_SendI2Ccommand	M24SR/src/drv_I2C_M24SR.c	/^int8_t M24SR_SendI2Ccommand ( uc8 NbByte , uc8 *pBuffer )$/;"	f
M24SR_SendInterrupt	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_SendInterrupt ( void  )$/;"	f
M24SR_SetI2CSynchroMode	M24SR/src/drv_I2C_M24SR.c	/^void M24SR_SetI2CSynchroMode( uc8 mode )$/;"	f
M24SR_StateControl	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_StateControl ( uc8 uSetOrReset )$/;"	f
M24SR_UpdateBinary	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_UpdateBinary ( uc16 Offset ,uc8 NbByteToWrite,uc8 *pDataToWrite )$/;"	f
M24SR_UpdateCrc	M24SR/src/drv_M24SR.c	/^static uint16_t M24SR_UpdateCrc (uint8_t ch, uint16_t *lpwCrc)$/;"	f	file:
M24SR_UpdateFileType	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_UpdateFileType ( u8 FileType )$/;"	f
M24SR_Verify	M24SR/src/drv_M24SR.c	/^uint16_t M24SR_Verify ( uc16 uPwdId,uc8 NbPwdByte ,uc8 *pPwd )$/;"	f
M24SR_WAITINGTIME_GPO	M24SR/inc/drv_I2C_M24SR.h	/^	M24SR_WAITINGTIME_GPO$/;"	e	enum:__anon21
M24SR_WAITINGTIME_MGMT	M24SR/inc/drv_I2C_M24SR.h	/^}M24SR_WAITINGTIME_MGMT; $/;"	t	typeref:enum:__anon21
M24SR_WAITINGTIME_POLLING	M24SR/inc/drv_I2C_M24SR.h	/^	M24SR_WAITINGTIME_POLLING,$/;"	e	enum:__anon21
M24SR_WAITINGTIME_TIMEOUT	M24SR/inc/drv_I2C_M24SR.h	/^	M24SR_WAITINGTIME_TIMEOUT,$/;"	e	enum:__anon21
M24SR_WAITINGTIME_UNKNOWN	M24SR/inc/drv_I2C_M24SR.h	/^	M24SR_WAITINGTIME_UNKNOWN= 0,$/;"	e	enum:__anon21
M24SR_WATINGTIMEEXTRESPONSE_NBBYTE	M24SR/inc/drv_M24SR.h	82;"	d
M24SR_WRITE_MAX_NBBYTE	M24SR/inc/lib_M24SR.h	50;"	d
M24SR_WriteData	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_WriteData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData)$/;"	f
M24SR_WritePrivateData	M24SR/src/lib_M24SR.c	/^uint16_t M24SR_WritePrivateData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData, uint8_t* pWritePassword)$/;"	f
MB_Mask	M24SR/inc/lib_NDEF.h	54;"	d
MESSAGE_BEGIN_STRING	M24SR/inc/lib_NDEF.h	108;"	d
MESSAGE_BEGIN_STRING_LENGTH	M24SR/inc/lib_NDEF.h	109;"	d
ME_Mask	M24SR/inc/lib_NDEF.h	55;"	d
MMFAR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon157
MMFAR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon88
MMFR	CMSIS/Include/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon157
MMFR	CMSIS/Include/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon88
MODER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t MODER;        \/*!< GPIO port mode register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon67
MPU	CMSIS/Include/core_cm3.h	860;"	d
MPU	CMSIS/Include/core_cm4.h	996;"	d
MPU_BASE	CMSIS/Include/core_cm3.h	859;"	d
MPU_BASE	CMSIS/Include/core_cm4.h	995;"	d
MPU_CTRL_ENABLE_Msk	CMSIS/Include/core_cm3.h	703;"	d
MPU_CTRL_ENABLE_Msk	CMSIS/Include/core_cm4.h	733;"	d
MPU_CTRL_ENABLE_Pos	CMSIS/Include/core_cm3.h	702;"	d
MPU_CTRL_ENABLE_Pos	CMSIS/Include/core_cm4.h	732;"	d
MPU_CTRL_HFNMIENA_Msk	CMSIS/Include/core_cm3.h	700;"	d
MPU_CTRL_HFNMIENA_Msk	CMSIS/Include/core_cm4.h	730;"	d
MPU_CTRL_HFNMIENA_Pos	CMSIS/Include/core_cm3.h	699;"	d
MPU_CTRL_HFNMIENA_Pos	CMSIS/Include/core_cm4.h	729;"	d
MPU_CTRL_PRIVDEFENA_Msk	CMSIS/Include/core_cm3.h	697;"	d
MPU_CTRL_PRIVDEFENA_Msk	CMSIS/Include/core_cm4.h	727;"	d
MPU_CTRL_PRIVDEFENA_Pos	CMSIS/Include/core_cm3.h	696;"	d
MPU_CTRL_PRIVDEFENA_Pos	CMSIS/Include/core_cm4.h	726;"	d
MPU_RASR_ATTRS_Msk	CMSIS/Include/core_cm3.h	721;"	d
MPU_RASR_ATTRS_Msk	CMSIS/Include/core_cm4.h	751;"	d
MPU_RASR_ATTRS_Pos	CMSIS/Include/core_cm3.h	720;"	d
MPU_RASR_ATTRS_Pos	CMSIS/Include/core_cm4.h	750;"	d
MPU_RASR_ENABLE_Msk	CMSIS/Include/core_cm3.h	730;"	d
MPU_RASR_ENABLE_Msk	CMSIS/Include/core_cm4.h	760;"	d
MPU_RASR_ENABLE_Pos	CMSIS/Include/core_cm3.h	729;"	d
MPU_RASR_ENABLE_Pos	CMSIS/Include/core_cm4.h	759;"	d
MPU_RASR_SIZE_Msk	CMSIS/Include/core_cm3.h	727;"	d
MPU_RASR_SIZE_Msk	CMSIS/Include/core_cm4.h	757;"	d
MPU_RASR_SIZE_Pos	CMSIS/Include/core_cm3.h	726;"	d
MPU_RASR_SIZE_Pos	CMSIS/Include/core_cm4.h	756;"	d
MPU_RASR_SRD_Msk	CMSIS/Include/core_cm3.h	724;"	d
MPU_RASR_SRD_Msk	CMSIS/Include/core_cm4.h	754;"	d
MPU_RASR_SRD_Pos	CMSIS/Include/core_cm3.h	723;"	d
MPU_RASR_SRD_Pos	CMSIS/Include/core_cm4.h	753;"	d
MPU_RBAR_ADDR_Msk	CMSIS/Include/core_cm3.h	711;"	d
MPU_RBAR_ADDR_Msk	CMSIS/Include/core_cm4.h	741;"	d
MPU_RBAR_ADDR_Pos	CMSIS/Include/core_cm3.h	710;"	d
MPU_RBAR_ADDR_Pos	CMSIS/Include/core_cm4.h	740;"	d
MPU_RBAR_REGION_Msk	CMSIS/Include/core_cm3.h	717;"	d
MPU_RBAR_REGION_Msk	CMSIS/Include/core_cm4.h	747;"	d
MPU_RBAR_REGION_Pos	CMSIS/Include/core_cm3.h	716;"	d
MPU_RBAR_REGION_Pos	CMSIS/Include/core_cm4.h	746;"	d
MPU_RBAR_VALID_Msk	CMSIS/Include/core_cm3.h	714;"	d
MPU_RBAR_VALID_Msk	CMSIS/Include/core_cm4.h	744;"	d
MPU_RBAR_VALID_Pos	CMSIS/Include/core_cm3.h	713;"	d
MPU_RBAR_VALID_Pos	CMSIS/Include/core_cm4.h	743;"	d
MPU_RNR_REGION_Msk	CMSIS/Include/core_cm3.h	707;"	d
MPU_RNR_REGION_Msk	CMSIS/Include/core_cm4.h	737;"	d
MPU_RNR_REGION_Pos	CMSIS/Include/core_cm3.h	706;"	d
MPU_RNR_REGION_Pos	CMSIS/Include/core_cm4.h	736;"	d
MPU_TYPE_DREGION_Msk	CMSIS/Include/core_cm3.h	690;"	d
MPU_TYPE_DREGION_Msk	CMSIS/Include/core_cm4.h	720;"	d
MPU_TYPE_DREGION_Pos	CMSIS/Include/core_cm3.h	689;"	d
MPU_TYPE_DREGION_Pos	CMSIS/Include/core_cm4.h	719;"	d
MPU_TYPE_IREGION_Msk	CMSIS/Include/core_cm3.h	687;"	d
MPU_TYPE_IREGION_Msk	CMSIS/Include/core_cm4.h	717;"	d
MPU_TYPE_IREGION_Pos	CMSIS/Include/core_cm3.h	686;"	d
MPU_TYPE_IREGION_Pos	CMSIS/Include/core_cm4.h	716;"	d
MPU_TYPE_SEPARATE_Msk	CMSIS/Include/core_cm3.h	693;"	d
MPU_TYPE_SEPARATE_Msk	CMSIS/Include/core_cm4.h	723;"	d
MPU_TYPE_SEPARATE_Pos	CMSIS/Include/core_cm3.h	692;"	d
MPU_TYPE_SEPARATE_Pos	CMSIS/Include/core_cm4.h	722;"	d
MPU_Type	CMSIS/Include/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon162
MPU_Type	CMSIS/Include/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon93
MVFR0	CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon94
MVFR1	CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon94
MaxReadByte	M24SR/inc/lib_TagType4.h	/^	uint16_t MaxReadByte;$/;"	m	struct:__anon16
MaxWriteByte	M24SR/inc/lib_TagType4.h	/^	uint16_t MaxWriteByte;$/;"	m	struct:__anon16
Message	M24SR/inc/lib_NDEF_Email.h	/^	char Message[400];$/;"	m	struct:__anon4
Message	M24SR/inc/lib_NDEF_SMS.h	/^	char Message[400];$/;"	m	struct:__anon20
Multiplication	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Multiplication"><\/a>Multiplication<\/h3>$/;"	a
N	CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon121
N	CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon122
N	CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon123
N	CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon164::__anon165
N	CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon168::__anon169
N	CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon148::__anon149
N	CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon152::__anon153
N	CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon79::__anon80
N	CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon83::__anon84
NDEFFileMaxSize	M24SR/inc/lib_STProprietary_feature.h	/^	uint16_t NDEFFileMaxSize;$/;"	m	struct:__anon3
NDEFFileMaxSize	M24SR/inc/lib_TagType4.h	/^	uint16_t NDEFFileMaxSize;$/;"	m	struct:__anon16
NDEFSessionOpenID	M24SR/src/lib_M24SR.c	/^static uint32_t NDEFSessionOpenID=NDEF_SESSION_CLOSED;$/;"	v	file:
NDEF_ACTION_COMPLETED	M24SR/inc/lib_wrapper.h	33;"	d
NDEF_AddAAR	M24SR/src/lib_NDEF_AAR.c	/^uint16_t NDEF_AddAAR ( sAARInfo *pAARStruct )$/;"	f
NDEF_Buffer	M24SR/src/lib_TagType4.c	/^uint8_t NDEF_Buffer [NDEF_MAX_SIZE];$/;"	v
NDEF_ExtractVcard	M24SR/src/lib_NDEF_Vcard.c	/^static void NDEF_ExtractVcard ( sRecordInfo *pRecordStruct, sVcardInfo *pVcardStruct )$/;"	f	file:
NDEF_Extract_M24SRDiscoveryApp_Input	M24SR/src/lib_NDEF_MyApp.c	/^static void NDEF_Extract_M24SRDiscoveryApp_Input ( sRecordInfo *pRecordStruct, sMyAppInfo *pMyAppStruct )$/;"	f	file:
NDEF_FILE_ID	M24SR/inc/drv_M24SR.h	56;"	d
NDEF_FileID	M24SR/src/lib_M24SR.c	/^static uint16_t NDEF_FileID = 0xDEAD;$/;"	v	file:
NDEF_FillEmailStruct	M24SR/src/lib_NDEF_Email.c	/^static void NDEF_FillEmailStruct( uint8_t* pPayload, uint32_t PayloadSize, sEmailInfo *pEmailStruct)$/;"	f	file:
NDEF_FillGeoStruct	M24SR/src/lib_NDEF_Geo.c	/^static void NDEF_FillGeoStruct( uint8_t* pPayload, uint32_t PayloadSize, sGeoInfo *pGeoStruct)$/;"	f	file:
NDEF_FillSMSStruct	M24SR/src/lib_NDEF_SMS.c	/^static void NDEF_FillSMSStruct( uint8_t* pPayload, uint32_t PayloadSize, sSMSInfo *pSMSStruct)$/;"	f	file:
NDEF_FillVcardStruct	M24SR/src/lib_NDEF_Vcard.c	/^static void NDEF_FillVcardStruct( uint8_t* pPayload, uint32_t PayloadSize, char* pKeyWord, uint32_t SizeOfKeyWord, uint8_t* pString)$/;"	f	file:
NDEF_IdentifyNDEF	M24SR/src/lib_NDEF.c	/^uint16_t NDEF_IdentifyNDEF ( sRecordInfo *pRecordStruct, uint8_t* pNDEF )$/;"	f
NDEF_IdentifySPRecord	M24SR/src/lib_NDEF.c	/^static uint16_t NDEF_IdentifySPRecord ( sRecordInfo *pRecordStruct, uint8_t* pPayload )$/;"	f	file:
NDEF_IsNDEFPresent	M24SR/src/lib_NDEF.c	/^static uint16_t NDEF_IsNDEFPresent ( void )$/;"	f	file:
NDEF_MAX_SIZE	M24SR/inc/lib_wrapper.h	31;"	d
NDEF_ParseForumExternalType	M24SR/src/lib_NDEF.c	/^static void NDEF_ParseForumExternalType ( sRecordInfo *pRecordStruct )$/;"	f	file:
NDEF_ParseMediaType	M24SR/src/lib_NDEF.c	/^static void NDEF_ParseMediaType ( sRecordInfo *pRecordStruct )$/;"	f	file:
NDEF_ParseRecordHeader	M24SR/src/lib_NDEF.c	/^static uint16_t NDEF_ParseRecordHeader ( sRecordInfo *pRecordStruct )$/;"	f	file:
NDEF_ParseSP	M24SR/src/lib_NDEF.c	/^static void NDEF_ParseSP(sRecordInfo *pRecordStruct)$/;"	f	file:
NDEF_ParseURI	M24SR/src/lib_NDEF.c	/^static void NDEF_ParseURI(sRecordInfo *pRecordStruct)$/;"	f	file:
NDEF_ParseWellKnownType	M24SR/src/lib_NDEF.c	/^static void NDEF_ParseWellKnownType ( sRecordInfo *pRecordStruct )$/;"	f	file:
NDEF_Parse_WellKnowType	M24SR/src/lib_NDEF_URI.c	/^static void NDEF_Parse_WellKnowType(sRecordInfo *pRecordStruct, sURI_Info* pURI )$/;"	f	file:
NDEF_ReadEmail	M24SR/src/lib_NDEF_Email.c	/^uint16_t NDEF_ReadEmail(sRecordInfo *pRecordStruct, sEmailInfo *pEmailStruct)$/;"	f
NDEF_ReadGeo	M24SR/src/lib_NDEF_Geo.c	/^uint16_t NDEF_ReadGeo(sRecordInfo *pRecordStruct, sGeoInfo *pGeoStruct)$/;"	f
NDEF_ReadMyApp	M24SR/src/lib_NDEF_MyApp.c	/^uint16_t NDEF_ReadMyApp(sRecordInfo *pRecordStruct, sMyAppInfo *pMyAppStruct)$/;"	f
NDEF_ReadNDEF	M24SR/src/lib_NDEF.c	/^uint16_t NDEF_ReadNDEF( uint8_t* pNDEF)$/;"	f
NDEF_ReadSMS	M24SR/src/lib_NDEF_SMS.c	/^uint16_t NDEF_ReadSMS(sRecordInfo *pRecordStruct, sSMSInfo *pSMSStruct)$/;"	f
NDEF_ReadURI	M24SR/src/lib_NDEF_URI.c	/^uint16_t NDEF_ReadURI(sRecordInfo *pRecordStruct, sURI_Info *pURI)$/;"	f
NDEF_ReadURI_Email	M24SR/src/lib_NDEF_Email.c	/^static void NDEF_ReadURI_Email ( sRecordInfo *pRecordStruct, sEmailInfo *pEmailStruct )$/;"	f	file:
NDEF_ReadURI_Geo	M24SR/src/lib_NDEF_Geo.c	/^static void NDEF_ReadURI_Geo ( sRecordInfo *pRecordStruct, sGeoInfo *pGeoStruct )$/;"	f	file:
NDEF_ReadURI_SMS	M24SR/src/lib_NDEF_SMS.c	/^static void NDEF_ReadURI_SMS ( sRecordInfo *pRecordStruct, sSMSInfo *pSMSStruct )$/;"	f	file:
NDEF_ReadVcard	M24SR/src/lib_NDEF_Vcard.c	/^uint16_t NDEF_ReadVcard ( sRecordInfo *pRecordStruct, sVcardInfo *pVcardStruct )$/;"	f
NDEF_SESSION_CLOSED	M24SR/inc/lib_M24SR.h	53;"	d
NDEF_SIZE_OFFSET	M24SR/inc/lib_NDEF.h	46;"	d
NDEF_Type	M24SR/inc/lib_NDEF.h	/^	NDEF_TypeDef NDEF_Type;  \/* to store identification ID for application *\/$/;"	m	struct:__anon19
NDEF_TypeDef	M24SR/inc/lib_NDEF.h	/^} NDEF_TypeDef;$/;"	t	typeref:enum:__anon18
NDEF_WriteEmail	M24SR/src/lib_NDEF_Email.c	/^uint16_t NDEF_WriteEmail ( sEmailInfo *pEmailStruct )$/;"	f
NDEF_WriteGeo	M24SR/src/lib_NDEF_Geo.c	/^uint16_t NDEF_WriteGeo ( sGeoInfo *pGeoStruct )$/;"	f
NDEF_WriteMyApp	M24SR/src/lib_NDEF_MyApp.c	/^uint16_t NDEF_WriteMyApp(sMyAppInfo *pMyAppStruct)$/;"	f
NDEF_WriteNDEF	M24SR/src/lib_NDEF.c	/^uint16_t NDEF_WriteNDEF( uint8_t *pNDEF)$/;"	f
NDEF_WriteSMS	M24SR/src/lib_NDEF_SMS.c	/^uint16_t NDEF_WriteSMS ( sSMSInfo *pSMSStruct )$/;"	f
NDEF_WriteURI	M24SR/src/lib_NDEF_URI.c	/^uint16_t NDEF_WriteURI ( sURI_Info *pURI)$/;"	f
NDEF_WriteVcard	M24SR/src/lib_NDEF_Vcard.c	/^uint16_t NDEF_WriteVcard ( sVcardInfo *pVcardStruct )$/;"	f
NMI_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^NMI_Handler$/;"	l
NVIC	CMSIS/Include/core_cm0.h	461;"	d
NVIC	CMSIS/Include/core_cm3.h	854;"	d
NVIC	CMSIS/Include/core_cm4.h	990;"	d
NVIC_BASE	CMSIS/Include/core_cm0.h	456;"	d
NVIC_BASE	CMSIS/Include/core_cm3.h	848;"	d
NVIC_BASE	CMSIS/Include/core_cm4.h	984;"	d
NVIC_ClearPendingIRQ	CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DecodePriority	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_EncodePriority	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetActive	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CMSIS/Include/core_cm0.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CMSIS/Include/core_cm0.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_GetPriorityGrouping	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_IRQChannel	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	/^  uint8_t NVIC_IRQChannel;             \/*!< Specifies the IRQ channel to be enabled or disabled.$/;"	m	struct:__anon35
NVIC_IRQChannelCmd	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	/^  FunctionalState NVIC_IRQChannelCmd;  \/*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel$/;"	m	struct:__anon35
NVIC_IRQChannelPriority	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	/^  uint8_t NVIC_IRQChannelPriority;     \/*!< Specifies the priority level for the IRQ channel specified$/;"	m	struct:__anon35
NVIC_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_misc.c	/^void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)$/;"	f
NVIC_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	/^} NVIC_InitTypeDef;$/;"	t	typeref:struct:__anon35
NVIC_LP_SEVONPEND	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	87;"	d
NVIC_LP_SLEEPDEEP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	88;"	d
NVIC_LP_SLEEPONEXIT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	89;"	d
NVIC_STIR_INTID_Msk	CMSIS/Include/core_cm3.h	293;"	d
NVIC_STIR_INTID_Msk	CMSIS/Include/core_cm4.h	322;"	d
NVIC_STIR_INTID_Pos	CMSIS/Include/core_cm3.h	292;"	d
NVIC_STIR_INTID_Pos	CMSIS/Include/core_cm4.h	321;"	d
NVIC_SetPendingIRQ	CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SetPriorityGrouping	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemLPConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_misc.c	/^void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)$/;"	f
NVIC_SystemReset	CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CMSIS/Include/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon172
NVIC_Type	CMSIS/Include/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon156
NVIC_Type	CMSIS/Include/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon87
NbOfRecordInSPPayload	M24SR/inc/lib_NDEF.h	/^	uint8_t NbOfRecordInSPPayload;$/;"	m	struct:__anon19
Nby2	CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon121
Nby2	CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon122
Nby2	CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon123
NonMaskableInt_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                                *\/$/;"	e	enum:IRQn
NumberCCByte	M24SR/inc/lib_TagType4.h	/^	uint16_t NumberCCByte;$/;"	m	struct:__anon16
OAR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t OAR1;     \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	m	struct:__anon69
OAR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t OAR2;     \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	m	struct:__anon69
OB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	758;"	d
OBJS	Makefile	/^OBJS = $(SRCS:.c=.o)$/;"	m
OBR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t OBR;          \/*!<FLASH option bytes register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon65
OB_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	705;"	d
OB_BOOT1_RESET	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	199;"	d
OB_BOOT1_SET	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	200;"	d
OB_IWDG_HW	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	164;"	d
OB_IWDG_SW	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	163;"	d
OB_RDP_Level_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	147;"	d
OB_RDP_Level_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	148;"	d
OB_RDP_RDP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1401;"	d
OB_RDP_nRDP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1402;"	d
OB_SRAM_PARITY_RESET	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	225;"	d
OB_SRAM_PARITY_SET	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	224;"	d
OB_STDBY_NoRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	187;"	d
OB_STDBY_RST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	188;"	d
OB_STOP_NoRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	175;"	d
OB_STOP_RST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	176;"	d
OB_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} OB_TypeDef;$/;"	t	typeref:struct:__anon66
OB_USER_USER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1405;"	d
OB_USER_nUSER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1406;"	d
OB_VDDA_ANALOG_OFF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	212;"	d
OB_VDDA_ANALOG_ON	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	211;"	d
OB_WRP0_WRP0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1409;"	d
OB_WRP0_nWRP0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1410;"	d
OB_WRP1_WRP1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1413;"	d
OB_WRP1_nWRP1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1414;"	d
OB_WRP_AllPages	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	132;"	d
OB_WRP_Pages0to3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	115;"	d
OB_WRP_Pages12to15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	118;"	d
OB_WRP_Pages16to19	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	119;"	d
OB_WRP_Pages20to23	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	120;"	d
OB_WRP_Pages24to27	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	121;"	d
OB_WRP_Pages28to31	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	122;"	d
OB_WRP_Pages32to35	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	123;"	d
OB_WRP_Pages36to39	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	124;"	d
OB_WRP_Pages40to43	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	125;"	d
OB_WRP_Pages44to47	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	126;"	d
OB_WRP_Pages48to51	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	127;"	d
OB_WRP_Pages4to7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	116;"	d
OB_WRP_Pages52to55	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	128;"	d
OB_WRP_Pages56to59	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	129;"	d
OB_WRP_Pages60to63	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	130;"	d
OB_WRP_Pages8to11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	117;"	d
ODR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t ODR;          \/*!< GPIO port output data register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon67
OPTKEYR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t OPTKEYR;      \/*!<FLASH OPT key register,                        Address offset: 0x08 *\/$/;"	m	struct:__anon65
OR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t OR;              \/*!< TIM option register,                         Address offset: 0x50 *\/$/;"	m	struct:__anon75
ORG	M24SR/inc/lib_NDEF_Vcard.h	59;"	d
ORG_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	77;"	d
OSPEEDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t OSPEEDR;      \/*!< GPIO port output speed register,                          Address offset: 0x08 *\/$/;"	m	struct:__anon67
OTYPER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t OTYPER;       \/*!< GPIO port output type register,                           Address offset: 0x04 *\/$/;"	m	struct:__anon67
OpenNDEFSession	M24SR/inc/lib_wrapper.h	42;"	d
Org	M24SR/inc/lib_NDEF_Vcard.h	/^	char Org[80];$/;"	m	struct:__anon15
P1	M24SR/inc/drv_M24SR.h	/^  uint8_t P1;   \/* Selection Mode *\/$/;"	m	struct:__anon9
P2	M24SR/inc/drv_M24SR.h	/^  uint8_t P2;   \/* Selection Option *\/$/;"	m	struct:__anon9
PCLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t PCLK_Frequency;$/;"	m	struct:__anon31
PECR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t PECR;     \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon69
PERIPH_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	662;"	d
PFR	CMSIS/Include/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon157
PFR	CMSIS/Include/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon88
PI	CMSIS/Include/arm_math.h	283;"	d
PORT	CMSIS/Include/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon160	typeref:union:__anon160::__anon161
PORT	CMSIS/Include/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon91	typeref:union:__anon91::__anon92
PR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t PR;           \/*!<EXTI Pending register,                                    Address offset: 0x14 *\/$/;"	m	struct:__anon64
PR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon70
PRER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t PRER;       \/*!< RTC prescaler register,                                   Address offset: 0x10 *\/$/;"	m	struct:__anon73
PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t PSC;             \/*!< TIM prescaler register,                      Address offset: 0x28 *\/$/;"	m	struct:__anon75
PUPDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t PUPDR;        \/*!< GPIO port pull-up\/pull-down register,                     Address offset: 0x0C *\/$/;"	m	struct:__anon67
PVD_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^PVD_IRQHandler$/;"	l
PVD_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^PVD_IRQHandler$/;"	l
PVD_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detect Interrupt                  *\/$/;"	e	enum:IRQn
PWR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	734;"	d
PWR_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	680;"	d
PWR_BackupAccessCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_BackupAccessCmd(FunctionalState NewState)$/;"	f
PWR_CR_CSBF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1856;"	d
PWR_CR_CWUF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1855;"	d
PWR_CR_DBP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1874;"	d
PWR_CR_LPSDSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1853;"	d
PWR_CR_PDDS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1854;"	d
PWR_CR_PLS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1859;"	d
PWR_CR_PLS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1860;"	d
PWR_CR_PLS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1861;"	d
PWR_CR_PLS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1862;"	d
PWR_CR_PLS_LEV0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1865;"	d
PWR_CR_PLS_LEV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1866;"	d
PWR_CR_PLS_LEV2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1867;"	d
PWR_CR_PLS_LEV3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1868;"	d
PWR_CR_PLS_LEV4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1869;"	d
PWR_CR_PLS_LEV5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1870;"	d
PWR_CR_PLS_LEV6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1871;"	d
PWR_CR_PLS_LEV7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1872;"	d
PWR_CR_PVDE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1857;"	d
PWR_CSR_EWUP1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1882;"	d
PWR_CSR_EWUP2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1883;"	d
PWR_CSR_PVDO	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1879;"	d
PWR_CSR_SBF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1878;"	d
PWR_CSR_VREFINTRDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1880;"	d
PWR_CSR_WUF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1877;"	d
PWR_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_ClearFlag(uint32_t PWR_FLAG)$/;"	f
PWR_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_DeInit(void)$/;"	f
PWR_EnterSTANDBYMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_EnterSTANDBYMode(void)$/;"	f
PWR_EnterSTOPMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)$/;"	f
PWR_EnterSleepMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry)$/;"	f
PWR_FLAG_PVDO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	132;"	d
PWR_FLAG_SB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	131;"	d
PWR_FLAG_VREFINTRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	133;"	d
PWR_FLAG_WU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	130;"	d
PWR_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)$/;"	f
PWR_PVDCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_PVDCmd(FunctionalState NewState)$/;"	f
PWR_PVDLevelConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)$/;"	f
PWR_PVDLevel_0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	60;"	d
PWR_PVDLevel_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	61;"	d
PWR_PVDLevel_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	62;"	d
PWR_PVDLevel_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	63;"	d
PWR_PVDLevel_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	64;"	d
PWR_PVDLevel_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	65;"	d
PWR_PVDLevel_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	66;"	d
PWR_PVDLevel_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	67;"	d
PWR_Regulator_LowPower	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	95;"	d
PWR_Regulator_ON	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	94;"	d
PWR_SLEEPEntry_WFE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	107;"	d
PWR_SLEEPEntry_WFI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	106;"	d
PWR_STOPEntry_WFE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	119;"	d
PWR_STOPEntry_WFI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	118;"	d
PWR_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon71
PWR_WakeUpPinCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_pwr.c	/^void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState)$/;"	f
PWR_WakeUpPin_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	81;"	d
PWR_WakeUpPin_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	82;"	d
PakageName	M24SR/inc/lib_NDEF_AAR.h	/^	char PakageName[80];$/;"	m	struct:__anon1
PayloadBufferAdd	M24SR/inc/lib_NDEF.h	/^	uint32_t PayloadBufferAdd;    \/* add where payload content has been stored *\/$/;"	m	struct:__anon19
PayloadLength0	M24SR/inc/lib_NDEF.h	/^	uint8_t PayloadLength0;$/;"	m	struct:__anon19
PayloadLength1	M24SR/inc/lib_NDEF.h	/^	uint8_t PayloadLength1;$/;"	m	struct:__anon19
PayloadLength2	M24SR/inc/lib_NDEF.h	/^	uint8_t PayloadLength2;$/;"	m	struct:__anon19
PayloadLength3	M24SR/inc/lib_NDEF.h	/^	uint8_t PayloadLength3;$/;"	m	struct:__anon19
PayloadOffset	M24SR/inc/lib_NDEF.h	/^	uint16_t PayloadOffset;$/;"	m	struct:__anon19
PendSV_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^PendSV_Handler$/;"	l
PendSV_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M0 Pend SV Interrupt                          *\/$/;"	e	enum:IRQn
PhoneNumber	M24SR/inc/lib_NDEF_SMS.h	/^	char PhoneNumber[16];$/;"	m	struct:__anon20
Q	CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon164::__anon165
Q	CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon168::__anon169
Q	CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon148::__anon149
Q	CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon152::__anon153
Q	CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon79::__anon80
Q	CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon83::__anon84
RASR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon162
RASR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon93
RASR_A1	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon162
RASR_A1	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon93
RASR_A2	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon162
RASR_A2	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon93
RASR_A3	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon162
RASR_A3	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon93
RBAR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon162
RBAR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon93
RBAR_A1	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon162
RBAR_A1	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon93
RBAR_A2	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon162
RBAR_A2	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon93
RBAR_A3	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon162
RBAR_A3	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon93
RCC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	759;"	d
RCC_ADCCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK)$/;"	f
RCC_ADCCLK_HSI14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	213;"	d
RCC_ADCCLK_PCLK_Div2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	214;"	d
RCC_ADCCLK_PCLK_Div4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	215;"	d
RCC_AHBENR_CRCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2056;"	d
RCC_AHBENR_DMA1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2053;"	d
RCC_AHBENR_FLITFEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2055;"	d
RCC_AHBENR_GPIOAEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2057;"	d
RCC_AHBENR_GPIOBEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2058;"	d
RCC_AHBENR_GPIOCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2059;"	d
RCC_AHBENR_GPIODEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2060;"	d
RCC_AHBENR_GPIOFEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2061;"	d
RCC_AHBENR_SRAMEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2054;"	d
RCC_AHBENR_TSEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2062;"	d
RCC_AHBPeriphClockCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)$/;"	f
RCC_AHBPeriphResetCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)$/;"	f
RCC_AHBPeriph_CRC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	343;"	d
RCC_AHBPeriph_DMA1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	346;"	d
RCC_AHBPeriph_FLITF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	344;"	d
RCC_AHBPeriph_GPIOA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	337;"	d
RCC_AHBPeriph_GPIOB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	338;"	d
RCC_AHBPeriph_GPIOC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	339;"	d
RCC_AHBPeriph_GPIOD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	340;"	d
RCC_AHBPeriph_GPIOF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	341;"	d
RCC_AHBPeriph_SRAM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	345;"	d
RCC_AHBPeriph_TS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	342;"	d
RCC_AHBRSTR_GPIOARST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2125;"	d
RCC_AHBRSTR_GPIOBRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2126;"	d
RCC_AHBRSTR_GPIOCRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2127;"	d
RCC_AHBRSTR_GPIODRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2128;"	d
RCC_AHBRSTR_GPIOFRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2129;"	d
RCC_AHBRSTR_TSRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2130;"	d
RCC_APB1ENR_CECEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2087;"	d
RCC_APB1ENR_DACEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2086;"	d
RCC_APB1ENR_I2C1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2083;"	d
RCC_APB1ENR_I2C2EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2084;"	d
RCC_APB1ENR_PWREN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2085;"	d
RCC_APB1ENR_SPI2EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2081;"	d
RCC_APB1ENR_TIM14EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2079;"	d
RCC_APB1ENR_TIM2EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2076;"	d
RCC_APB1ENR_TIM3EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2077;"	d
RCC_APB1ENR_TIM6EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2078;"	d
RCC_APB1ENR_USART2EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2082;"	d
RCC_APB1ENR_WWDGEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2080;"	d
RCC_APB1PeriphClockCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f
RCC_APB1PeriphResetCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f
RCC_APB1Periph_CEC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	390;"	d
RCC_APB1Periph_DAC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	389;"	d
RCC_APB1Periph_I2C1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	386;"	d
RCC_APB1Periph_I2C2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	387;"	d
RCC_APB1Periph_PWR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	388;"	d
RCC_APB1Periph_SPI2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	384;"	d
RCC_APB1Periph_TIM14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	382;"	d
RCC_APB1Periph_TIM2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	379;"	d
RCC_APB1Periph_TIM3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	380;"	d
RCC_APB1Periph_TIM6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	381;"	d
RCC_APB1Periph_USART2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	385;"	d
RCC_APB1Periph_WWDG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	383;"	d
RCC_APB1RSTR_CECRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2050;"	d
RCC_APB1RSTR_DACRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2049;"	d
RCC_APB1RSTR_I2C1RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2046;"	d
RCC_APB1RSTR_I2C2RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2047;"	d
RCC_APB1RSTR_PWRRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2048;"	d
RCC_APB1RSTR_SPI2RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2044;"	d
RCC_APB1RSTR_TIM14RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2042;"	d
RCC_APB1RSTR_TIM2RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2039;"	d
RCC_APB1RSTR_TIM3RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2040;"	d
RCC_APB1RSTR_TIM6RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2041;"	d
RCC_APB1RSTR_USART2RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2045;"	d
RCC_APB1RSTR_WWDGRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2043;"	d
RCC_APB2ENR_ADC1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2066;"	d
RCC_APB2ENR_DBGMCUEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2073;"	d
RCC_APB2ENR_SPI1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2068;"	d
RCC_APB2ENR_SYSCFGEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2065;"	d
RCC_APB2ENR_TIM15EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2070;"	d
RCC_APB2ENR_TIM16EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2071;"	d
RCC_APB2ENR_TIM17EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2072;"	d
RCC_APB2ENR_TIM1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2067;"	d
RCC_APB2ENR_USART1EN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2069;"	d
RCC_APB2PeriphClockCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f
RCC_APB2PeriphResetCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f
RCC_APB2Periph_ADC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	360;"	d
RCC_APB2Periph_DBGMCU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	367;"	d
RCC_APB2Periph_SPI1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	362;"	d
RCC_APB2Periph_SYSCFG	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	359;"	d
RCC_APB2Periph_TIM1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	361;"	d
RCC_APB2Periph_TIM15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	364;"	d
RCC_APB2Periph_TIM16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	365;"	d
RCC_APB2Periph_TIM17	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	366;"	d
RCC_APB2Periph_USART1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	363;"	d
RCC_APB2RSTR_ADC1RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2029;"	d
RCC_APB2RSTR_DBGMCURST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2036;"	d
RCC_APB2RSTR_SPI1RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2031;"	d
RCC_APB2RSTR_SYSCFGRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2028;"	d
RCC_APB2RSTR_TIM15RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2033;"	d
RCC_APB2RSTR_TIM16RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2034;"	d
RCC_APB2RSTR_TIM17RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2035;"	d
RCC_APB2RSTR_TIM1RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2030;"	d
RCC_APB2RSTR_USART1RST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2032;"	d
RCC_AdjustHSI14CalibrationValue	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_AdjustHSI14CalibrationValue(uint8_t HSI14CalibrationValue)$/;"	f
RCC_AdjustHSICalibrationValue	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)$/;"	f
RCC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	703;"	d
RCC_BDCR_BDRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2109;"	d
RCC_BDCR_LSEBYP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2092;"	d
RCC_BDCR_LSEDRV	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2094;"	d
RCC_BDCR_LSEDRV_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2095;"	d
RCC_BDCR_LSEDRV_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2096;"	d
RCC_BDCR_LSEON	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2090;"	d
RCC_BDCR_LSERDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2091;"	d
RCC_BDCR_RTCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2108;"	d
RCC_BDCR_RTCSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2098;"	d
RCC_BDCR_RTCSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2099;"	d
RCC_BDCR_RTCSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2100;"	d
RCC_BDCR_RTCSEL_HSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2106;"	d
RCC_BDCR_RTCSEL_LSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2104;"	d
RCC_BDCR_RTCSEL_LSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2105;"	d
RCC_BDCR_RTCSEL_NOCLOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2103;"	d
RCC_BackupResetCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_BackupResetCmd(FunctionalState NewState)$/;"	f
RCC_CECCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_CECCLKConfig(uint32_t RCC_CECCLK)$/;"	f
RCC_CECCLK_HSI_Div244	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	228;"	d
RCC_CECCLK_LSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	229;"	d
RCC_CFGR2_PREDIV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2134;"	d
RCC_CFGR2_PREDIV1_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2135;"	d
RCC_CFGR2_PREDIV1_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2136;"	d
RCC_CFGR2_PREDIV1_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2137;"	d
RCC_CFGR2_PREDIV1_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2138;"	d
RCC_CFGR2_PREDIV1_DIV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2140;"	d
RCC_CFGR2_PREDIV1_DIV10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2149;"	d
RCC_CFGR2_PREDIV1_DIV11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2150;"	d
RCC_CFGR2_PREDIV1_DIV12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2151;"	d
RCC_CFGR2_PREDIV1_DIV13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2152;"	d
RCC_CFGR2_PREDIV1_DIV14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2153;"	d
RCC_CFGR2_PREDIV1_DIV15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2154;"	d
RCC_CFGR2_PREDIV1_DIV16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2155;"	d
RCC_CFGR2_PREDIV1_DIV2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2141;"	d
RCC_CFGR2_PREDIV1_DIV3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2142;"	d
RCC_CFGR2_PREDIV1_DIV4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2143;"	d
RCC_CFGR2_PREDIV1_DIV5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2144;"	d
RCC_CFGR2_PREDIV1_DIV6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2145;"	d
RCC_CFGR2_PREDIV1_DIV7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2146;"	d
RCC_CFGR2_PREDIV1_DIV8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2147;"	d
RCC_CFGR2_PREDIV1_DIV9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2148;"	d
RCC_CFGR3_ADCSW	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2165;"	d
RCC_CFGR3_CECSW	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2164;"	d
RCC_CFGR3_I2C1SW	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2163;"	d
RCC_CFGR3_USART1SW	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2159;"	d
RCC_CFGR3_USART1SW_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2160;"	d
RCC_CFGR3_USART1SW_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2161;"	d
RCC_CFGR_ADCPRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1952;"	d
RCC_CFGR_ADCPRE_DIV2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1954;"	d
RCC_CFGR_ADCPRE_DIV4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1955;"	d
RCC_CFGR_HPRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1923;"	d
RCC_CFGR_HPRE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1924;"	d
RCC_CFGR_HPRE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1925;"	d
RCC_CFGR_HPRE_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1926;"	d
RCC_CFGR_HPRE_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1927;"	d
RCC_CFGR_HPRE_DIV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1929;"	d
RCC_CFGR_HPRE_DIV128	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1935;"	d
RCC_CFGR_HPRE_DIV16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1933;"	d
RCC_CFGR_HPRE_DIV2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1930;"	d
RCC_CFGR_HPRE_DIV256	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1936;"	d
RCC_CFGR_HPRE_DIV4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1931;"	d
RCC_CFGR_HPRE_DIV512	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1937;"	d
RCC_CFGR_HPRE_DIV64	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1934;"	d
RCC_CFGR_HPRE_DIV8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1932;"	d
RCC_CFGR_MCO	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1991;"	d
RCC_CFGR_MCO_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1992;"	d
RCC_CFGR_MCO_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1993;"	d
RCC_CFGR_MCO_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1994;"	d
RCC_CFGR_MCO_HSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2002;"	d
RCC_CFGR_MCO_HSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2001;"	d
RCC_CFGR_MCO_HSI14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1997;"	d
RCC_CFGR_MCO_LSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1999;"	d
RCC_CFGR_MCO_LSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1998;"	d
RCC_CFGR_MCO_NOCLOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1996;"	d
RCC_CFGR_MCO_PLL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2003;"	d
RCC_CFGR_MCO_SYSCLK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2000;"	d
RCC_CFGR_PLLMULL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1962;"	d
RCC_CFGR_PLLMULL10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1982;"	d
RCC_CFGR_PLLMULL11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1983;"	d
RCC_CFGR_PLLMULL12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1984;"	d
RCC_CFGR_PLLMULL13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1985;"	d
RCC_CFGR_PLLMULL14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1986;"	d
RCC_CFGR_PLLMULL15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1987;"	d
RCC_CFGR_PLLMULL16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1988;"	d
RCC_CFGR_PLLMULL2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1974;"	d
RCC_CFGR_PLLMULL3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1975;"	d
RCC_CFGR_PLLMULL4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1976;"	d
RCC_CFGR_PLLMULL5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1977;"	d
RCC_CFGR_PLLMULL6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1978;"	d
RCC_CFGR_PLLMULL7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1979;"	d
RCC_CFGR_PLLMULL8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1980;"	d
RCC_CFGR_PLLMULL9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1981;"	d
RCC_CFGR_PLLMULL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1963;"	d
RCC_CFGR_PLLMULL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1964;"	d
RCC_CFGR_PLLMULL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1965;"	d
RCC_CFGR_PLLMULL_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1966;"	d
RCC_CFGR_PLLSRC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1957;"	d
RCC_CFGR_PLLSRC_HSI_Div2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1968;"	d
RCC_CFGR_PLLSRC_PREDIV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1969;"	d
RCC_CFGR_PLLXTPRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1959;"	d
RCC_CFGR_PLLXTPRE_PREDIV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1971;"	d
RCC_CFGR_PLLXTPRE_PREDIV1_Div2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1972;"	d
RCC_CFGR_PPRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1940;"	d
RCC_CFGR_PPRE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1941;"	d
RCC_CFGR_PPRE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1942;"	d
RCC_CFGR_PPRE_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1943;"	d
RCC_CFGR_PPRE_DIV1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1945;"	d
RCC_CFGR_PPRE_DIV16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1949;"	d
RCC_CFGR_PPRE_DIV2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1946;"	d
RCC_CFGR_PPRE_DIV4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1947;"	d
RCC_CFGR_PPRE_DIV8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1948;"	d
RCC_CFGR_SW	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1905;"	d
RCC_CFGR_SWS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1914;"	d
RCC_CFGR_SWS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1915;"	d
RCC_CFGR_SWS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1916;"	d
RCC_CFGR_SWS_HSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1919;"	d
RCC_CFGR_SWS_HSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1918;"	d
RCC_CFGR_SWS_PLL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1920;"	d
RCC_CFGR_SW_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1906;"	d
RCC_CFGR_SW_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1907;"	d
RCC_CFGR_SW_HSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1910;"	d
RCC_CFGR_SW_HSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1909;"	d
RCC_CFGR_SW_PLL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1911;"	d
RCC_CIR_CSSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2025;"	d
RCC_CIR_CSSF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2012;"	d
RCC_CIR_HSERDYC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2022;"	d
RCC_CIR_HSERDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2009;"	d
RCC_CIR_HSERDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2016;"	d
RCC_CIR_HSI14RDYC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2024;"	d
RCC_CIR_HSI14RDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2011;"	d
RCC_CIR_HSI14RDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2018;"	d
RCC_CIR_HSIRDYC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2021;"	d
RCC_CIR_HSIRDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2008;"	d
RCC_CIR_HSIRDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2015;"	d
RCC_CIR_LSERDYC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2020;"	d
RCC_CIR_LSERDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2007;"	d
RCC_CIR_LSERDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2014;"	d
RCC_CIR_LSIRDYC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2019;"	d
RCC_CIR_LSIRDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2006;"	d
RCC_CIR_LSIRDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2013;"	d
RCC_CIR_PLLRDYC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2023;"	d
RCC_CIR_PLLRDYF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2010;"	d
RCC_CIR_PLLRDYIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2017;"	d
RCC_CR2_HSI14CAL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2172;"	d
RCC_CR2_HSI14DIS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2170;"	d
RCC_CR2_HSI14ON	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2168;"	d
RCC_CR2_HSI14RDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2169;"	d
RCC_CR2_HSI14TRIM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2171;"	d
RCC_CR_CSSON	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1899;"	d
RCC_CR_HSEBYP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1898;"	d
RCC_CR_HSEON	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1896;"	d
RCC_CR_HSERDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1897;"	d
RCC_CR_HSICAL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1895;"	d
RCC_CR_HSION	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1892;"	d
RCC_CR_HSIRDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1893;"	d
RCC_CR_HSITRIM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1894;"	d
RCC_CR_PLLON	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1900;"	d
RCC_CR_PLLRDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	1901;"	d
RCC_CSR_IWDGRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2120;"	d
RCC_CSR_LPWRRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2122;"	d
RCC_CSR_LSION	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2112;"	d
RCC_CSR_LSIRDY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2113;"	d
RCC_CSR_OBL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2116;"	d
RCC_CSR_PINRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2117;"	d
RCC_CSR_PORRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2118;"	d
RCC_CSR_RMVF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2115;"	d
RCC_CSR_SFTRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2119;"	d
RCC_CSR_V18PWRRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2114;"	d
RCC_CSR_WWDGRSTF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2121;"	d
RCC_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_ClearFlag(void)$/;"	f
RCC_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_ClearITPendingBit(uint8_t RCC_IT)$/;"	f
RCC_ClockSecuritySystemCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_ClockSecuritySystemCmd(FunctionalState NewState)$/;"	f
RCC_ClocksTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^}RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon31
RCC_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_DeInit(void)$/;"	f
RCC_FLAG_HSERDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	422;"	d
RCC_FLAG_HSI14RDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	434;"	d
RCC_FLAG_HSIRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	421;"	d
RCC_FLAG_IWDGRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	431;"	d
RCC_FLAG_LPWRRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	433;"	d
RCC_FLAG_LSERDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	424;"	d
RCC_FLAG_LSIRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	425;"	d
RCC_FLAG_OBLRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	427;"	d
RCC_FLAG_PINRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	428;"	d
RCC_FLAG_PLLRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	423;"	d
RCC_FLAG_PORRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	429;"	d
RCC_FLAG_SFTRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	430;"	d
RCC_FLAG_V18PWRRSTF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	426;"	d
RCC_FLAG_WWDGRST	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	432;"	d
RCC_GetClocksFreq	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)$/;"	f
RCC_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)$/;"	f
RCC_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^ITStatus RCC_GetITStatus(uint8_t RCC_IT)$/;"	f
RCC_GetSYSCLKSource	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^uint8_t RCC_GetSYSCLKSource(void)$/;"	f
RCC_HCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_HCLKConfig(uint32_t RCC_SYSCLK)$/;"	f
RCC_HCLK_Div1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	197;"	d
RCC_HCLK_Div16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	201;"	d
RCC_HCLK_Div2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	198;"	d
RCC_HCLK_Div4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	199;"	d
RCC_HCLK_Div8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	200;"	d
RCC_HSEConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_HSEConfig(uint8_t RCC_HSE)$/;"	f
RCC_HSE_Bypass	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	73;"	d
RCC_HSE_OFF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	71;"	d
RCC_HSE_ON	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	72;"	d
RCC_HSI14ADCRequestCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_HSI14ADCRequestCmd(FunctionalState NewState)$/;"	f
RCC_HSI14Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_HSI14Cmd(FunctionalState NewState)$/;"	f
RCC_HSICmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_HSICmd(FunctionalState NewState)$/;"	f
RCC_I2C1CLK_HSI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	241;"	d
RCC_I2C1CLK_SYSCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	242;"	d
RCC_I2CCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK)$/;"	f
RCC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^RCC_IRQHandler$/;"	l
RCC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^RCC_IRQHandler$/;"	l
RCC_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  RCC_IRQn                    = 4,      \/*!< RCC Interrupt                                           *\/$/;"	e	enum:IRQn
RCC_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)$/;"	f
RCC_IT_CSS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	276;"	d
RCC_IT_HSERDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	273;"	d
RCC_IT_HSI14RDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	275;"	d
RCC_IT_HSIRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	272;"	d
RCC_IT_LSERDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	271;"	d
RCC_IT_LSIRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	270;"	d
RCC_IT_PLLRDY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	274;"	d
RCC_LSEConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_LSEConfig(uint32_t RCC_LSE)$/;"	f
RCC_LSEDriveConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive)$/;"	f
RCC_LSEDrive_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	326;"	d
RCC_LSEDrive_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	323;"	d
RCC_LSEDrive_MediumHigh	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	325;"	d
RCC_LSEDrive_MediumLow	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	324;"	d
RCC_LSE_Bypass	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	297;"	d
RCC_LSE_OFF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	295;"	d
RCC_LSE_ON	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	296;"	d
RCC_LSICmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_LSICmd(FunctionalState NewState)$/;"	f
RCC_MCOConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_MCOConfig(uint8_t RCC_MCOSource)$/;"	f
RCC_MCOSource_HSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	407;"	d
RCC_MCOSource_HSI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	406;"	d
RCC_MCOSource_HSI14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	402;"	d
RCC_MCOSource_LSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	404;"	d
RCC_MCOSource_LSI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	403;"	d
RCC_MCOSource_NoClock	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	401;"	d
RCC_MCOSource_PLLCLK_Div2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	408;"	d
RCC_MCOSource_SYSCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	405;"	d
RCC_PCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_PCLKConfig(uint32_t RCC_HCLK)$/;"	f
RCC_PLLCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_PLLCmd(FunctionalState NewState)$/;"	f
RCC_PLLConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)$/;"	f
RCC_PLLMul_10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	106;"	d
RCC_PLLMul_11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	107;"	d
RCC_PLLMul_12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	108;"	d
RCC_PLLMul_13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	109;"	d
RCC_PLLMul_14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	110;"	d
RCC_PLLMul_15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	111;"	d
RCC_PLLMul_16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	112;"	d
RCC_PLLMul_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	98;"	d
RCC_PLLMul_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	99;"	d
RCC_PLLMul_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	100;"	d
RCC_PLLMul_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	101;"	d
RCC_PLLMul_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	102;"	d
RCC_PLLMul_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	103;"	d
RCC_PLLMul_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	104;"	d
RCC_PLLMul_9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	105;"	d
RCC_PLLSource_HSI_Div2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	85;"	d
RCC_PLLSource_PREDIV1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	86;"	d
RCC_PREDIV1Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div)$/;"	f
RCC_PREDIV1_Div1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	128;"	d
RCC_PREDIV1_Div10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	137;"	d
RCC_PREDIV1_Div11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	138;"	d
RCC_PREDIV1_Div12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	139;"	d
RCC_PREDIV1_Div13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	140;"	d
RCC_PREDIV1_Div14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	141;"	d
RCC_PREDIV1_Div15	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	142;"	d
RCC_PREDIV1_Div16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	143;"	d
RCC_PREDIV1_Div2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	129;"	d
RCC_PREDIV1_Div3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	130;"	d
RCC_PREDIV1_Div4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	131;"	d
RCC_PREDIV1_Div5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	132;"	d
RCC_PREDIV1_Div6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	133;"	d
RCC_PREDIV1_Div7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	134;"	d
RCC_PREDIV1_Div8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	135;"	d
RCC_PREDIV1_Div9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	136;"	d
RCC_RTCCLKCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_RTCCLKCmd(FunctionalState NewState)$/;"	f
RCC_RTCCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)$/;"	f
RCC_RTCCLKSource_HSE_Div32	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	310;"	d
RCC_RTCCLKSource_LSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	308;"	d
RCC_RTCCLKSource_LSI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	309;"	d
RCC_SYSCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)$/;"	f
RCC_SYSCLKSource_HSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	162;"	d
RCC_SYSCLKSource_HSI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	161;"	d
RCC_SYSCLKSource_PLLCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	163;"	d
RCC_SYSCLK_Div1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	175;"	d
RCC_SYSCLK_Div128	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	181;"	d
RCC_SYSCLK_Div16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	179;"	d
RCC_SYSCLK_Div2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	176;"	d
RCC_SYSCLK_Div256	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	182;"	d
RCC_SYSCLK_Div4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	177;"	d
RCC_SYSCLK_Div512	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	183;"	d
RCC_SYSCLK_Div64	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	180;"	d
RCC_SYSCLK_Div8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	178;"	d
RCC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon72
RCC_USART1CLK_HSI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	257;"	d
RCC_USART1CLK_LSE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	256;"	d
RCC_USART1CLK_PCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	254;"	d
RCC_USART1CLK_SYSCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	255;"	d
RCC_USARTCLKConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK)$/;"	f
RCC_WaitForHSEStartUp	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c	/^ErrorStatus RCC_WaitForHSEStartUp(void)$/;"	f
RCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t RCR;             \/*!< TIM  repetition counter register,            Address offset: 0x30 *\/$/;"	m	struct:__anon75
RDP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t RDP;          \/*!<FLASH option byte Read protection,             Address offset: 0x00 *\/$/;"	m	struct:__anon66
RDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t RDR;    \/*!< USART Receive Data register,              Address offset: 0x24 *\/$/;"	m	struct:__anon77
READ_PWD	M24SR/inc/drv_M24SR.h	59;"	d
RECALPF_TIMEOUT	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	249;"	d	file:
RECORD_FLAG_FIELD	M24SR/inc/lib_NDEF.h	49;"	d
RESERVED	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED;    \/*!< Reserved,                                                                  0x04 *\/$/;"	m	struct:__anon68
RESERVED	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED[6];  \/*!< Reserved,                                                                 0x14 *\/$/;"	m	struct:__anon60
RESERVED	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RESERVED;     \/*!< Reserved,                                                     0x18 *\/$/;"	m	struct:__anon65
RESERVED0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED0;  \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	m	struct:__anon73
RESERVED0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED0;       \/*!< Reserved,                                                    0x02 *\/$/;"	m	struct:__anon75
RESERVED0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED0;    \/*!< Reserved, 0x02                                                            *\/$/;"	m	struct:__anon74
RESERVED0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t RESERVED0;         \/*!< Reserved,                                                                 0x06 *\/$/;"	m	struct:__anon67
RESERVED0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t RESERVED0;         \/*!< Reserved,                                                     0x04 *\/$/;"	m	struct:__anon66
RESERVED0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint8_t   RESERVED0;    \/*!< Reserved,                                                    0x05 *\/$/;"	m	struct:__anon59
RESERVED0	CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon173
RESERVED0	CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon172
RESERVED0	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon158
RESERVED0	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon156
RESERVED0	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon157
RESERVED0	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon160
RESERVED0	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon89
RESERVED0	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon94
RESERVED0	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon87
RESERVED0	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon88
RESERVED0	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon91
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED1;    \/*!< Reserved,                                                                 0x30 *\/$/;"	m	struct:__anon60
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED1;  \/*!< Reserved,                                                 Address offset: 0x18 *\/$/;"	m	struct:__anon73
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RESERVED1; \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	m	struct:__anon76
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED1;       \/*!< Reserved,                                                    0x06 *\/$/;"	m	struct:__anon75
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED1;    \/*!< Reserved,                                                    0x06 *\/$/;"	m	struct:__anon59
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED1;    \/*!< Reserved, 0x06                                                            *\/$/;"	m	struct:__anon74
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED1;  \/*!< Reserved, 0x0E                                                 *\/  $/;"	m	struct:__anon77
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t RESERVED1;         \/*!< Reserved,                                                                 0x12 *\/$/;"	m	struct:__anon67
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t RESERVED1;         \/*!< Reserved,                                                     0x06 *\/$/;"	m	struct:__anon66
RESERVED1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint32_t   RESERVED1;       \/*!< Reserved,                                                                  0x18 *\/$/;"	m	struct:__anon55
RESERVED1	CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon173
RESERVED1	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon160
RESERVED1	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon158
RESERVED1	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon91
RESERVED10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED10;      \/*!< Reserved,                                                    0x2A *\/$/;"	m	struct:__anon75
RESERVED12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED12;      \/*!< Reserved,                                                    0x32 *\/$/;"	m	struct:__anon75
RESERVED17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED17;      \/*!< Reserved,                                                    0x26 *\/$/;"	m	struct:__anon75
RESERVED18	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED18;      \/*!< Reserved,                                                    0x4A *\/$/;"	m	struct:__anon75
RESERVED19	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED19;      \/*!< Reserved,                                                    0x4E *\/$/;"	m	struct:__anon75
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED2;  \/*!< Reserved,                                                 Address offset: 0x20 *\/$/;"	m	struct:__anon73
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RESERVED2; \/*!< Reserved,                                                 Address offset: 0x1C *\/$/;"	m	struct:__anon76
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED2;       \/*!< Reserved,                                                    0x0A *\/$/;"	m	struct:__anon75
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED2;    \/*!< Reserved, 0x0A                                                            *\/$/;"	m	struct:__anon74
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED2;  \/*!< Reserved, 0x12                                                 *\/$/;"	m	struct:__anon77
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t RESERVED2;         \/*!< Reserved,                                                                 0x16 *\/$/;"	m	struct:__anon67
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint32_t   RESERVED2;       \/*!< Reserved,                                                                  0x1C *\/$/;"	m	struct:__anon55
RESERVED2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint32_t  RESERVED2;    \/*!< Reserved,                                                    0x0C *\/$/;"	m	struct:__anon59
RESERVED2	CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon172
RESERVED2	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon160
RESERVED2	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon156
RESERVED2	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon91
RESERVED2	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon87
RESERVED20	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED20;      \/*!< Reserved,                                                    0x52 *\/$/;"	m	struct:__anon75
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED3;  \/*!< Reserved,                                                 Address offset: 0x48 *\/$/;"	m	struct:__anon73
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RESERVED3; \/*!< Reserved,                                                 Address offset: 0x24 *\/$/;"	m	struct:__anon76
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED3;       \/*!< Reserved,                                                    0x0E *\/$/;"	m	struct:__anon75
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED3;    \/*!< Reserved, 0x0E                                                            *\/$/;"	m	struct:__anon74
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED3;  \/*!< Reserved, 0x1A                                                 *\/$/;"	m	struct:__anon77
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t RESERVED3;         \/*!< Reserved,                                                                 0x2A *\/$/;"	m	struct:__anon67
RESERVED3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint32_t   RESERVED3;       \/*!< Reserved,                                                                  0x24 *\/$/;"	m	struct:__anon55
RESERVED3	CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon172
RESERVED3	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon156
RESERVED3	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon87
RESERVED4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^       uint32_t RESERVED4;  \/*!< Reserved,                                                 Address offset: 0x4C *\/$/;"	m	struct:__anon73
RESERVED4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RESERVED4; \/*!< Reserved,                                                 Address offset: 0x2C *\/$/;"	m	struct:__anon76
RESERVED4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED4;       \/*!< Reserved,                                                    0x12 *\/$/;"	m	struct:__anon75
RESERVED4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED4;    \/*!< Reserved, 0x12                                                            *\/$/;"	m	struct:__anon74
RESERVED4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED4;  \/*!< Reserved, 0x26                                                 *\/$/;"	m	struct:__anon77
RESERVED4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint32_t   RESERVED4[5];    \/*!< Reserved,                                                                  0x2C *\/$/;"	m	struct:__anon55
RESERVED4	CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon172
RESERVED4	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon156
RESERVED4	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon87
RESERVED5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED5;       \/*!< Reserved,                                                    0x16 *\/$/;"	m	struct:__anon75
RESERVED5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED5;    \/*!< Reserved, 0x16                                                            *\/$/;"	m	struct:__anon74
RESERVED5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED5;  \/*!< Reserved, 0x2A                                                 *\/$/;"	m	struct:__anon77
RESERVED5	CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon156
RESERVED5	CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon87
RESERVED6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED6;       \/*!< Reserved,                                                    0x1A *\/$/;"	m	struct:__anon75
RESERVED6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED6;    \/*!< Reserved, 0x1A                                                            *\/ $/;"	m	struct:__anon74
RESERVED7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED7;       \/*!< Reserved,                                                    0x1E *\/$/;"	m	struct:__anon75
RESERVED7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED7;    \/*!< Reserved, 0x1E                                                            *\/$/;"	m	struct:__anon74
RESERVED8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t      RESERVED8;       \/*!< Reserved,                                                    0x22 *\/$/;"	m	struct:__anon75
RESERVED8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  uint16_t  RESERVED8;    \/*!< Reserved, 0x22                                                            *\/    $/;"	m	struct:__anon74
RESET	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon52
RF_GPO	M24SR/inc/drv_M24SR.h	/^	RF_GPO= 0,$/;"	e	enum:__anon13
RLR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon70
RNR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon162
RNR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon93
RQR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t RQR;    \/*!< USART Request register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon77
RSERVED1	CMSIS/Include/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon172
RSERVED1	CMSIS/Include/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon156
RSERVED1	CMSIS/Include/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon87
RTC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	727;"	d
RTC_ALRMAR_DT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2279;"	d
RTC_ALRMAR_DT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2280;"	d
RTC_ALRMAR_DT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2281;"	d
RTC_ALRMAR_DU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2282;"	d
RTC_ALRMAR_DU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2283;"	d
RTC_ALRMAR_DU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2284;"	d
RTC_ALRMAR_DU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2285;"	d
RTC_ALRMAR_DU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2286;"	d
RTC_ALRMAR_HT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2289;"	d
RTC_ALRMAR_HT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2290;"	d
RTC_ALRMAR_HT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2291;"	d
RTC_ALRMAR_HU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2292;"	d
RTC_ALRMAR_HU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2293;"	d
RTC_ALRMAR_HU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2294;"	d
RTC_ALRMAR_HU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2295;"	d
RTC_ALRMAR_HU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2296;"	d
RTC_ALRMAR_MNT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2298;"	d
RTC_ALRMAR_MNT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2299;"	d
RTC_ALRMAR_MNT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2300;"	d
RTC_ALRMAR_MNT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2301;"	d
RTC_ALRMAR_MNU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2302;"	d
RTC_ALRMAR_MNU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2303;"	d
RTC_ALRMAR_MNU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2304;"	d
RTC_ALRMAR_MNU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2305;"	d
RTC_ALRMAR_MNU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2306;"	d
RTC_ALRMAR_MSK1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2307;"	d
RTC_ALRMAR_MSK2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2297;"	d
RTC_ALRMAR_MSK3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2287;"	d
RTC_ALRMAR_MSK4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2277;"	d
RTC_ALRMAR_PM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2288;"	d
RTC_ALRMAR_ST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2308;"	d
RTC_ALRMAR_ST_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2309;"	d
RTC_ALRMAR_ST_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2310;"	d
RTC_ALRMAR_ST_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2311;"	d
RTC_ALRMAR_SU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2312;"	d
RTC_ALRMAR_SU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2313;"	d
RTC_ALRMAR_SU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2314;"	d
RTC_ALRMAR_SU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2315;"	d
RTC_ALRMAR_SU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2316;"	d
RTC_ALRMAR_WDSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2278;"	d
RTC_ALRMASSR_MASKSS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2416;"	d
RTC_ALRMASSR_MASKSS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2417;"	d
RTC_ALRMASSR_MASKSS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2418;"	d
RTC_ALRMASSR_MASKSS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2419;"	d
RTC_ALRMASSR_MASKSS_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2420;"	d
RTC_ALRMASSR_SS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2421;"	d
RTC_AlarmCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)$/;"	f
RTC_AlarmDateWeekDay	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anon51
RTC_AlarmDateWeekDaySel	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint32_t RTC_AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anon51
RTC_AlarmDateWeekDaySel_Date	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	257;"	d
RTC_AlarmDateWeekDaySel_WeekDay	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	258;"	d
RTC_AlarmMask	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint32_t RTC_AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon51
RTC_AlarmMask_All	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	276;"	d
RTC_AlarmMask_DateWeekDay	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	272;"	d
RTC_AlarmMask_Hours	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	273;"	d
RTC_AlarmMask_Minutes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	274;"	d
RTC_AlarmMask_None	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	271;"	d
RTC_AlarmMask_Seconds	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	275;"	d
RTC_AlarmStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f
RTC_AlarmSubSecondConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint8_t RTC_AlarmSubSecondMask)$/;"	f
RTC_AlarmSubSecondMask_All	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	297;"	d
RTC_AlarmSubSecondMask_None	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	328;"	d
RTC_AlarmSubSecondMask_SS14	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	326;"	d
RTC_AlarmSubSecondMask_SS14_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	300;"	d
RTC_AlarmSubSecondMask_SS14_10	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	318;"	d
RTC_AlarmSubSecondMask_SS14_11	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	320;"	d
RTC_AlarmSubSecondMask_SS14_12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	322;"	d
RTC_AlarmSubSecondMask_SS14_13	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	324;"	d
RTC_AlarmSubSecondMask_SS14_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	302;"	d
RTC_AlarmSubSecondMask_SS14_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	304;"	d
RTC_AlarmSubSecondMask_SS14_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	306;"	d
RTC_AlarmSubSecondMask_SS14_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	308;"	d
RTC_AlarmSubSecondMask_SS14_6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	310;"	d
RTC_AlarmSubSecondMask_SS14_7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	312;"	d
RTC_AlarmSubSecondMask_SS14_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	314;"	d
RTC_AlarmSubSecondMask_SS14_9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	316;"	d
RTC_AlarmTime	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  RTC_TimeTypeDef RTC_AlarmTime;     \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon51
RTC_AlarmTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^}RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon51
RTC_Alarm_A	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	286;"	d
RTC_AsynchPrediv	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint32_t RTC_AsynchPrediv; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon48
RTC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	673;"	d
RTC_BKP0R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2424;"	d
RTC_BKP1R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2427;"	d
RTC_BKP2R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2430;"	d
RTC_BKP3R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2433;"	d
RTC_BKP4R	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2436;"	d
RTC_BKP_DR0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	601;"	d
RTC_BKP_DR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	602;"	d
RTC_BKP_DR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	603;"	d
RTC_BKP_DR3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	604;"	d
RTC_BKP_DR4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	605;"	d
RTC_Bcd2ToByte	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^static uint8_t RTC_Bcd2ToByte(uint8_t Value)$/;"	f	file:
RTC_BypassShadowCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_BypassShadowCmd(FunctionalState NewState)$/;"	f
RTC_ByteToBcd2	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^static uint8_t RTC_ByteToBcd2(uint8_t Value)$/;"	f	file:
RTC_CAL_CALM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2384;"	d
RTC_CAL_CALM_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2385;"	d
RTC_CAL_CALM_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2386;"	d
RTC_CAL_CALM_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2387;"	d
RTC_CAL_CALM_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2388;"	d
RTC_CAL_CALM_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2389;"	d
RTC_CAL_CALM_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2390;"	d
RTC_CAL_CALM_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2391;"	d
RTC_CAL_CALM_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2392;"	d
RTC_CAL_CALM_8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2393;"	d
RTC_CAL_CALP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2381;"	d
RTC_CAL_CALW16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2383;"	d
RTC_CAL_CALW8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2382;"	d
RTC_CR_ADD1H	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2247;"	d
RTC_CR_ALRAE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2251;"	d
RTC_CR_ALRAIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2249;"	d
RTC_CR_BCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2245;"	d
RTC_CR_BYPSHAD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2254;"	d
RTC_CR_CALSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2244;"	d
RTC_CR_COE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2239;"	d
RTC_CR_DCE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2252;"	d
RTC_CR_FMT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2253;"	d
RTC_CR_OSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2240;"	d
RTC_CR_OSEL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2241;"	d
RTC_CR_OSEL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2242;"	d
RTC_CR_POL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2243;"	d
RTC_CR_REFCKON	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2255;"	d
RTC_CR_SUB1H	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2246;"	d
RTC_CR_TSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2250;"	d
RTC_CR_TSEDGE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2256;"	d
RTC_CR_TSIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2248;"	d
RTC_CalibOutputCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_CalibOutputCmd(FunctionalState NewState)$/;"	f
RTC_CalibOutputConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)$/;"	f
RTC_CalibOutput_1Hz	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	400;"	d
RTC_CalibOutput_512Hz	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	399;"	d
RTC_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_ClearFlag(uint32_t RTC_FLAG)$/;"	f
RTC_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_ClearITPendingBit(uint32_t RTC_IT)$/;"	f
RTC_DR_DT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2229;"	d
RTC_DR_DT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2230;"	d
RTC_DR_DT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2231;"	d
RTC_DR_DU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2232;"	d
RTC_DR_DU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2233;"	d
RTC_DR_DU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2234;"	d
RTC_DR_DU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2235;"	d
RTC_DR_DU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2236;"	d
RTC_DR_MT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2223;"	d
RTC_DR_MU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2224;"	d
RTC_DR_MU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2225;"	d
RTC_DR_MU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2226;"	d
RTC_DR_MU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2227;"	d
RTC_DR_MU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2228;"	d
RTC_DR_RESERVED_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	239;"	d	file:
RTC_DR_WDU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2219;"	d
RTC_DR_WDU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2220;"	d
RTC_DR_WDU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2221;"	d
RTC_DR_WDU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2222;"	d
RTC_DR_YT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2209;"	d
RTC_DR_YT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2210;"	d
RTC_DR_YT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2211;"	d
RTC_DR_YT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2212;"	d
RTC_DR_YT_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2213;"	d
RTC_DR_YU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2214;"	d
RTC_DR_YU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2215;"	d
RTC_DR_YU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2216;"	d
RTC_DR_YU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2217;"	d
RTC_DR_YU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2218;"	d
RTC_Date	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anon50
RTC_DateStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)$/;"	f
RTC_DateTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^}RTC_DateTypeDef;$/;"	t	typeref:struct:__anon50
RTC_DayLightSavingConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)$/;"	f
RTC_DayLightSaving_ADD1H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	452;"	d
RTC_DayLightSaving_SUB1H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	451;"	d
RTC_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_DeInit(void)$/;"	f
RTC_EnterInitMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_EnterInitMode(void)$/;"	f
RTC_ExitInitMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_ExitInitMode(void)$/;"	f
RTC_FLAGS_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	242;"	d	file:
RTC_FLAG_ALRAF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	634;"	d
RTC_FLAG_INITF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	635;"	d
RTC_FLAG_INITS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	637;"	d
RTC_FLAG_RECALPF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	629;"	d
RTC_FLAG_RSF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	636;"	d
RTC_FLAG_SHPF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	638;"	d
RTC_FLAG_TAMP1F	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	631;"	d
RTC_FLAG_TAMP2F	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	630;"	d
RTC_FLAG_TSF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	633;"	d
RTC_FLAG_TSOVF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	632;"	d
RTC_Format_BCD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	619;"	d
RTC_Format_BIN	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	618;"	d
RTC_GetAlarm	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f
RTC_GetAlarmSubSecond	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)$/;"	f
RTC_GetDate	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f
RTC_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)$/;"	f
RTC_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ITStatus RTC_GetITStatus(uint32_t RTC_IT)$/;"	f
RTC_GetStoreOperation	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^uint32_t RTC_GetStoreOperation(void)$/;"	f
RTC_GetSubSecond	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^uint32_t RTC_GetSubSecond(void)$/;"	f
RTC_GetTime	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f
RTC_GetTimeStamp	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, $/;"	f
RTC_GetTimeStampSubSecond	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^uint32_t RTC_GetTimeStampSubSecond(void)$/;"	f
RTC_H12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_H12;      \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon49
RTC_H12_AM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	175;"	d
RTC_H12_PM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	176;"	d
RTC_HourFormat	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint32_t RTC_HourFormat;   \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anon48
RTC_HourFormat_12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	134;"	d
RTC_HourFormat_24	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	133;"	d
RTC_Hours	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_Hours;    \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anon49
RTC_INIT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	240;"	d	file:
RTC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^RTC_IRQHandler$/;"	l
RTC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^RTC_IRQHandler$/;"	l
RTC_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  RTC_IRQn                    = 2,      \/*!< RTC through EXTI Line Interrupt                         *\/$/;"	e	enum:IRQn
RTC_ISR_ALRAF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2264;"	d
RTC_ISR_ALRAWF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2270;"	d
RTC_ISR_INIT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2265;"	d
RTC_ISR_INITF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2266;"	d
RTC_ISR_INITS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2268;"	d
RTC_ISR_RECALPF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2259;"	d
RTC_ISR_RSF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2267;"	d
RTC_ISR_SHPF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2269;"	d
RTC_ISR_TAMP1F	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2261;"	d
RTC_ISR_TAMP2F	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2260;"	d
RTC_ISR_TSF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2263;"	d
RTC_ISR_TSOVF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2262;"	d
RTC_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)$/;"	f
RTC_IT_ALRA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	655;"	d
RTC_IT_TAMP	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	656;"	d
RTC_IT_TAMP1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	657;"	d
RTC_IT_TAMP2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	658;"	d
RTC_IT_TS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	654;"	d
RTC_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)$/;"	f
RTC_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^}RTC_InitTypeDef;$/;"	t	typeref:struct:__anon48
RTC_Minutes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_Minutes;  \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon49
RTC_Month	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_Month;   \/*!< Specifies the RTC Date Month.$/;"	m	struct:__anon50
RTC_Month_April	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	198;"	d
RTC_Month_August	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	202;"	d
RTC_Month_December	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	206;"	d
RTC_Month_February	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	196;"	d
RTC_Month_January	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	195;"	d
RTC_Month_July	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	201;"	d
RTC_Month_June	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	200;"	d
RTC_Month_March	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	197;"	d
RTC_Month_May	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	199;"	d
RTC_Month_November	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	205;"	d
RTC_Month_October	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	204;"	d
RTC_Month_September	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	203;"	d
RTC_OutputConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)$/;"	f
RTC_OutputPolarity_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	387;"	d
RTC_OutputPolarity_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	388;"	d
RTC_OutputTypeConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_OutputTypeConfig(uint32_t RTC_OutputType)$/;"	f
RTC_OutputType_OpenDrain	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	568;"	d
RTC_OutputType_PushPull	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	569;"	d
RTC_Output_AlarmA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	375;"	d
RTC_Output_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	374;"	d
RTC_PRER_PREDIV_A	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2273;"	d
RTC_PRER_PREDIV_S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2274;"	d
RTC_RSF_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	241;"	d	file:
RTC_ReadBackupRegister	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)$/;"	f
RTC_RefClockCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_RefClockCmd(FunctionalState NewState)$/;"	f
RTC_SHIFTR_ADD1S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2326;"	d
RTC_SHIFTR_SUBFS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2325;"	d
RTC_SSR_SS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2322;"	d
RTC_Seconds	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_Seconds;  \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon49
RTC_SetAlarm	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f
RTC_SetDate	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f
RTC_SetTime	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f
RTC_ShiftAdd1S_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	580;"	d
RTC_ShiftAdd1S_Set	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	581;"	d
RTC_SmoothCalibConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,$/;"	f
RTC_SmoothCalibPeriod_16sec	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	412;"	d
RTC_SmoothCalibPeriod_32sec	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	410;"	d
RTC_SmoothCalibPeriod_8sec	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	414;"	d
RTC_SmoothCalibPlusPulses_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	430;"	d
RTC_SmoothCalibPlusPulses_Set	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	427;"	d
RTC_StoreOperation_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	456;"	d
RTC_StoreOperation_Set	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	457;"	d
RTC_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)$/;"	f
RTC_SynchPrediv	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint32_t RTC_SynchPrediv;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon48
RTC_SynchroShiftConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)$/;"	f
RTC_TAFCR_ALARMOUTTYPE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2396;"	d
RTC_TAFCR_TAMP1E	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2413;"	d
RTC_TAFCR_TAMP1TRG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2412;"	d
RTC_TAFCR_TAMP2E	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2410;"	d
RTC_TAFCR_TAMP2EDGE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2409;"	d
RTC_TAFCR_TAMPFLT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2401;"	d
RTC_TAFCR_TAMPFLT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2402;"	d
RTC_TAFCR_TAMPFLT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2403;"	d
RTC_TAFCR_TAMPFREQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2404;"	d
RTC_TAFCR_TAMPFREQ_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2405;"	d
RTC_TAFCR_TAMPFREQ_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2406;"	d
RTC_TAFCR_TAMPFREQ_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2407;"	d
RTC_TAFCR_TAMPIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2411;"	d
RTC_TAFCR_TAMPPRCH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2398;"	d
RTC_TAFCR_TAMPPRCH_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2399;"	d
RTC_TAFCR_TAMPPRCH_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2400;"	d
RTC_TAFCR_TAMPPUDIS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2397;"	d
RTC_TAFCR_TAMPTS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2408;"	d
RTC_TR_HT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2181;"	d
RTC_TR_HT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2182;"	d
RTC_TR_HT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2183;"	d
RTC_TR_HU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2184;"	d
RTC_TR_HU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2185;"	d
RTC_TR_HU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2186;"	d
RTC_TR_HU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2187;"	d
RTC_TR_HU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2188;"	d
RTC_TR_MNT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2189;"	d
RTC_TR_MNT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2190;"	d
RTC_TR_MNT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2191;"	d
RTC_TR_MNT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2192;"	d
RTC_TR_MNU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2193;"	d
RTC_TR_MNU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2194;"	d
RTC_TR_MNU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2195;"	d
RTC_TR_MNU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2196;"	d
RTC_TR_MNU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2197;"	d
RTC_TR_PM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2180;"	d
RTC_TR_RESERVED_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	238;"	d	file:
RTC_TR_ST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2198;"	d
RTC_TR_ST_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2199;"	d
RTC_TR_ST_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2200;"	d
RTC_TR_ST_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2201;"	d
RTC_TR_SU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2202;"	d
RTC_TR_SU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2203;"	d
RTC_TR_SU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2204;"	d
RTC_TR_SU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2205;"	d
RTC_TR_SU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2206;"	d
RTC_TSDR_DT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2368;"	d
RTC_TSDR_DT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2369;"	d
RTC_TSDR_DT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2370;"	d
RTC_TSDR_DU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2371;"	d
RTC_TSDR_DU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2372;"	d
RTC_TSDR_DU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2373;"	d
RTC_TSDR_DU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2374;"	d
RTC_TSDR_DU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2375;"	d
RTC_TSDR_MT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2362;"	d
RTC_TSDR_MU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2363;"	d
RTC_TSDR_MU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2364;"	d
RTC_TSDR_MU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2365;"	d
RTC_TSDR_MU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2366;"	d
RTC_TSDR_MU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2367;"	d
RTC_TSDR_WDU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2358;"	d
RTC_TSDR_WDU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2359;"	d
RTC_TSDR_WDU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2360;"	d
RTC_TSDR_WDU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2361;"	d
RTC_TSSSR_SS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2378;"	d
RTC_TSTR_HT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2330;"	d
RTC_TSTR_HT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2331;"	d
RTC_TSTR_HT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2332;"	d
RTC_TSTR_HU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2333;"	d
RTC_TSTR_HU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2334;"	d
RTC_TSTR_HU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2335;"	d
RTC_TSTR_HU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2336;"	d
RTC_TSTR_HU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2337;"	d
RTC_TSTR_MNT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2338;"	d
RTC_TSTR_MNT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2339;"	d
RTC_TSTR_MNT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2340;"	d
RTC_TSTR_MNT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2341;"	d
RTC_TSTR_MNU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2342;"	d
RTC_TSTR_MNU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2343;"	d
RTC_TSTR_MNU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2344;"	d
RTC_TSTR_MNU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2345;"	d
RTC_TSTR_MNU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2346;"	d
RTC_TSTR_PM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2329;"	d
RTC_TSTR_ST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2347;"	d
RTC_TSTR_ST_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2348;"	d
RTC_TSTR_ST_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2349;"	d
RTC_TSTR_ST_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2350;"	d
RTC_TSTR_SU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2351;"	d
RTC_TSTR_SU_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2352;"	d
RTC_TSTR_SU_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2353;"	d
RTC_TSTR_SU_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2354;"	d
RTC_TSTR_SU_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2355;"	d
RTC_TamperCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)$/;"	f
RTC_TamperFilterConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)$/;"	f
RTC_TamperFilter_2Sample	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	485;"	d
RTC_TamperFilter_4Sample	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	487;"	d
RTC_TamperFilter_8Sample	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	489;"	d
RTC_TamperFilter_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	483;"	d
RTC_TamperPinsPrechargeDuration	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)$/;"	f
RTC_TamperPrechargeDuration_1RTCCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	534;"	d
RTC_TamperPrechargeDuration_2RTCCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	536;"	d
RTC_TamperPrechargeDuration_4RTCCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	538;"	d
RTC_TamperPrechargeDuration_8RTCCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	540;"	d
RTC_TamperPullUpCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TamperPullUpCmd(FunctionalState NewState)$/;"	f
RTC_TamperSamplingFreqConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)$/;"	f
RTC_TamperSamplingFreq_RTCCLK_Div1024	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	512;"	d
RTC_TamperSamplingFreq_RTCCLK_Div16384	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	504;"	d
RTC_TamperSamplingFreq_RTCCLK_Div2048	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	510;"	d
RTC_TamperSamplingFreq_RTCCLK_Div256	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	516;"	d
RTC_TamperSamplingFreq_RTCCLK_Div32768	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	502;"	d
RTC_TamperSamplingFreq_RTCCLK_Div4096	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	508;"	d
RTC_TamperSamplingFreq_RTCCLK_Div512	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	514;"	d
RTC_TamperSamplingFreq_RTCCLK_Div8192	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	506;"	d
RTC_TamperTriggerConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)$/;"	f
RTC_TamperTrigger_FallingEdge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	468;"	d
RTC_TamperTrigger_HighLevel	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	470;"	d
RTC_TamperTrigger_LowLevel	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	469;"	d
RTC_TamperTrigger_RisingEdge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	467;"	d
RTC_Tamper_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	554;"	d
RTC_Tamper_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	556;"	d
RTC_TimeStampCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)$/;"	f
RTC_TimeStampEdge_Falling	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	364;"	d
RTC_TimeStampEdge_Rising	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	363;"	d
RTC_TimeStampOnTamperDetectionCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)$/;"	f
RTC_TimeStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f
RTC_TimeTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^}RTC_TimeTypeDef; $/;"	t	typeref:struct:__anon49
RTC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon73
RTC_WPR_KEY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2319;"	d
RTC_WaitForSynchro	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^ErrorStatus RTC_WaitForSynchro(void)$/;"	f
RTC_WeekDay	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_WeekDay; \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon50
RTC_Weekday_Friday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	222;"	d
RTC_Weekday_Monday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	218;"	d
RTC_Weekday_Saturday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	223;"	d
RTC_Weekday_Sunday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	224;"	d
RTC_Weekday_Thursday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	221;"	d
RTC_Weekday_Tuesday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	219;"	d
RTC_Weekday_Wednesday	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	220;"	d
RTC_WriteBackupRegister	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)$/;"	f
RTC_WriteProtectionCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	/^void RTC_WriteProtectionCmd(FunctionalState NewState)$/;"	f
RTC_Year	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	/^  uint8_t RTC_Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon50
RTOR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RTOR;   \/*!< USART Receiver Time Out register,         Address offset: 0x14 *\/  $/;"	m	struct:__anon77
RTSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RTSR;         \/*!<EXTI Rising trigger selection register ,                  Address offset: 0x08 *\/$/;"	m	struct:__anon64
RXCRCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t RXCRCR;   \/*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 *\/$/;"	m	struct:__anon74
RXDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RXDR;         \/*!< CEC Rx Data Register,                                       Address offset:0x0C *\/$/;"	m	struct:__anon57
RXDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t RXDR;     \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	m	struct:__anon69
R_APDU	M24SR/inc/drv_M24SR.h	/^} R_APDU;$/;"	t	typeref:struct:__anon12
ReadAccess	M24SR/inc/lib_STProprietary_feature.h	/^	uint8_t ReadAccess;$/;"	m	struct:__anon3
ReadAccess	M24SR/inc/lib_TagType4.h	/^	uint8_t ReadAccess;$/;"	m	struct:__anon16
ReadData	M24SR/inc/lib_wrapper.h	45;"	d
ReadPrivateData	M24SR/inc/lib_wrapper.h	49;"	d
RecordFlags	M24SR/inc/lib_NDEF.h	/^  uint8_t RecordFlags;$/;"	m	struct:__anon19
RecordStruct	M24SR/src/lib_TagType4.c	/^sRecordInfo RecordStruct;$/;"	v
Reset_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^Reset_Handler:$/;"	l
Reset_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^Reset_Handler    PROC$/;"	l
Reset_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^Reset_Handler:$/;"	l
Reset_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^Reset_Handler$/;"	l
SCB	CMSIS/Include/core_cm0.h	459;"	d
SCB	CMSIS/Include/core_cm3.h	852;"	d
SCB	CMSIS/Include/core_cm4.h	988;"	d
SCB_AIRCR_ENDIANESS_Msk	CMSIS/Include/core_cm0.h	357;"	d
SCB_AIRCR_ENDIANESS_Msk	CMSIS/Include/core_cm3.h	390;"	d
SCB_AIRCR_ENDIANESS_Msk	CMSIS/Include/core_cm4.h	419;"	d
SCB_AIRCR_ENDIANESS_Pos	CMSIS/Include/core_cm0.h	356;"	d
SCB_AIRCR_ENDIANESS_Pos	CMSIS/Include/core_cm3.h	389;"	d
SCB_AIRCR_ENDIANESS_Pos	CMSIS/Include/core_cm4.h	418;"	d
SCB_AIRCR_PRIGROUP_Msk	CMSIS/Include/core_cm3.h	393;"	d
SCB_AIRCR_PRIGROUP_Msk	CMSIS/Include/core_cm4.h	422;"	d
SCB_AIRCR_PRIGROUP_Pos	CMSIS/Include/core_cm3.h	392;"	d
SCB_AIRCR_PRIGROUP_Pos	CMSIS/Include/core_cm4.h	421;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CMSIS/Include/core_cm0.h	360;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CMSIS/Include/core_cm3.h	396;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CMSIS/Include/core_cm4.h	425;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CMSIS/Include/core_cm0.h	359;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CMSIS/Include/core_cm3.h	395;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CMSIS/Include/core_cm4.h	424;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CMSIS/Include/core_cm0.h	363;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CMSIS/Include/core_cm3.h	399;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CMSIS/Include/core_cm4.h	428;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CMSIS/Include/core_cm0.h	362;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CMSIS/Include/core_cm3.h	398;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CMSIS/Include/core_cm4.h	427;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CMSIS/Include/core_cm0.h	354;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CMSIS/Include/core_cm3.h	387;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CMSIS/Include/core_cm4.h	416;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CMSIS/Include/core_cm0.h	353;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CMSIS/Include/core_cm3.h	386;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CMSIS/Include/core_cm4.h	415;"	d
SCB_AIRCR_VECTKEY_Msk	CMSIS/Include/core_cm0.h	351;"	d
SCB_AIRCR_VECTKEY_Msk	CMSIS/Include/core_cm3.h	384;"	d
SCB_AIRCR_VECTKEY_Msk	CMSIS/Include/core_cm4.h	413;"	d
SCB_AIRCR_VECTKEY_Pos	CMSIS/Include/core_cm0.h	350;"	d
SCB_AIRCR_VECTKEY_Pos	CMSIS/Include/core_cm3.h	383;"	d
SCB_AIRCR_VECTKEY_Pos	CMSIS/Include/core_cm4.h	412;"	d
SCB_AIRCR_VECTRESET_Msk	CMSIS/Include/core_cm3.h	402;"	d
SCB_AIRCR_VECTRESET_Msk	CMSIS/Include/core_cm4.h	431;"	d
SCB_AIRCR_VECTRESET_Pos	CMSIS/Include/core_cm3.h	401;"	d
SCB_AIRCR_VECTRESET_Pos	CMSIS/Include/core_cm4.h	430;"	d
SCB_BASE	CMSIS/Include/core_cm0.h	457;"	d
SCB_BASE	CMSIS/Include/core_cm3.h	849;"	d
SCB_BASE	CMSIS/Include/core_cm4.h	985;"	d
SCB_CCR_BFHFNMIGN_Msk	CMSIS/Include/core_cm3.h	419;"	d
SCB_CCR_BFHFNMIGN_Msk	CMSIS/Include/core_cm4.h	448;"	d
SCB_CCR_BFHFNMIGN_Pos	CMSIS/Include/core_cm3.h	418;"	d
SCB_CCR_BFHFNMIGN_Pos	CMSIS/Include/core_cm4.h	447;"	d
SCB_CCR_DIV_0_TRP_Msk	CMSIS/Include/core_cm3.h	422;"	d
SCB_CCR_DIV_0_TRP_Msk	CMSIS/Include/core_cm4.h	451;"	d
SCB_CCR_DIV_0_TRP_Pos	CMSIS/Include/core_cm3.h	421;"	d
SCB_CCR_DIV_0_TRP_Pos	CMSIS/Include/core_cm4.h	450;"	d
SCB_CCR_NONBASETHRDENA_Msk	CMSIS/Include/core_cm3.h	431;"	d
SCB_CCR_NONBASETHRDENA_Msk	CMSIS/Include/core_cm4.h	460;"	d
SCB_CCR_NONBASETHRDENA_Pos	CMSIS/Include/core_cm3.h	430;"	d
SCB_CCR_NONBASETHRDENA_Pos	CMSIS/Include/core_cm4.h	459;"	d
SCB_CCR_STKALIGN_Msk	CMSIS/Include/core_cm0.h	377;"	d
SCB_CCR_STKALIGN_Msk	CMSIS/Include/core_cm3.h	416;"	d
SCB_CCR_STKALIGN_Msk	CMSIS/Include/core_cm4.h	445;"	d
SCB_CCR_STKALIGN_Pos	CMSIS/Include/core_cm0.h	376;"	d
SCB_CCR_STKALIGN_Pos	CMSIS/Include/core_cm3.h	415;"	d
SCB_CCR_STKALIGN_Pos	CMSIS/Include/core_cm4.h	444;"	d
SCB_CCR_UNALIGN_TRP_Msk	CMSIS/Include/core_cm0.h	380;"	d
SCB_CCR_UNALIGN_TRP_Msk	CMSIS/Include/core_cm3.h	425;"	d
SCB_CCR_UNALIGN_TRP_Msk	CMSIS/Include/core_cm4.h	454;"	d
SCB_CCR_UNALIGN_TRP_Pos	CMSIS/Include/core_cm0.h	379;"	d
SCB_CCR_UNALIGN_TRP_Pos	CMSIS/Include/core_cm3.h	424;"	d
SCB_CCR_UNALIGN_TRP_Pos	CMSIS/Include/core_cm4.h	453;"	d
SCB_CCR_USERSETMPEND_Msk	CMSIS/Include/core_cm3.h	428;"	d
SCB_CCR_USERSETMPEND_Msk	CMSIS/Include/core_cm4.h	457;"	d
SCB_CCR_USERSETMPEND_Pos	CMSIS/Include/core_cm3.h	427;"	d
SCB_CCR_USERSETMPEND_Pos	CMSIS/Include/core_cm4.h	456;"	d
SCB_CFSR_BUSFAULTSR_Msk	CMSIS/Include/core_cm3.h	481;"	d
SCB_CFSR_BUSFAULTSR_Msk	CMSIS/Include/core_cm4.h	510;"	d
SCB_CFSR_BUSFAULTSR_Pos	CMSIS/Include/core_cm3.h	480;"	d
SCB_CFSR_BUSFAULTSR_Pos	CMSIS/Include/core_cm4.h	509;"	d
SCB_CFSR_MEMFAULTSR_Msk	CMSIS/Include/core_cm3.h	484;"	d
SCB_CFSR_MEMFAULTSR_Msk	CMSIS/Include/core_cm4.h	513;"	d
SCB_CFSR_MEMFAULTSR_Pos	CMSIS/Include/core_cm3.h	483;"	d
SCB_CFSR_MEMFAULTSR_Pos	CMSIS/Include/core_cm4.h	512;"	d
SCB_CFSR_USGFAULTSR_Msk	CMSIS/Include/core_cm3.h	478;"	d
SCB_CFSR_USGFAULTSR_Msk	CMSIS/Include/core_cm4.h	507;"	d
SCB_CFSR_USGFAULTSR_Pos	CMSIS/Include/core_cm3.h	477;"	d
SCB_CFSR_USGFAULTSR_Pos	CMSIS/Include/core_cm4.h	506;"	d
SCB_CPUID_ARCHITECTURE_Msk	CMSIS/Include/core_cm0.h	313;"	d
SCB_CPUID_ARCHITECTURE_Msk	CMSIS/Include/core_cm3.h	339;"	d
SCB_CPUID_ARCHITECTURE_Msk	CMSIS/Include/core_cm4.h	368;"	d
SCB_CPUID_ARCHITECTURE_Pos	CMSIS/Include/core_cm0.h	312;"	d
SCB_CPUID_ARCHITECTURE_Pos	CMSIS/Include/core_cm3.h	338;"	d
SCB_CPUID_ARCHITECTURE_Pos	CMSIS/Include/core_cm4.h	367;"	d
SCB_CPUID_IMPLEMENTER_Msk	CMSIS/Include/core_cm0.h	307;"	d
SCB_CPUID_IMPLEMENTER_Msk	CMSIS/Include/core_cm3.h	333;"	d
SCB_CPUID_IMPLEMENTER_Msk	CMSIS/Include/core_cm4.h	362;"	d
SCB_CPUID_IMPLEMENTER_Pos	CMSIS/Include/core_cm0.h	306;"	d
SCB_CPUID_IMPLEMENTER_Pos	CMSIS/Include/core_cm3.h	332;"	d
SCB_CPUID_IMPLEMENTER_Pos	CMSIS/Include/core_cm4.h	361;"	d
SCB_CPUID_PARTNO_Msk	CMSIS/Include/core_cm0.h	316;"	d
SCB_CPUID_PARTNO_Msk	CMSIS/Include/core_cm3.h	342;"	d
SCB_CPUID_PARTNO_Msk	CMSIS/Include/core_cm4.h	371;"	d
SCB_CPUID_PARTNO_Pos	CMSIS/Include/core_cm0.h	315;"	d
SCB_CPUID_PARTNO_Pos	CMSIS/Include/core_cm3.h	341;"	d
SCB_CPUID_PARTNO_Pos	CMSIS/Include/core_cm4.h	370;"	d
SCB_CPUID_REVISION_Msk	CMSIS/Include/core_cm0.h	319;"	d
SCB_CPUID_REVISION_Msk	CMSIS/Include/core_cm3.h	345;"	d
SCB_CPUID_REVISION_Msk	CMSIS/Include/core_cm4.h	374;"	d
SCB_CPUID_REVISION_Pos	CMSIS/Include/core_cm0.h	318;"	d
SCB_CPUID_REVISION_Pos	CMSIS/Include/core_cm3.h	344;"	d
SCB_CPUID_REVISION_Pos	CMSIS/Include/core_cm4.h	373;"	d
SCB_CPUID_VARIANT_Msk	CMSIS/Include/core_cm0.h	310;"	d
SCB_CPUID_VARIANT_Msk	CMSIS/Include/core_cm3.h	336;"	d
SCB_CPUID_VARIANT_Msk	CMSIS/Include/core_cm4.h	365;"	d
SCB_CPUID_VARIANT_Pos	CMSIS/Include/core_cm0.h	309;"	d
SCB_CPUID_VARIANT_Pos	CMSIS/Include/core_cm3.h	335;"	d
SCB_CPUID_VARIANT_Pos	CMSIS/Include/core_cm4.h	364;"	d
SCB_DFSR_BKPT_Msk	CMSIS/Include/core_cm3.h	507;"	d
SCB_DFSR_BKPT_Msk	CMSIS/Include/core_cm4.h	536;"	d
SCB_DFSR_BKPT_Pos	CMSIS/Include/core_cm3.h	506;"	d
SCB_DFSR_BKPT_Pos	CMSIS/Include/core_cm4.h	535;"	d
SCB_DFSR_DWTTRAP_Msk	CMSIS/Include/core_cm3.h	504;"	d
SCB_DFSR_DWTTRAP_Msk	CMSIS/Include/core_cm4.h	533;"	d
SCB_DFSR_DWTTRAP_Pos	CMSIS/Include/core_cm3.h	503;"	d
SCB_DFSR_DWTTRAP_Pos	CMSIS/Include/core_cm4.h	532;"	d
SCB_DFSR_EXTERNAL_Msk	CMSIS/Include/core_cm3.h	498;"	d
SCB_DFSR_EXTERNAL_Msk	CMSIS/Include/core_cm4.h	527;"	d
SCB_DFSR_EXTERNAL_Pos	CMSIS/Include/core_cm3.h	497;"	d
SCB_DFSR_EXTERNAL_Pos	CMSIS/Include/core_cm4.h	526;"	d
SCB_DFSR_HALTED_Msk	CMSIS/Include/core_cm3.h	510;"	d
SCB_DFSR_HALTED_Msk	CMSIS/Include/core_cm4.h	539;"	d
SCB_DFSR_HALTED_Pos	CMSIS/Include/core_cm3.h	509;"	d
SCB_DFSR_HALTED_Pos	CMSIS/Include/core_cm4.h	538;"	d
SCB_DFSR_VCATCH_Msk	CMSIS/Include/core_cm3.h	501;"	d
SCB_DFSR_VCATCH_Msk	CMSIS/Include/core_cm4.h	530;"	d
SCB_DFSR_VCATCH_Pos	CMSIS/Include/core_cm3.h	500;"	d
SCB_DFSR_VCATCH_Pos	CMSIS/Include/core_cm4.h	529;"	d
SCB_HFSR_DEBUGEVT_Msk	CMSIS/Include/core_cm3.h	488;"	d
SCB_HFSR_DEBUGEVT_Msk	CMSIS/Include/core_cm4.h	517;"	d
SCB_HFSR_DEBUGEVT_Pos	CMSIS/Include/core_cm3.h	487;"	d
SCB_HFSR_DEBUGEVT_Pos	CMSIS/Include/core_cm4.h	516;"	d
SCB_HFSR_FORCED_Msk	CMSIS/Include/core_cm3.h	491;"	d
SCB_HFSR_FORCED_Msk	CMSIS/Include/core_cm4.h	520;"	d
SCB_HFSR_FORCED_Pos	CMSIS/Include/core_cm3.h	490;"	d
SCB_HFSR_FORCED_Pos	CMSIS/Include/core_cm4.h	519;"	d
SCB_HFSR_VECTTBL_Msk	CMSIS/Include/core_cm3.h	494;"	d
SCB_HFSR_VECTTBL_Msk	CMSIS/Include/core_cm4.h	523;"	d
SCB_HFSR_VECTTBL_Pos	CMSIS/Include/core_cm3.h	493;"	d
SCB_HFSR_VECTTBL_Pos	CMSIS/Include/core_cm4.h	522;"	d
SCB_ICSR_ISRPENDING_Msk	CMSIS/Include/core_cm0.h	341;"	d
SCB_ICSR_ISRPENDING_Msk	CMSIS/Include/core_cm3.h	367;"	d
SCB_ICSR_ISRPENDING_Msk	CMSIS/Include/core_cm4.h	396;"	d
SCB_ICSR_ISRPENDING_Pos	CMSIS/Include/core_cm0.h	340;"	d
SCB_ICSR_ISRPENDING_Pos	CMSIS/Include/core_cm3.h	366;"	d
SCB_ICSR_ISRPENDING_Pos	CMSIS/Include/core_cm4.h	395;"	d
SCB_ICSR_ISRPREEMPT_Msk	CMSIS/Include/core_cm0.h	338;"	d
SCB_ICSR_ISRPREEMPT_Msk	CMSIS/Include/core_cm3.h	364;"	d
SCB_ICSR_ISRPREEMPT_Msk	CMSIS/Include/core_cm4.h	393;"	d
SCB_ICSR_ISRPREEMPT_Pos	CMSIS/Include/core_cm0.h	337;"	d
SCB_ICSR_ISRPREEMPT_Pos	CMSIS/Include/core_cm3.h	363;"	d
SCB_ICSR_ISRPREEMPT_Pos	CMSIS/Include/core_cm4.h	392;"	d
SCB_ICSR_NMIPENDSET_Msk	CMSIS/Include/core_cm0.h	323;"	d
SCB_ICSR_NMIPENDSET_Msk	CMSIS/Include/core_cm3.h	349;"	d
SCB_ICSR_NMIPENDSET_Msk	CMSIS/Include/core_cm4.h	378;"	d
SCB_ICSR_NMIPENDSET_Pos	CMSIS/Include/core_cm0.h	322;"	d
SCB_ICSR_NMIPENDSET_Pos	CMSIS/Include/core_cm3.h	348;"	d
SCB_ICSR_NMIPENDSET_Pos	CMSIS/Include/core_cm4.h	377;"	d
SCB_ICSR_PENDSTCLR_Msk	CMSIS/Include/core_cm0.h	335;"	d
SCB_ICSR_PENDSTCLR_Msk	CMSIS/Include/core_cm3.h	361;"	d
SCB_ICSR_PENDSTCLR_Msk	CMSIS/Include/core_cm4.h	390;"	d
SCB_ICSR_PENDSTCLR_Pos	CMSIS/Include/core_cm0.h	334;"	d
SCB_ICSR_PENDSTCLR_Pos	CMSIS/Include/core_cm3.h	360;"	d
SCB_ICSR_PENDSTCLR_Pos	CMSIS/Include/core_cm4.h	389;"	d
SCB_ICSR_PENDSTSET_Msk	CMSIS/Include/core_cm0.h	332;"	d
SCB_ICSR_PENDSTSET_Msk	CMSIS/Include/core_cm3.h	358;"	d
SCB_ICSR_PENDSTSET_Msk	CMSIS/Include/core_cm4.h	387;"	d
SCB_ICSR_PENDSTSET_Pos	CMSIS/Include/core_cm0.h	331;"	d
SCB_ICSR_PENDSTSET_Pos	CMSIS/Include/core_cm3.h	357;"	d
SCB_ICSR_PENDSTSET_Pos	CMSIS/Include/core_cm4.h	386;"	d
SCB_ICSR_PENDSVCLR_Msk	CMSIS/Include/core_cm0.h	329;"	d
SCB_ICSR_PENDSVCLR_Msk	CMSIS/Include/core_cm3.h	355;"	d
SCB_ICSR_PENDSVCLR_Msk	CMSIS/Include/core_cm4.h	384;"	d
SCB_ICSR_PENDSVCLR_Pos	CMSIS/Include/core_cm0.h	328;"	d
SCB_ICSR_PENDSVCLR_Pos	CMSIS/Include/core_cm3.h	354;"	d
SCB_ICSR_PENDSVCLR_Pos	CMSIS/Include/core_cm4.h	383;"	d
SCB_ICSR_PENDSVSET_Msk	CMSIS/Include/core_cm0.h	326;"	d
SCB_ICSR_PENDSVSET_Msk	CMSIS/Include/core_cm3.h	352;"	d
SCB_ICSR_PENDSVSET_Msk	CMSIS/Include/core_cm4.h	381;"	d
SCB_ICSR_PENDSVSET_Pos	CMSIS/Include/core_cm0.h	325;"	d
SCB_ICSR_PENDSVSET_Pos	CMSIS/Include/core_cm3.h	351;"	d
SCB_ICSR_PENDSVSET_Pos	CMSIS/Include/core_cm4.h	380;"	d
SCB_ICSR_RETTOBASE_Msk	CMSIS/Include/core_cm3.h	373;"	d
SCB_ICSR_RETTOBASE_Msk	CMSIS/Include/core_cm4.h	402;"	d
SCB_ICSR_RETTOBASE_Pos	CMSIS/Include/core_cm3.h	372;"	d
SCB_ICSR_RETTOBASE_Pos	CMSIS/Include/core_cm4.h	401;"	d
SCB_ICSR_VECTACTIVE_Msk	CMSIS/Include/core_cm0.h	347;"	d
SCB_ICSR_VECTACTIVE_Msk	CMSIS/Include/core_cm3.h	376;"	d
SCB_ICSR_VECTACTIVE_Msk	CMSIS/Include/core_cm4.h	405;"	d
SCB_ICSR_VECTACTIVE_Pos	CMSIS/Include/core_cm0.h	346;"	d
SCB_ICSR_VECTACTIVE_Pos	CMSIS/Include/core_cm3.h	375;"	d
SCB_ICSR_VECTACTIVE_Pos	CMSIS/Include/core_cm4.h	404;"	d
SCB_ICSR_VECTPENDING_Msk	CMSIS/Include/core_cm0.h	344;"	d
SCB_ICSR_VECTPENDING_Msk	CMSIS/Include/core_cm3.h	370;"	d
SCB_ICSR_VECTPENDING_Msk	CMSIS/Include/core_cm4.h	399;"	d
SCB_ICSR_VECTPENDING_Pos	CMSIS/Include/core_cm0.h	343;"	d
SCB_ICSR_VECTPENDING_Pos	CMSIS/Include/core_cm3.h	369;"	d
SCB_ICSR_VECTPENDING_Pos	CMSIS/Include/core_cm4.h	398;"	d
SCB_SCR_SEVONPEND_Msk	CMSIS/Include/core_cm0.h	367;"	d
SCB_SCR_SEVONPEND_Msk	CMSIS/Include/core_cm3.h	406;"	d
SCB_SCR_SEVONPEND_Msk	CMSIS/Include/core_cm4.h	435;"	d
SCB_SCR_SEVONPEND_Pos	CMSIS/Include/core_cm0.h	366;"	d
SCB_SCR_SEVONPEND_Pos	CMSIS/Include/core_cm3.h	405;"	d
SCB_SCR_SEVONPEND_Pos	CMSIS/Include/core_cm4.h	434;"	d
SCB_SCR_SLEEPDEEP_Msk	CMSIS/Include/core_cm0.h	370;"	d
SCB_SCR_SLEEPDEEP_Msk	CMSIS/Include/core_cm3.h	409;"	d
SCB_SCR_SLEEPDEEP_Msk	CMSIS/Include/core_cm4.h	438;"	d
SCB_SCR_SLEEPDEEP_Pos	CMSIS/Include/core_cm0.h	369;"	d
SCB_SCR_SLEEPDEEP_Pos	CMSIS/Include/core_cm3.h	408;"	d
SCB_SCR_SLEEPDEEP_Pos	CMSIS/Include/core_cm4.h	437;"	d
SCB_SCR_SLEEPONEXIT_Msk	CMSIS/Include/core_cm0.h	373;"	d
SCB_SCR_SLEEPONEXIT_Msk	CMSIS/Include/core_cm3.h	412;"	d
SCB_SCR_SLEEPONEXIT_Msk	CMSIS/Include/core_cm4.h	441;"	d
SCB_SCR_SLEEPONEXIT_Pos	CMSIS/Include/core_cm0.h	372;"	d
SCB_SCR_SLEEPONEXIT_Pos	CMSIS/Include/core_cm3.h	411;"	d
SCB_SCR_SLEEPONEXIT_Pos	CMSIS/Include/core_cm4.h	440;"	d
SCB_SHCSR_BUSFAULTACT_Msk	CMSIS/Include/core_cm3.h	471;"	d
SCB_SHCSR_BUSFAULTACT_Msk	CMSIS/Include/core_cm4.h	500;"	d
SCB_SHCSR_BUSFAULTACT_Pos	CMSIS/Include/core_cm3.h	470;"	d
SCB_SHCSR_BUSFAULTACT_Pos	CMSIS/Include/core_cm4.h	499;"	d
SCB_SHCSR_BUSFAULTENA_Msk	CMSIS/Include/core_cm3.h	438;"	d
SCB_SHCSR_BUSFAULTENA_Msk	CMSIS/Include/core_cm4.h	467;"	d
SCB_SHCSR_BUSFAULTENA_Pos	CMSIS/Include/core_cm3.h	437;"	d
SCB_SHCSR_BUSFAULTENA_Pos	CMSIS/Include/core_cm4.h	466;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	CMSIS/Include/core_cm3.h	447;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	CMSIS/Include/core_cm4.h	476;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	CMSIS/Include/core_cm3.h	446;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	CMSIS/Include/core_cm4.h	475;"	d
SCB_SHCSR_MEMFAULTACT_Msk	CMSIS/Include/core_cm3.h	474;"	d
SCB_SHCSR_MEMFAULTACT_Msk	CMSIS/Include/core_cm4.h	503;"	d
SCB_SHCSR_MEMFAULTACT_Pos	CMSIS/Include/core_cm3.h	473;"	d
SCB_SHCSR_MEMFAULTACT_Pos	CMSIS/Include/core_cm4.h	502;"	d
SCB_SHCSR_MEMFAULTENA_Msk	CMSIS/Include/core_cm3.h	441;"	d
SCB_SHCSR_MEMFAULTENA_Msk	CMSIS/Include/core_cm4.h	470;"	d
SCB_SHCSR_MEMFAULTENA_Pos	CMSIS/Include/core_cm3.h	440;"	d
SCB_SHCSR_MEMFAULTENA_Pos	CMSIS/Include/core_cm4.h	469;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	CMSIS/Include/core_cm3.h	450;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	CMSIS/Include/core_cm4.h	479;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	CMSIS/Include/core_cm3.h	449;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	CMSIS/Include/core_cm4.h	478;"	d
SCB_SHCSR_MONITORACT_Msk	CMSIS/Include/core_cm3.h	462;"	d
SCB_SHCSR_MONITORACT_Msk	CMSIS/Include/core_cm4.h	491;"	d
SCB_SHCSR_MONITORACT_Pos	CMSIS/Include/core_cm3.h	461;"	d
SCB_SHCSR_MONITORACT_Pos	CMSIS/Include/core_cm4.h	490;"	d
SCB_SHCSR_PENDSVACT_Msk	CMSIS/Include/core_cm3.h	459;"	d
SCB_SHCSR_PENDSVACT_Msk	CMSIS/Include/core_cm4.h	488;"	d
SCB_SHCSR_PENDSVACT_Pos	CMSIS/Include/core_cm3.h	458;"	d
SCB_SHCSR_PENDSVACT_Pos	CMSIS/Include/core_cm4.h	487;"	d
SCB_SHCSR_SVCALLACT_Msk	CMSIS/Include/core_cm3.h	465;"	d
SCB_SHCSR_SVCALLACT_Msk	CMSIS/Include/core_cm4.h	494;"	d
SCB_SHCSR_SVCALLACT_Pos	CMSIS/Include/core_cm3.h	464;"	d
SCB_SHCSR_SVCALLACT_Pos	CMSIS/Include/core_cm4.h	493;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CMSIS/Include/core_cm0.h	384;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CMSIS/Include/core_cm3.h	444;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CMSIS/Include/core_cm4.h	473;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CMSIS/Include/core_cm0.h	383;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CMSIS/Include/core_cm3.h	443;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CMSIS/Include/core_cm4.h	472;"	d
SCB_SHCSR_SYSTICKACT_Msk	CMSIS/Include/core_cm3.h	456;"	d
SCB_SHCSR_SYSTICKACT_Msk	CMSIS/Include/core_cm4.h	485;"	d
SCB_SHCSR_SYSTICKACT_Pos	CMSIS/Include/core_cm3.h	455;"	d
SCB_SHCSR_SYSTICKACT_Pos	CMSIS/Include/core_cm4.h	484;"	d
SCB_SHCSR_USGFAULTACT_Msk	CMSIS/Include/core_cm3.h	468;"	d
SCB_SHCSR_USGFAULTACT_Msk	CMSIS/Include/core_cm4.h	497;"	d
SCB_SHCSR_USGFAULTACT_Pos	CMSIS/Include/core_cm3.h	467;"	d
SCB_SHCSR_USGFAULTACT_Pos	CMSIS/Include/core_cm4.h	496;"	d
SCB_SHCSR_USGFAULTENA_Msk	CMSIS/Include/core_cm3.h	435;"	d
SCB_SHCSR_USGFAULTENA_Msk	CMSIS/Include/core_cm4.h	464;"	d
SCB_SHCSR_USGFAULTENA_Pos	CMSIS/Include/core_cm3.h	434;"	d
SCB_SHCSR_USGFAULTENA_Pos	CMSIS/Include/core_cm4.h	463;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	CMSIS/Include/core_cm3.h	453;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	CMSIS/Include/core_cm4.h	482;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	CMSIS/Include/core_cm3.h	452;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	CMSIS/Include/core_cm4.h	481;"	d
SCB_Type	CMSIS/Include/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon173
SCB_Type	CMSIS/Include/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon157
SCB_Type	CMSIS/Include/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon88
SCB_VTOR_TBLOFF_Msk	CMSIS/Include/core_cm3.h	380;"	d
SCB_VTOR_TBLOFF_Msk	CMSIS/Include/core_cm4.h	409;"	d
SCB_VTOR_TBLOFF_Pos	CMSIS/Include/core_cm3.h	379;"	d
SCB_VTOR_TBLOFF_Pos	CMSIS/Include/core_cm4.h	408;"	d
SCR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon173
SCR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon157
SCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon88
SCS_BASE	CMSIS/Include/core_cm0.h	453;"	d
SCS_BASE	CMSIS/Include/core_cm3.h	844;"	d
SCS_BASE	CMSIS/Include/core_cm4.h	980;"	d
SCnSCB	CMSIS/Include/core_cm3.h	851;"	d
SCnSCB	CMSIS/Include/core_cm4.h	987;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	CMSIS/Include/core_cm3.h	544;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	CMSIS/Include/core_cm4.h	574;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	CMSIS/Include/core_cm3.h	543;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	CMSIS/Include/core_cm4.h	573;"	d
SCnSCB_ACTLR_DISFOLD_Msk	CMSIS/Include/core_cm3.h	541;"	d
SCnSCB_ACTLR_DISFOLD_Msk	CMSIS/Include/core_cm4.h	571;"	d
SCnSCB_ACTLR_DISFOLD_Pos	CMSIS/Include/core_cm3.h	540;"	d
SCnSCB_ACTLR_DISFOLD_Pos	CMSIS/Include/core_cm4.h	570;"	d
SCnSCB_ACTLR_DISFPCA_Msk	CMSIS/Include/core_cm4.h	568;"	d
SCnSCB_ACTLR_DISFPCA_Pos	CMSIS/Include/core_cm4.h	567;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	CMSIS/Include/core_cm3.h	547;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	CMSIS/Include/core_cm4.h	577;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	CMSIS/Include/core_cm3.h	546;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	CMSIS/Include/core_cm4.h	576;"	d
SCnSCB_ACTLR_DISOOFP_Msk	CMSIS/Include/core_cm4.h	565;"	d
SCnSCB_ACTLR_DISOOFP_Pos	CMSIS/Include/core_cm4.h	564;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	CMSIS/Include/core_cm3.h	536;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	CMSIS/Include/core_cm4.h	561;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	CMSIS/Include/core_cm3.h	535;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	CMSIS/Include/core_cm4.h	560;"	d
SCnSCB_Type	CMSIS/Include/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon158
SCnSCB_Type	CMSIS/Include/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon89
SESSION_OPENED	M24SR/inc/drv_M24SR.h	/^	SESSION_OPENED,$/;"	e	enum:__anon14
SET	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon52
SHCSR	CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon173
SHCSR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon157
SHCSR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon88
SHIFTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SHIFTR;     \/*!< RTC shift control register,                               Address offset: 0x2C *\/$/;"	m	struct:__anon73
SHP	CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon173
SHP	CMSIS/Include/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon157
SHP	CMSIS/Include/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon88
SHPF_TIMEOUT	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	250;"	d	file:
SMARTPOSTER_TYPE	M24SR/inc/lib_NDEF.h	/^	SMARTPOSTER_TYPE,$/;"	e	enum:__anon18
SMART_POSTER_TYPE_STRING	M24SR/inc/lib_NDEF.h	84;"	d
SMART_POSTER_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	85;"	d
SMCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t SMCR;            \/*!< TIM slave Mode Control register,             Address offset: 0x08 *\/$/;"	m	struct:__anon75
SMCR_ETR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	133;"	d	file:
SMPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SMPR;         \/*!< ADC Sampling time register,                                 Address offset:0x14 *\/$/;"	m	struct:__anon55
SMS_TAG	M24SR/inc/lib_TagType4.h	/^	SMS_TAG,$/;"	e	enum:__anon17
SMS_TYPE_STRING	M24SR/inc/lib_NDEF.h	90;"	d
SMS_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	91;"	d
SPI1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	744;"	d
SPI1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	690;"	d
SPI1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^SPI1_IRQHandler$/;"	l
SPI1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^SPI1_IRQHandler$/;"	l
SPI1_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  SPI1_IRQn                   = 25,     \/*!< SPI1 Interrupt                                          *\/$/;"	e	enum:IRQn
SPI2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	730;"	d
SPI2_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	676;"	d
SPI2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^SPI2_IRQHandler$/;"	l
SPI2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^SPI2_IRQHandler$/;"	l
SPI2_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  SPI2_IRQn                   = 26,     \/*!< SPI2 Interrupt                                          *\/$/;"	e	enum:IRQn
SPI_BaudRatePrescaler	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon23
SPI_BaudRatePrescaler_128	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	244;"	d
SPI_BaudRatePrescaler_16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	241;"	d
SPI_BaudRatePrescaler_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	238;"	d
SPI_BaudRatePrescaler_256	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	245;"	d
SPI_BaudRatePrescaler_32	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	242;"	d
SPI_BaudRatePrescaler_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	239;"	d
SPI_BaudRatePrescaler_64	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	243;"	d
SPI_BaudRatePrescaler_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	240;"	d
SPI_BiDirectionalLineConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)$/;"	f
SPI_CPHA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_CPHA;                \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon23
SPI_CPHA_1Edge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	214;"	d
SPI_CPHA_2Edge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	215;"	d
SPI_CPOL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_CPOL;                \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon23
SPI_CPOL_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	203;"	d
SPI_CPOL_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	202;"	d
SPI_CR1_BIDIMODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2460;"	d
SPI_CR1_BIDIOE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2459;"	d
SPI_CR1_BR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2447;"	d
SPI_CR1_BR_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2448;"	d
SPI_CR1_BR_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2449;"	d
SPI_CR1_BR_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2450;"	d
SPI_CR1_CPHA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2444;"	d
SPI_CR1_CPOL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2445;"	d
SPI_CR1_CRCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2458;"	d
SPI_CR1_CRCL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2456;"	d
SPI_CR1_CRCNEXT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2457;"	d
SPI_CR1_LSBFIRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2452;"	d
SPI_CR1_MSTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2446;"	d
SPI_CR1_RXONLY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2455;"	d
SPI_CR1_SPE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2451;"	d
SPI_CR1_SSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2453;"	d
SPI_CR1_SSM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2454;"	d
SPI_CR2_DS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2471;"	d
SPI_CR2_DS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2472;"	d
SPI_CR2_DS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2473;"	d
SPI_CR2_DS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2474;"	d
SPI_CR2_DS_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2475;"	d
SPI_CR2_ERRIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2468;"	d
SPI_CR2_FRF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2467;"	d
SPI_CR2_FRXTH	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2476;"	d
SPI_CR2_LDMARX	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2477;"	d
SPI_CR2_LDMATX	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2478;"	d
SPI_CR2_NSSP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2466;"	d
SPI_CR2_RXDMAEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2463;"	d
SPI_CR2_RXNEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2469;"	d
SPI_CR2_SSOE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2465;"	d
SPI_CR2_TXDMAEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2464;"	d
SPI_CR2_TXEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2470;"	d
SPI_CRCLengthConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength)$/;"	f
SPI_CRCLength_16b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	191;"	d
SPI_CRCLength_8b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	190;"	d
SPI_CRCPR_CRCPOLY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2501;"	d
SPI_CRCPolynomial	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation. *\/$/;"	m	struct:__anon23
SPI_CRC_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	421;"	d
SPI_CRC_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	420;"	d
SPI_CalculateCRC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_DR_DR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2498;"	d
SPI_DataSize	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anon23
SPI_DataSizeConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)$/;"	f
SPI_DataSize_10b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	162;"	d
SPI_DataSize_11b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	163;"	d
SPI_DataSize_12b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	164;"	d
SPI_DataSize_13b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	165;"	d
SPI_DataSize_14b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	166;"	d
SPI_DataSize_15b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	167;"	d
SPI_DataSize_16b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	168;"	d
SPI_DataSize_4b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	156;"	d
SPI_DataSize_5b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	157;"	d
SPI_DataSize_6b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	158;"	d
SPI_DataSize_7b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	159;"	d
SPI_DataSize_8b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	160;"	d
SPI_DataSize_9b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	161;"	d
SPI_Direction	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_Direction;           \/*!< Specifies the SPI unidirectional or bidirectional data mode.$/;"	m	struct:__anon23
SPI_Direction_1Line_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	130;"	d
SPI_Direction_1Line_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	131;"	d
SPI_Direction_2Lines_FullDuplex	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	128;"	d
SPI_Direction_2Lines_RxOnly	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	129;"	d
SPI_Direction_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	431;"	d
SPI_Direction_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	432;"	d
SPI_FLAG_CRCERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	498;"	d
SPI_FLAG_MODF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	499;"	d
SPI_FirstBit	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon23
SPI_FirstBit_LSB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	263;"	d
SPI_FirstBit_MSB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	262;"	d
SPI_GetCRC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)$/;"	f
SPI_GetCRCPolynomial	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)$/;"	f
SPI_GetReceptionFIFOStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx)$/;"	f
SPI_GetTransmissionFIFOStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx)$/;"	f
SPI_I2SCFGR_CHLEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2510;"	d
SPI_I2SCFGR_CKPOL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2514;"	d
SPI_I2SCFGR_DATLEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2511;"	d
SPI_I2SCFGR_DATLEN_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2512;"	d
SPI_I2SCFGR_DATLEN_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2513;"	d
SPI_I2SCFGR_I2SCFG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2519;"	d
SPI_I2SCFGR_I2SCFG_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2520;"	d
SPI_I2SCFGR_I2SCFG_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2521;"	d
SPI_I2SCFGR_I2SE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2522;"	d
SPI_I2SCFGR_I2SMOD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2523;"	d
SPI_I2SCFGR_I2SSTD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2515;"	d
SPI_I2SCFGR_I2SSTD_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2516;"	d
SPI_I2SCFGR_I2SSTD_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2517;"	d
SPI_I2SCFGR_PCMSYNC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2518;"	d
SPI_I2SPR_I2SDIV	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2526;"	d
SPI_I2SPR_MCKOE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2528;"	d
SPI_I2SPR_ODD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2527;"	d
SPI_I2S_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f
SPI_I2S_DMACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)$/;"	f
SPI_I2S_DMAReq_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	383;"	d
SPI_I2S_DMAReq_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	382;"	d
SPI_I2S_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_I2S_DeInit(SPI_TypeDef* SPIx)$/;"	f
SPI_I2S_FLAG_BSY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	501;"	d
SPI_I2S_FLAG_FRE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	502;"	d
SPI_I2S_FLAG_OVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	500;"	d
SPI_I2S_FLAG_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	494;"	d
SPI_I2S_FLAG_TXE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	495;"	d
SPI_I2S_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f
SPI_I2S_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f
SPI_I2S_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)$/;"	f
SPI_I2S_IT_ERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	445;"	d
SPI_I2S_IT_FRE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	454;"	d
SPI_I2S_IT_OVR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	453;"	d
SPI_I2S_IT_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	444;"	d
SPI_I2S_IT_TXE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	443;"	d
SPI_I2S_ReceiveData16	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx)$/;"	f
SPI_I2S_SendData16	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data)$/;"	f
SPI_IT_MODF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	452;"	d
SPI_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)$/;"	f
SPI_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^}SPI_InitTypeDef;$/;"	t	typeref:struct:__anon23
SPI_LastDMATransferCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer)$/;"	f
SPI_LastDMATransfer_TxEvenRxEven	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	393;"	d
SPI_LastDMATransfer_TxEvenRxOdd	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	395;"	d
SPI_LastDMATransfer_TxOddRxEven	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	394;"	d
SPI_LastDMATransfer_TxOddRxOdd	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	396;"	d
SPI_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_Mode;                \/*!< Specifies the SPI mode (Master\/Slave).$/;"	m	struct:__anon23
SPI_Mode_Master	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	144;"	d
SPI_Mode_Slave	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	145;"	d
SPI_NSS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	/^  uint16_t SPI_NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon23
SPI_NSSInternalSoft_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	409;"	d
SPI_NSSInternalSoft_Set	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	408;"	d
SPI_NSSInternalSoftwareConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)$/;"	f
SPI_NSSPulseModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_NSS_Hard	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	227;"	d
SPI_NSS_Soft	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	226;"	d
SPI_RXCRCR_RXCRC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2504;"	d
SPI_ReceiveData8	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx)$/;"	f
SPI_ReceptionFIFOStatus_1QuarterFull	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	481;"	d
SPI_ReceptionFIFOStatus_Empty	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	480;"	d
SPI_ReceptionFIFOStatus_Full	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	483;"	d
SPI_ReceptionFIFOStatus_HalfFull	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	482;"	d
SPI_RxFIFOThresholdConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold)$/;"	f
SPI_RxFIFOThreshold_HF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	370;"	d
SPI_RxFIFOThreshold_QF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	371;"	d
SPI_SR_BSY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2488;"	d
SPI_SR_CHSIDE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2483;"	d
SPI_SR_CRCERR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2485;"	d
SPI_SR_FRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2489;"	d
SPI_SR_FRLVL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2490;"	d
SPI_SR_FRLVL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2491;"	d
SPI_SR_FRLVL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2492;"	d
SPI_SR_FTLVL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2493;"	d
SPI_SR_FTLVL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2494;"	d
SPI_SR_FTLVL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2495;"	d
SPI_SR_MODF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2486;"	d
SPI_SR_OVR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2487;"	d
SPI_SR_RXNE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2481;"	d
SPI_SR_TXE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2482;"	d
SPI_SR_UDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2484;"	d
SPI_SSOutputCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_SendData8	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)$/;"	f
SPI_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)$/;"	f
SPI_TIModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_TXCRCR_TXCRC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2507;"	d
SPI_TransmissionFIFOStatus_1QuarterFull	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	469;"	d
SPI_TransmissionFIFOStatus_Empty	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	468;"	d
SPI_TransmissionFIFOStatus_Full	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	471;"	d
SPI_TransmissionFIFOStatus_HalfFull	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	470;"	d
SPI_TransmitCRC	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_spi.c	/^void SPI_TransmitCRC(SPI_TypeDef* SPIx)$/;"	f
SPI_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon74
SPRecordStruct1	M24SR/src/lib_NDEF.c	/^sRecordInfo SPRecordStruct1, SPRecordStruct2, SPRecordStruct3;$/;"	v
SPRecordStruct2	M24SR/src/lib_NDEF.c	/^sRecordInfo SPRecordStruct1, SPRecordStruct2, SPRecordStruct3;$/;"	v
SPRecordStruct3	M24SR/src/lib_NDEF.c	/^sRecordInfo SPRecordStruct1, SPRecordStruct2, SPRecordStruct3;$/;"	v
SPRecordStructAdd	M24SR/inc/lib_NDEF.h	/^	uint32_t SPRecordStructAdd[SP_MAX_RECORD]; \/*in case of smart poster array to store add of other sRecordInfo struct *\/$/;"	m	struct:__anon19
SPRecordStructAdd	M24SR/src/lib_NDEF.c	/^uint32_t SPRecordStructAdd[SP_MAX_RECORD] = { (uint32_t)&SPRecordStruct1, (uint32_t)&SPRecordStruct2, (uint32_t)&SPRecordStruct3 };$/;"	v
SPSEL	CMSIS/Include/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon170::__anon171
SPSEL	CMSIS/Include/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon154::__anon155
SPSEL	CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon85::__anon86
SP_MAX_RECORD	M24SR/inc/lib_NDEF.h	70;"	d
SR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t SR;              \/*!< TIM status register,                         Address offset: 0x10 *\/$/;"	m	struct:__anon75
SR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t SR;       \/*!< SPI Status register,                                 Address offset: 0x08 *\/$/;"	m	struct:__anon74
SR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SR;           \/*!< DAC status register,                                      Address offset: 0x34 *\/$/;"	m	struct:__anon60
SR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SR;           \/*!<FLASH status register,                         Address offset: 0x0C *\/$/;"	m	struct:__anon65
SR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon70
SR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon78
SRAM_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	661;"	d
SRCS	Makefile	/^SRCS = stm32f0xx_adc.c stm32f0xx_cec.c stm32f0xx_comp.c stm32f0xx_crc.c \\$/;"	m
SR_Mask	M24SR/inc/lib_NDEF.h	57;"	d
SSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SSR;        \/*!< RTC sub second register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon73
STATE_CONTROL	M24SR/inc/drv_M24SR.h	/^	STATE_CONTROL$/;"	e	enum:__anon14
STIR	CMSIS/Include/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon156
STIR	CMSIS/Include/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon87
STM32F0XX	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	69;"	d
STProprietary_DisableReadOnly	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_DisableReadOnly(uint8_t* pCurrentWritePassword )$/;"	f
STProprietary_DisableWriteOnly	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_DisableWriteOnly(uint8_t* pCurrentWritePassword)$/;"	f
STProprietary_EnableReadOnly	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_EnableReadOnly(uint8_t* pCurrentWritePassword)$/;"	f
STProprietary_EnableWriteOnly	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_EnableWriteOnly(uint8_t* pCurrentWritePassword)$/;"	f
STProprietary_Format	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_Format(uint8_t *pNewReadPassword, uint8_t* pNewWritePassword)$/;"	f
STProprietary_GPOConfig	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_GPOConfig(uc8 GPO_config, uc8 mode)$/;"	f
STProprietary_ReadData	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_ReadData(uint8_t FileNumber, uint16_t offset, uint16_t size, uint8_t * pData, uint8_t* pReadPassword)$/;"	f
STProprietary_WriteData	M24SR/src/lib_STProprietary_feature.c	/^uint16_t STProprietary_WriteData(uint8_t FileNumber, uint16_t offset, uint16_t size, uint8_t * pData, uint8_t* pWritePassword)$/;"	f
SUBJECT_BEGIN_STRING	M24SR/inc/lib_NDEF.h	105;"	d
SUBJECT_BEGIN_STRING_LENGTH	M24SR/inc/lib_NDEF.h	106;"	d
SUCCESS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon54
SVC_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^SVC_Handler$/;"	l
SVC_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  SVC_IRQn                    = -5,     \/*!< 11 Cortex-M0 SV Call Interrupt                          *\/$/;"	e	enum:IRQn
SW1	M24SR/inc/drv_M24SR.h	/^  uint8_t SW1;         						 \/* Command Processing status *\/$/;"	m	struct:__anon12
SW2	M24SR/inc/drv_M24SR.h	/^  uint8_t SW2;          						\/* Command Processing qualification *\/$/;"	m	struct:__anon12
SWIER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SWIER;        \/*!<EXTI Software interrupt event register,                   Address offset: 0x10 *\/$/;"	m	struct:__anon64
SWTRIGR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t SWTRIGR;      \/*!< DAC software trigger register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon60
SYNCHRO_TIMEOUT	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rtc.c	248;"	d	file:
SYSCFG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	738;"	d
SYSCFG_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	684;"	d
SYSCFG_BreakConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_BreakConfig(uint32_t SYSCFG_Break)$/;"	f
SYSCFG_Break_Lockup	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	169;"	d
SYSCFG_Break_PVD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	167;"	d
SYSCFG_Break_SRAMParity	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	168;"	d
SYSCFG_CFGR1_ADC_DMA_RMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2539;"	d
SYSCFG_CFGR1_I2C_FMP_PB6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2544;"	d
SYSCFG_CFGR1_I2C_FMP_PB7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2545;"	d
SYSCFG_CFGR1_I2C_FMP_PB8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2546;"	d
SYSCFG_CFGR1_I2C_FMP_PB9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2547;"	d
SYSCFG_CFGR1_MEM_MODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2536;"	d
SYSCFG_CFGR1_MEM_MODE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2537;"	d
SYSCFG_CFGR1_MEM_MODE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2538;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2542;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2543;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2541;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2540;"	d
SYSCFG_CFGR2_LOCKUP_LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2693;"	d
SYSCFG_CFGR2_PVD_LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2695;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2694;"	d
SYSCFG_CFGR2_SRAM_PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2696;"	d
SYSCFG_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag)$/;"	f
SYSCFG_DMAChannelRemapConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState)$/;"	f
SYSCFG_DMARemap_ADC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	135;"	d
SYSCFG_DMARemap_TIM16	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	132;"	d
SYSCFG_DMARemap_TIM17	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	131;"	d
SYSCFG_DMARemap_USART1Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	133;"	d
SYSCFG_DMARemap_USART1Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	134;"	d
SYSCFG_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_DeInit(void)$/;"	f
SYSCFG_EXTICR1_EXTI0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2550;"	d
SYSCFG_EXTICR1_EXTI0_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2558;"	d
SYSCFG_EXTICR1_EXTI0_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2559;"	d
SYSCFG_EXTICR1_EXTI0_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2560;"	d
SYSCFG_EXTICR1_EXTI0_PF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2561;"	d
SYSCFG_EXTICR1_EXTI1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2551;"	d
SYSCFG_EXTICR1_EXTI1_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2566;"	d
SYSCFG_EXTICR1_EXTI1_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2567;"	d
SYSCFG_EXTICR1_EXTI1_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2568;"	d
SYSCFG_EXTICR1_EXTI1_PF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2569;"	d
SYSCFG_EXTICR1_EXTI2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2552;"	d
SYSCFG_EXTICR1_EXTI2_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2574;"	d
SYSCFG_EXTICR1_EXTI2_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2575;"	d
SYSCFG_EXTICR1_EXTI2_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2576;"	d
SYSCFG_EXTICR1_EXTI2_PD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2577;"	d
SYSCFG_EXTICR1_EXTI3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2553;"	d
SYSCFG_EXTICR1_EXTI3_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2582;"	d
SYSCFG_EXTICR1_EXTI3_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2583;"	d
SYSCFG_EXTICR1_EXTI3_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2584;"	d
SYSCFG_EXTICR2_EXTI4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2587;"	d
SYSCFG_EXTICR2_EXTI4_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2595;"	d
SYSCFG_EXTICR2_EXTI4_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2596;"	d
SYSCFG_EXTICR2_EXTI4_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2597;"	d
SYSCFG_EXTICR2_EXTI4_PF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2598;"	d
SYSCFG_EXTICR2_EXTI5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2588;"	d
SYSCFG_EXTICR2_EXTI5_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2603;"	d
SYSCFG_EXTICR2_EXTI5_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2604;"	d
SYSCFG_EXTICR2_EXTI5_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2605;"	d
SYSCFG_EXTICR2_EXTI5_PF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2606;"	d
SYSCFG_EXTICR2_EXTI6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2589;"	d
SYSCFG_EXTICR2_EXTI6_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2611;"	d
SYSCFG_EXTICR2_EXTI6_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2612;"	d
SYSCFG_EXTICR2_EXTI6_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2613;"	d
SYSCFG_EXTICR2_EXTI6_PF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2614;"	d
SYSCFG_EXTICR2_EXTI7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2590;"	d
SYSCFG_EXTICR2_EXTI7_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2619;"	d
SYSCFG_EXTICR2_EXTI7_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2620;"	d
SYSCFG_EXTICR2_EXTI7_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2621;"	d
SYSCFG_EXTICR2_EXTI7_PF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2622;"	d
SYSCFG_EXTICR3_EXTI10	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2627;"	d
SYSCFG_EXTICR3_EXTI10_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2647;"	d
SYSCFG_EXTICR3_EXTI10_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2648;"	d
SYSCFG_EXTICR3_EXTI10_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2649;"	d
SYSCFG_EXTICR3_EXTI11	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2628;"	d
SYSCFG_EXTICR3_EXTI11_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2654;"	d
SYSCFG_EXTICR3_EXTI11_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2655;"	d
SYSCFG_EXTICR3_EXTI11_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2656;"	d
SYSCFG_EXTICR3_EXTI8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2625;"	d
SYSCFG_EXTICR3_EXTI8_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2633;"	d
SYSCFG_EXTICR3_EXTI8_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2634;"	d
SYSCFG_EXTICR3_EXTI8_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2635;"	d
SYSCFG_EXTICR3_EXTI9	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2626;"	d
SYSCFG_EXTICR3_EXTI9_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2640;"	d
SYSCFG_EXTICR3_EXTI9_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2641;"	d
SYSCFG_EXTICR3_EXTI9_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2642;"	d
SYSCFG_EXTICR4_EXTI12	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2659;"	d
SYSCFG_EXTICR4_EXTI12_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2667;"	d
SYSCFG_EXTICR4_EXTI12_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2668;"	d
SYSCFG_EXTICR4_EXTI12_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2669;"	d
SYSCFG_EXTICR4_EXTI13	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2660;"	d
SYSCFG_EXTICR4_EXTI13_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2674;"	d
SYSCFG_EXTICR4_EXTI13_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2675;"	d
SYSCFG_EXTICR4_EXTI13_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2676;"	d
SYSCFG_EXTICR4_EXTI14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2661;"	d
SYSCFG_EXTICR4_EXTI14_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2681;"	d
SYSCFG_EXTICR4_EXTI14_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2682;"	d
SYSCFG_EXTICR4_EXTI14_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2683;"	d
SYSCFG_EXTICR4_EXTI15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2662;"	d
SYSCFG_EXTICR4_EXTI15_PA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2688;"	d
SYSCFG_EXTICR4_EXTI15_PB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2689;"	d
SYSCFG_EXTICR4_EXTI15_PC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2690;"	d
SYSCFG_EXTILineConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)$/;"	f
SYSCFG_FLAG_PE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	183;"	d
SYSCFG_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag)$/;"	f
SYSCFG_I2CFastModePlusConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState)$/;"	f
SYSCFG_I2CFastModePlus_PB6	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	150;"	d
SYSCFG_I2CFastModePlus_PB7	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	151;"	d
SYSCFG_I2CFastModePlus_PB8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	152;"	d
SYSCFG_I2CFastModePlus_PB9	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	153;"	d
SYSCFG_MemoryRemapConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_syscfg.c	/^void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap)$/;"	f
SYSCFG_MemoryRemap_Flash	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	115;"	d
SYSCFG_MemoryRemap_SRAM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	117;"	d
SYSCFG_MemoryRemap_SystemMemory	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	116;"	d
SYSCFG_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon68
SYSCLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t SYSCLK_Frequency;$/;"	m	struct:__anon31
SYSTEM_FILE_ID	M24SR/inc/drv_M24SR.h	54;"	d
SYS_FORMAT_CONFIG	M24SR/inc/lib_STProprietary_feature.h	39;"	d
SYS_NUMBER_OF_MANAGED_FILE	M24SR/inc/lib_STProprietary_feature.h	37;"	d
SYS_NUMBER_OF_PRIVATE_FILE	M24SR/inc/lib_STProprietary_feature.h	38;"	d
SetSysClock	CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c	/^static void SetSysClock(void)$/;"	f	file:
Speed	M24SR/inc/lib_NDEF_MyApp.h	/^	uint8_t Speed;$/;"	m	struct:__anon6
Stack_Mem	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Size	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^Stack_Size      EQU     0x00000400$/;"	d
String	M24SR/inc/lib_NDEF_MyApp.h	/^	char String[20];$/;"	m	struct:__anon7
Subject	M24SR/inc/lib_NDEF_Email.h	/^	char Subject[100];$/;"	m	struct:__anon4
Subtraction	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Subtraction"><\/a>Subtraction<\/h3>$/;"	a
SysTick	CMSIS/Include/core_cm0.h	460;"	d
SysTick	CMSIS/Include/core_cm3.h	853;"	d
SysTick	CMSIS/Include/core_cm4.h	989;"	d
SysTick_BASE	CMSIS/Include/core_cm0.h	455;"	d
SysTick_BASE	CMSIS/Include/core_cm3.h	847;"	d
SysTick_BASE	CMSIS/Include/core_cm4.h	983;"	d
SysTick_CALIB_NOREF_Msk	CMSIS/Include/core_cm0.h	428;"	d
SysTick_CALIB_NOREF_Msk	CMSIS/Include/core_cm3.h	591;"	d
SysTick_CALIB_NOREF_Msk	CMSIS/Include/core_cm4.h	621;"	d
SysTick_CALIB_NOREF_Pos	CMSIS/Include/core_cm0.h	427;"	d
SysTick_CALIB_NOREF_Pos	CMSIS/Include/core_cm3.h	590;"	d
SysTick_CALIB_NOREF_Pos	CMSIS/Include/core_cm4.h	620;"	d
SysTick_CALIB_SKEW_Msk	CMSIS/Include/core_cm0.h	431;"	d
SysTick_CALIB_SKEW_Msk	CMSIS/Include/core_cm3.h	594;"	d
SysTick_CALIB_SKEW_Msk	CMSIS/Include/core_cm4.h	624;"	d
SysTick_CALIB_SKEW_Pos	CMSIS/Include/core_cm0.h	430;"	d
SysTick_CALIB_SKEW_Pos	CMSIS/Include/core_cm3.h	593;"	d
SysTick_CALIB_SKEW_Pos	CMSIS/Include/core_cm4.h	623;"	d
SysTick_CALIB_TENMS_Msk	CMSIS/Include/core_cm0.h	434;"	d
SysTick_CALIB_TENMS_Msk	CMSIS/Include/core_cm3.h	597;"	d
SysTick_CALIB_TENMS_Msk	CMSIS/Include/core_cm4.h	627;"	d
SysTick_CALIB_TENMS_Pos	CMSIS/Include/core_cm0.h	433;"	d
SysTick_CALIB_TENMS_Pos	CMSIS/Include/core_cm3.h	596;"	d
SysTick_CALIB_TENMS_Pos	CMSIS/Include/core_cm4.h	626;"	d
SysTick_CLKSourceConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_misc.c	/^void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)$/;"	f
SysTick_CLKSource_HCLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	111;"	d
SysTick_CLKSource_HCLK_Div8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	110;"	d
SysTick_CTRL_CLKSOURCE_Msk	CMSIS/Include/core_cm0.h	410;"	d
SysTick_CTRL_CLKSOURCE_Msk	CMSIS/Include/core_cm3.h	573;"	d
SysTick_CTRL_CLKSOURCE_Msk	CMSIS/Include/core_cm4.h	603;"	d
SysTick_CTRL_CLKSOURCE_Pos	CMSIS/Include/core_cm0.h	409;"	d
SysTick_CTRL_CLKSOURCE_Pos	CMSIS/Include/core_cm3.h	572;"	d
SysTick_CTRL_CLKSOURCE_Pos	CMSIS/Include/core_cm4.h	602;"	d
SysTick_CTRL_COUNTFLAG_Msk	CMSIS/Include/core_cm0.h	407;"	d
SysTick_CTRL_COUNTFLAG_Msk	CMSIS/Include/core_cm3.h	570;"	d
SysTick_CTRL_COUNTFLAG_Msk	CMSIS/Include/core_cm4.h	600;"	d
SysTick_CTRL_COUNTFLAG_Pos	CMSIS/Include/core_cm0.h	406;"	d
SysTick_CTRL_COUNTFLAG_Pos	CMSIS/Include/core_cm3.h	569;"	d
SysTick_CTRL_COUNTFLAG_Pos	CMSIS/Include/core_cm4.h	599;"	d
SysTick_CTRL_ENABLE_Msk	CMSIS/Include/core_cm0.h	416;"	d
SysTick_CTRL_ENABLE_Msk	CMSIS/Include/core_cm3.h	579;"	d
SysTick_CTRL_ENABLE_Msk	CMSIS/Include/core_cm4.h	609;"	d
SysTick_CTRL_ENABLE_Pos	CMSIS/Include/core_cm0.h	415;"	d
SysTick_CTRL_ENABLE_Pos	CMSIS/Include/core_cm3.h	578;"	d
SysTick_CTRL_ENABLE_Pos	CMSIS/Include/core_cm4.h	608;"	d
SysTick_CTRL_TICKINT_Msk	CMSIS/Include/core_cm0.h	413;"	d
SysTick_CTRL_TICKINT_Msk	CMSIS/Include/core_cm3.h	576;"	d
SysTick_CTRL_TICKINT_Msk	CMSIS/Include/core_cm4.h	606;"	d
SysTick_CTRL_TICKINT_Pos	CMSIS/Include/core_cm0.h	412;"	d
SysTick_CTRL_TICKINT_Pos	CMSIS/Include/core_cm3.h	575;"	d
SysTick_CTRL_TICKINT_Pos	CMSIS/Include/core_cm4.h	605;"	d
SysTick_Config	CMSIS/Include/core_cm0.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^SysTick_Handler$/;"	l
SysTick_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M0 System Tick Interrupt                      *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	CMSIS/Include/core_cm0.h	420;"	d
SysTick_LOAD_RELOAD_Msk	CMSIS/Include/core_cm3.h	583;"	d
SysTick_LOAD_RELOAD_Msk	CMSIS/Include/core_cm4.h	613;"	d
SysTick_LOAD_RELOAD_Pos	CMSIS/Include/core_cm0.h	419;"	d
SysTick_LOAD_RELOAD_Pos	CMSIS/Include/core_cm3.h	582;"	d
SysTick_LOAD_RELOAD_Pos	CMSIS/Include/core_cm4.h	612;"	d
SysTick_Type	CMSIS/Include/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon174
SysTick_Type	CMSIS/Include/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon159
SysTick_Type	CMSIS/Include/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon90
SysTick_VAL_CURRENT_Msk	CMSIS/Include/core_cm0.h	424;"	d
SysTick_VAL_CURRENT_Msk	CMSIS/Include/core_cm3.h	587;"	d
SysTick_VAL_CURRENT_Msk	CMSIS/Include/core_cm4.h	617;"	d
SysTick_VAL_CURRENT_Pos	CMSIS/Include/core_cm0.h	423;"	d
SysTick_VAL_CURRENT_Pos	CMSIS/Include/core_cm3.h	586;"	d
SysTick_VAL_CURRENT_Pos	CMSIS/Include/core_cm4.h	616;"	d
SystemCoreClock	CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c	/^uint32_t SystemCoreClock    = 48000000;$/;"	v
SystemCoreClockUpdate	CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c	/^void SystemCoreClockUpdate (void)$/;"	f
SystemInit	CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c	/^void SystemInit (void)$/;"	f
T	CMSIS/Include/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon168::__anon169
T	CMSIS/Include/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon152::__anon153
T	CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon83::__anon84
TABLE_SIZE	CMSIS/Include/arm_math.h	289;"	d
TABLE_SPACING_Q15	CMSIS/Include/arm_math.h	291;"	d
TABLE_SPACING_Q31	CMSIS/Include/arm_math.h	290;"	d
TAFCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TAFCR;      \/*!< RTC tamper and alternate function configuration register, Address offset: 0x40 *\/$/;"	m	struct:__anon73
TAKE_SESSION	M24SR/inc/lib_M24SR.h	46;"	d
TCR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon160
TCR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon91
TC_IT_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	98;"	d	file:
TDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t TDR;    \/*!< USART Transmit Data register,             Address offset: 0x28 *\/$/;"	m	struct:__anon77
TER	CMSIS/Include/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon160
TER	CMSIS/Include/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon91
TEXT_TAG	M24SR/inc/lib_TagType4.h	/^	TEXT_TAG,$/;"	e	enum:__anon17
TEXT_TYPE	M24SR/inc/lib_NDEF.h	/^	TEXT_TYPE,$/;"	e	enum:__anon18
TEXT_TYPE_STRING	M24SR/inc/lib_NDEF.h	114;"	d
TEXT_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	115;"	d
TField	M24SR/inc/lib_STProprietary_feature.h	/^	uint8_t TField;$/;"	m	struct:__anon3
TField	M24SR/inc/lib_TagType4.h	/^	uint8_t TField;$/;"	m	struct:__anon16
TI1_Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TI2_Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TI3_Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TI4_Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TIM1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	743;"	d
TIM14	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	726;"	d
TIM14_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	672;"	d
TIM14_GPIO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1008;"	d
TIM14_HSEDiv32	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1010;"	d
TIM14_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM14_IRQHandler$/;"	l
TIM14_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM14_IRQHandler$/;"	l
TIM14_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM14_IRQn                  = 19,     \/*!< TIM14 Interrupt                                         *\/$/;"	e	enum:IRQn
TIM14_MCO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1011;"	d
TIM14_OR_TI1_RMP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2992;"	d
TIM14_OR_TI1_RMP_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2993;"	d
TIM14_OR_TI1_RMP_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2994;"	d
TIM14_RTC_CLK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1009;"	d
TIM15	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	746;"	d
TIM15_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	692;"	d
TIM15_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM15_IRQHandler$/;"	l
TIM15_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM15_IRQHandler$/;"	l
TIM15_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM15_IRQn                  = 20,     \/*!< TIM15 Interrupt                                         *\/$/;"	e	enum:IRQn
TIM16	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	747;"	d
TIM16_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	693;"	d
TIM16_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM16_IRQHandler$/;"	l
TIM16_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM16_IRQHandler$/;"	l
TIM16_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM16_IRQn                  = 21,     \/*!< TIM16 Interrupt                                         *\/$/;"	e	enum:IRQn
TIM17	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	748;"	d
TIM17_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	694;"	d
TIM17_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM17_IRQHandler$/;"	l
TIM17_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM17_IRQHandler$/;"	l
TIM17_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM17_IRQn                  = 22,     \/*!< TIM17 Interrupt                                         *\/$/;"	e	enum:IRQn
TIM1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	689;"	d
TIM1_BRK_UP_TRG_COM_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM1_BRK_UP_TRG_COM_IRQHandler$/;"	l
TIM1_BRK_UP_TRG_COM_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM1_BRK_UP_TRG_COM_IRQHandler$/;"	l
TIM1_BRK_UP_TRG_COM_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     \/*!< TIM1 Break, Update, Trigger and Commutation Interrupts  *\/$/;"	e	enum:IRQn
TIM1_CC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM1_CC_IRQHandler$/;"	l
TIM1_CC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM1_CC_IRQHandler$/;"	l
TIM1_CC_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM1_CC_IRQn                = 14,     \/*!< TIM1 Capture Compare Interrupt                          *\/$/;"	e	enum:IRQn
TIM2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	723;"	d
TIM2_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	669;"	d
TIM2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM2_IRQHandler$/;"	l
TIM2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM2_IRQHandler$/;"	l
TIM2_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM2_IRQn                   = 15,     \/*!< TIM2 Interrupt                                          *\/$/;"	e	enum:IRQn
TIM3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	724;"	d
TIM3_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	670;"	d
TIM3_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM3_IRQHandler$/;"	l
TIM3_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM3_IRQHandler$/;"	l
TIM3_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM3_IRQn                   = 16,     \/*!< TIM3 Interrupt                                          *\/$/;"	e	enum:IRQn
TIM6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	725;"	d
TIM6_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	671;"	d
TIM6_DAC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TIM6_DAC_IRQHandler$/;"	l
TIM6_DAC_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TIM6_DAC_IRQHandler$/;"	l
TIM6_DAC_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TIM6_DAC_IRQn               = 17,     \/*!< TIM6 and DAC Interrupts                                 *\/$/;"	e	enum:IRQn
TIMEOUTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TIMEOUTR; \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	m	struct:__anon69
TIMINGR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TIMINGR;  \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	m	struct:__anon69
TIMING_CLEAR_MASK	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_i2c.c	96;"	d	file:
TIM_ARRPreloadConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_ARR_ARR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2934;"	d
TIM_AutomaticOutput	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_AutomaticOutput;  \/*!< Specifies whether the TIM Automatic Output feature is enabled or not. $/;"	m	struct:__anon46
TIM_AutomaticOutput_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	460;"	d
TIM_AutomaticOutput_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	459;"	d
TIM_BDTRConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)$/;"	f
TIM_BDTRInitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^} TIM_BDTRInitTypeDef;$/;"	t	typeref:struct:__anon46
TIM_BDTRStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)$/;"	f
TIM_BDTR_AOE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2970;"	d
TIM_BDTR_BKE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2968;"	d
TIM_BDTR_BKP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2969;"	d
TIM_BDTR_DTG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2952;"	d
TIM_BDTR_DTG_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2953;"	d
TIM_BDTR_DTG_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2954;"	d
TIM_BDTR_DTG_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2955;"	d
TIM_BDTR_DTG_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2956;"	d
TIM_BDTR_DTG_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2957;"	d
TIM_BDTR_DTG_5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2958;"	d
TIM_BDTR_DTG_6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2959;"	d
TIM_BDTR_DTG_7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2960;"	d
TIM_BDTR_LOCK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2962;"	d
TIM_BDTR_LOCK_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2963;"	d
TIM_BDTR_LOCK_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2964;"	d
TIM_BDTR_MOE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2971;"	d
TIM_BDTR_OSSI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2966;"	d
TIM_BDTR_OSSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2967;"	d
TIM_Break	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_Break;            \/*!< Specifies whether the TIM Break input is enabled or not. $/;"	m	struct:__anon46
TIM_BreakPolarity	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_BreakPolarity;    \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anon46
TIM_BreakPolarity_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	448;"	d
TIM_BreakPolarity_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	447;"	d
TIM_Break_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	436;"	d
TIM_Break_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	435;"	d
TIM_CCER_CC1E	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2911;"	d
TIM_CCER_CC1NE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2913;"	d
TIM_CCER_CC1NP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2914;"	d
TIM_CCER_CC1P	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2912;"	d
TIM_CCER_CC2E	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2915;"	d
TIM_CCER_CC2NE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2917;"	d
TIM_CCER_CC2NP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2918;"	d
TIM_CCER_CC2P	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2916;"	d
TIM_CCER_CC3E	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2919;"	d
TIM_CCER_CC3NE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2921;"	d
TIM_CCER_CC3NP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2922;"	d
TIM_CCER_CC3P	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2920;"	d
TIM_CCER_CC4E	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2923;"	d
TIM_CCER_CC4NP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2925;"	d
TIM_CCER_CC4P	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2924;"	d
TIM_CCMR1_CC1S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2809;"	d
TIM_CCMR1_CC1S_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2810;"	d
TIM_CCMR1_CC1S_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2811;"	d
TIM_CCMR1_CC2S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2823;"	d
TIM_CCMR1_CC2S_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2824;"	d
TIM_CCMR1_CC2S_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2825;"	d
TIM_CCMR1_IC1F	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2843;"	d
TIM_CCMR1_IC1F_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2844;"	d
TIM_CCMR1_IC1F_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2845;"	d
TIM_CCMR1_IC1F_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2846;"	d
TIM_CCMR1_IC1F_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2847;"	d
TIM_CCMR1_IC1PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2839;"	d
TIM_CCMR1_IC1PSC_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2840;"	d
TIM_CCMR1_IC1PSC_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2841;"	d
TIM_CCMR1_IC2F	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2853;"	d
TIM_CCMR1_IC2F_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2854;"	d
TIM_CCMR1_IC2F_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2855;"	d
TIM_CCMR1_IC2F_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2856;"	d
TIM_CCMR1_IC2F_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2857;"	d
TIM_CCMR1_IC2PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2849;"	d
TIM_CCMR1_IC2PSC_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2850;"	d
TIM_CCMR1_IC2PSC_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2851;"	d
TIM_CCMR1_OC1CE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2821;"	d
TIM_CCMR1_OC1FE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2813;"	d
TIM_CCMR1_OC1M	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2816;"	d
TIM_CCMR1_OC1M_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2817;"	d
TIM_CCMR1_OC1M_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2818;"	d
TIM_CCMR1_OC1M_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2819;"	d
TIM_CCMR1_OC1PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2814;"	d
TIM_CCMR1_OC2CE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2835;"	d
TIM_CCMR1_OC2FE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2827;"	d
TIM_CCMR1_OC2M	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2830;"	d
TIM_CCMR1_OC2M_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2831;"	d
TIM_CCMR1_OC2M_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2832;"	d
TIM_CCMR1_OC2M_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2833;"	d
TIM_CCMR1_OC2PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2828;"	d
TIM_CCMR2_CC3S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2860;"	d
TIM_CCMR2_CC3S_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2861;"	d
TIM_CCMR2_CC3S_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2862;"	d
TIM_CCMR2_CC4S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2874;"	d
TIM_CCMR2_CC4S_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2875;"	d
TIM_CCMR2_CC4S_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2876;"	d
TIM_CCMR2_IC3F	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2894;"	d
TIM_CCMR2_IC3F_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2895;"	d
TIM_CCMR2_IC3F_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2896;"	d
TIM_CCMR2_IC3F_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2897;"	d
TIM_CCMR2_IC3F_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2898;"	d
TIM_CCMR2_IC3PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2890;"	d
TIM_CCMR2_IC3PSC_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2891;"	d
TIM_CCMR2_IC3PSC_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2892;"	d
TIM_CCMR2_IC4F	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2904;"	d
TIM_CCMR2_IC4F_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2905;"	d
TIM_CCMR2_IC4F_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2906;"	d
TIM_CCMR2_IC4F_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2907;"	d
TIM_CCMR2_IC4F_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2908;"	d
TIM_CCMR2_IC4PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2900;"	d
TIM_CCMR2_IC4PSC_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2901;"	d
TIM_CCMR2_IC4PSC_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2902;"	d
TIM_CCMR2_OC3CE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2872;"	d
TIM_CCMR2_OC3FE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2864;"	d
TIM_CCMR2_OC3M	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2867;"	d
TIM_CCMR2_OC3M_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2868;"	d
TIM_CCMR2_OC3M_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2869;"	d
TIM_CCMR2_OC3M_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2870;"	d
TIM_CCMR2_OC3PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2865;"	d
TIM_CCMR2_OC4CE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2886;"	d
TIM_CCMR2_OC4FE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2878;"	d
TIM_CCMR2_OC4M	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2881;"	d
TIM_CCMR2_OC4M_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2882;"	d
TIM_CCMR2_OC4M_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2883;"	d
TIM_CCMR2_OC4M_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2884;"	d
TIM_CCMR2_OC4PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2879;"	d
TIM_CCPreloadControl	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_CCR1_CCR1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2940;"	d
TIM_CCR2_CCR2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2943;"	d
TIM_CCR3_CCR3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2946;"	d
TIM_CCR4_CCR4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2949;"	d
TIM_CCxCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)$/;"	f
TIM_CCxNCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)$/;"	f
TIM_CCxN_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	424;"	d
TIM_CCxN_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	423;"	d
TIM_CCx_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	412;"	d
TIM_CCx_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	411;"	d
TIM_CKD_DIV1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	331;"	d
TIM_CKD_DIV2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	332;"	d
TIM_CKD_DIV4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	333;"	d
TIM_CNT_CNT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2928;"	d
TIM_CR1_ARPE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2714;"	d
TIM_CR1_CEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2704;"	d
TIM_CR1_CKD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2716;"	d
TIM_CR1_CKD_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2717;"	d
TIM_CR1_CKD_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2718;"	d
TIM_CR1_CMS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2710;"	d
TIM_CR1_CMS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2711;"	d
TIM_CR1_CMS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2712;"	d
TIM_CR1_DIR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2708;"	d
TIM_CR1_OPM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2707;"	d
TIM_CR1_UDIS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2705;"	d
TIM_CR1_URS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2706;"	d
TIM_CR2_CCDS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2723;"	d
TIM_CR2_CCPC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2721;"	d
TIM_CR2_CCUS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2722;"	d
TIM_CR2_MMS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2725;"	d
TIM_CR2_MMS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2726;"	d
TIM_CR2_MMS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2727;"	d
TIM_CR2_MMS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2728;"	d
TIM_CR2_OIS1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2731;"	d
TIM_CR2_OIS1N	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2732;"	d
TIM_CR2_OIS2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2733;"	d
TIM_CR2_OIS2N	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2734;"	d
TIM_CR2_OIS3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2735;"	d
TIM_CR2_OIS3N	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2736;"	d
TIM_CR2_OIS4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2737;"	d
TIM_CR2_TI1S	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2730;"	d
TIM_Channel	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_Channel;      \/*!< Specifies the TIM channel.$/;"	m	struct:__anon45
TIM_Channel_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	308;"	d
TIM_Channel_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	309;"	d
TIM_Channel_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	310;"	d
TIM_Channel_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	311;"	d
TIM_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f
TIM_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f
TIM_ClearOC1Ref	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClearOC2Ref	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClearOC3Ref	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClearOC4Ref	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClockDivision	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon43
TIM_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_CounterMode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon43
TIM_CounterModeConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)$/;"	f
TIM_CounterMode_CenterAligned1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	347;"	d
TIM_CounterMode_CenterAligned2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	348;"	d
TIM_CounterMode_CenterAligned3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	349;"	d
TIM_CounterMode_Down	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	346;"	d
TIM_CounterMode_Up	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	345;"	d
TIM_CtrlPWMOutputs	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_DCR_DBA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2974;"	d
TIM_DCR_DBA_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2975;"	d
TIM_DCR_DBA_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2976;"	d
TIM_DCR_DBA_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2977;"	d
TIM_DCR_DBA_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2978;"	d
TIM_DCR_DBA_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2979;"	d
TIM_DCR_DBL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2981;"	d
TIM_DCR_DBL_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2982;"	d
TIM_DCR_DBL_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2983;"	d
TIM_DCR_DBL_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2984;"	d
TIM_DCR_DBL_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2985;"	d
TIM_DCR_DBL_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2986;"	d
TIM_DIER_BIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2775;"	d
TIM_DIER_CC1DE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2777;"	d
TIM_DIER_CC1IE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2769;"	d
TIM_DIER_CC2DE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2778;"	d
TIM_DIER_CC2IE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2770;"	d
TIM_DIER_CC3DE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2779;"	d
TIM_DIER_CC3IE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2771;"	d
TIM_DIER_CC4DE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2780;"	d
TIM_DIER_CC4IE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2772;"	d
TIM_DIER_COMDE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2781;"	d
TIM_DIER_COMIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2773;"	d
TIM_DIER_TDE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2782;"	d
TIM_DIER_TIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2774;"	d
TIM_DIER_UDE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2776;"	d
TIM_DIER_UIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2768;"	d
TIM_DMABase_ARR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	618;"	d
TIM_DMABase_BDTR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	624;"	d
TIM_DMABase_CCER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	615;"	d
TIM_DMABase_CCMR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	613;"	d
TIM_DMABase_CCMR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	614;"	d
TIM_DMABase_CCR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	620;"	d
TIM_DMABase_CCR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	621;"	d
TIM_DMABase_CCR3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	622;"	d
TIM_DMABase_CCR4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	623;"	d
TIM_DMABase_CNT	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	616;"	d
TIM_DMABase_CR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	607;"	d
TIM_DMABase_CR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	608;"	d
TIM_DMABase_DCR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	625;"	d
TIM_DMABase_DIER	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	610;"	d
TIM_DMABase_EGR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	612;"	d
TIM_DMABase_OR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	626;"	d
TIM_DMABase_PSC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	617;"	d
TIM_DMABase_RCR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	619;"	d
TIM_DMABase_SMCR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	609;"	d
TIM_DMABase_SR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	611;"	d
TIM_DMABurstLength_10Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1034;"	d
TIM_DMABurstLength_10Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	665;"	d
TIM_DMABurstLength_11Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1035;"	d
TIM_DMABurstLength_11Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	666;"	d
TIM_DMABurstLength_12Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1036;"	d
TIM_DMABurstLength_12Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	667;"	d
TIM_DMABurstLength_13Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1037;"	d
TIM_DMABurstLength_13Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	668;"	d
TIM_DMABurstLength_14Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1038;"	d
TIM_DMABurstLength_14Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	669;"	d
TIM_DMABurstLength_15Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1039;"	d
TIM_DMABurstLength_15Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	670;"	d
TIM_DMABurstLength_16Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1040;"	d
TIM_DMABurstLength_16Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	671;"	d
TIM_DMABurstLength_17Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1041;"	d
TIM_DMABurstLength_17Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	672;"	d
TIM_DMABurstLength_18Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1042;"	d
TIM_DMABurstLength_18Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	673;"	d
TIM_DMABurstLength_1Byte	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1025;"	d
TIM_DMABurstLength_1Transfer	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	656;"	d
TIM_DMABurstLength_2Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1026;"	d
TIM_DMABurstLength_2Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	657;"	d
TIM_DMABurstLength_3Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1027;"	d
TIM_DMABurstLength_3Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	658;"	d
TIM_DMABurstLength_4Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1028;"	d
TIM_DMABurstLength_4Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	659;"	d
TIM_DMABurstLength_5Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1029;"	d
TIM_DMABurstLength_5Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	660;"	d
TIM_DMABurstLength_6Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1030;"	d
TIM_DMABurstLength_6Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	661;"	d
TIM_DMABurstLength_7Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1031;"	d
TIM_DMABurstLength_7Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	662;"	d
TIM_DMABurstLength_8Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1032;"	d
TIM_DMABurstLength_8Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	663;"	d
TIM_DMABurstLength_9Bytes	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	1033;"	d
TIM_DMABurstLength_9Transfers	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	664;"	d
TIM_DMACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)$/;"	f
TIM_DMAConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)$/;"	f
TIM_DMAR_DMAB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2989;"	d
TIM_DMA_CC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	701;"	d
TIM_DMA_CC2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	702;"	d
TIM_DMA_CC3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	703;"	d
TIM_DMA_CC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	704;"	d
TIM_DMA_COM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	705;"	d
TIM_DMA_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	706;"	d
TIM_DMA_Update	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	700;"	d
TIM_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_DeInit(TIM_TypeDef* TIMx)$/;"	f
TIM_DeadTime	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_DeadTime;         \/*!< Specifies the delay time between the switching-off and the$/;"	m	struct:__anon46
TIM_EGR_BG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2806;"	d
TIM_EGR_CC1G	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2800;"	d
TIM_EGR_CC2G	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2801;"	d
TIM_EGR_CC3G	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2802;"	d
TIM_EGR_CC4G	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2803;"	d
TIM_EGR_COMG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2804;"	d
TIM_EGR_TG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2805;"	d
TIM_EGR_UG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2799;"	d
TIM_ETRClockMode1Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,$/;"	f
TIM_ETRClockMode2Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, $/;"	f
TIM_ETRConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,$/;"	f
TIM_EncoderInterfaceConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,$/;"	f
TIM_EncoderMode_TI1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	808;"	d
TIM_EncoderMode_TI12	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	810;"	d
TIM_EncoderMode_TI2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	809;"	d
TIM_EventSource_Break	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	830;"	d
TIM_EventSource_CC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	824;"	d
TIM_EventSource_CC2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	825;"	d
TIM_EventSource_CC3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	826;"	d
TIM_EventSource_CC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	827;"	d
TIM_EventSource_COM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	828;"	d
TIM_EventSource_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	829;"	d
TIM_EventSource_Update	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	823;"	d
TIM_ExtTRGPSC_DIV2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	718;"	d
TIM_ExtTRGPSC_DIV4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	719;"	d
TIM_ExtTRGPSC_DIV8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	720;"	d
TIM_ExtTRGPSC_OFF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	717;"	d
TIM_ExtTRGPolarity_Inverted	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	772;"	d
TIM_ExtTRGPolarity_NonInverted	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	773;"	d
TIM_FLAG_Break	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	951;"	d
TIM_FLAG_CC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	945;"	d
TIM_FLAG_CC1OF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	952;"	d
TIM_FLAG_CC2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	946;"	d
TIM_FLAG_CC2OF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	953;"	d
TIM_FLAG_CC3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	947;"	d
TIM_FLAG_CC3OF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	954;"	d
TIM_FLAG_CC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	948;"	d
TIM_FLAG_CC4OF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	955;"	d
TIM_FLAG_COM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	949;"	d
TIM_FLAG_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	950;"	d
TIM_FLAG_Update	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	944;"	d
TIM_ForcedAction_Active	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	796;"	d
TIM_ForcedAction_InActive	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	797;"	d
TIM_ForcedOC1Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_ForcedOC2Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_ForcedOC3Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_ForcedOC4Config	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_GenerateEvent	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)$/;"	f
TIM_GetCapture1	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCapture2	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCapture3	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCapture4	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCounter	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)$/;"	f
TIM_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f
TIM_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f
TIM_GetPrescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)$/;"	f
TIM_ICFilter	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon45
TIM_ICInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f
TIM_ICInitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^} TIM_ICInitTypeDef;$/;"	t	typeref:struct:__anon45
TIM_ICPSC_DIV1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	565;"	d
TIM_ICPSC_DIV2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	566;"	d
TIM_ICPSC_DIV4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	567;"	d
TIM_ICPSC_DIV8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	568;"	d
TIM_ICPolarity	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon45
TIM_ICPolarity_BothEdge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	537;"	d
TIM_ICPolarity_Falling	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	536;"	d
TIM_ICPolarity_Rising	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	535;"	d
TIM_ICPrescaler	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon45
TIM_ICSelection	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon45
TIM_ICSelection_DirectTI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	549;"	d
TIM_ICSelection_IndirectTI	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	551;"	d
TIM_ICSelection_TRC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	553;"	d
TIM_ICStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f
TIM_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)$/;"	f
TIM_ITRxExternalClockConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f
TIM_IT_Break	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	588;"	d
TIM_IT_CC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	582;"	d
TIM_IT_CC2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	583;"	d
TIM_IT_CC3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	584;"	d
TIM_IT_CC4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	585;"	d
TIM_IT_COM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	586;"	d
TIM_IT_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	587;"	d
TIM_IT_Update	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	581;"	d
TIM_InternalClockConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_InternalClockConfig(TIM_TypeDef* TIMx)$/;"	f
TIM_LOCKLevel	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_LOCKLevel;        \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anon46
TIM_LOCKLevel_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	472;"	d
TIM_LOCKLevel_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	473;"	d
TIM_LOCKLevel_3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	474;"	d
TIM_LOCKLevel_OFF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	471;"	d
TIM_MasterSlaveMode_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	933;"	d
TIM_MasterSlaveMode_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	932;"	d
TIM_OC1FastConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC1Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC1NPolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f
TIM_OC1PolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC1PreloadConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OC2FastConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC2Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC2NPolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f
TIM_OC2PolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC2PreloadConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OC3FastConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC3Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC3NPolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f
TIM_OC3PolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC3PreloadConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OC4FastConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC4Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC4PolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC4PreloadConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OCClear_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	881;"	d
TIM_OCClear_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	880;"	d
TIM_OCFast_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	868;"	d
TIM_OCFast_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	867;"	d
TIM_OCIdleState	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon44
TIM_OCIdleState_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	512;"	d
TIM_OCIdleState_Set	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	511;"	d
TIM_OCInitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^} TIM_OCInitTypeDef;$/;"	t	typeref:struct:__anon44
TIM_OCMode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon44
TIM_OCMode_Active	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	269;"	d
TIM_OCMode_Inactive	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	270;"	d
TIM_OCMode_PWM1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	272;"	d
TIM_OCMode_PWM2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	273;"	d
TIM_OCMode_Timing	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	268;"	d
TIM_OCMode_Toggle	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	271;"	d
TIM_OCNIdleState	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon44
TIM_OCNIdleState_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	524;"	d
TIM_OCNIdleState_Set	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	523;"	d
TIM_OCNPolarity	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon44
TIM_OCNPolarity_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	375;"	d
TIM_OCNPolarity_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	376;"	d
TIM_OCPolarity	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon44
TIM_OCPolarity_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	363;"	d
TIM_OCPolarity_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	364;"	d
TIM_OCPreload_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	856;"	d
TIM_OCPreload_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	855;"	d
TIM_OCREFERENCECECLEAR_SOURCE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	999;"	d
TIM_OCReferenceClear_ETRF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	997;"	d
TIM_OCReferenceClear_OCREFCLR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	998;"	d
TIM_OCStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OPMode_Repetitive	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	297;"	d
TIM_OPMode_Single	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	296;"	d
TIM_OSSIState	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OSSIState;        \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anon46
TIM_OSSIState_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	488;"	d
TIM_OSSIState_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	487;"	d
TIM_OSSRState	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OSSRState;        \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anon46
TIM_OSSRState_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	500;"	d
TIM_OSSRState_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	499;"	d
TIM_OutputNState	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OutputNState;  \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon44
TIM_OutputNState_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	399;"	d
TIM_OutputNState_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	400;"	d
TIM_OutputState	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_OutputState;   \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon44
TIM_OutputState_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	387;"	d
TIM_OutputState_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	388;"	d
TIM_PSCReloadMode_Immediate	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	785;"	d
TIM_PSCReloadMode_Update	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	784;"	d
TIM_PSC_PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2931;"	d
TIM_PWMIConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f
TIM_Period	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint32_t TIM_Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon43
TIM_Prescaler	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint16_t TIM_Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon43
TIM_PrescalerConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)$/;"	f
TIM_Pulse	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint32_t TIM_Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon44
TIM_RCR_REP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2937;"	d
TIM_RemapConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)$/;"	f
TIM_RepetitionCounter	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^  uint8_t TIM_RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon43
TIM_SMCR_ECE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2764;"	d
TIM_SMCR_ETF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2754;"	d
TIM_SMCR_ETF_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2755;"	d
TIM_SMCR_ETF_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2756;"	d
TIM_SMCR_ETF_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2757;"	d
TIM_SMCR_ETF_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2758;"	d
TIM_SMCR_ETP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2765;"	d
TIM_SMCR_ETPS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2760;"	d
TIM_SMCR_ETPS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2761;"	d
TIM_SMCR_ETPS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2762;"	d
TIM_SMCR_MSM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2752;"	d
TIM_SMCR_OCCS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2745;"	d
TIM_SMCR_SMS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2740;"	d
TIM_SMCR_SMS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2741;"	d
TIM_SMCR_SMS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2742;"	d
TIM_SMCR_SMS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2743;"	d
TIM_SMCR_TS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2747;"	d
TIM_SMCR_TS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2748;"	d
TIM_SMCR_TS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2749;"	d
TIM_SMCR_TS_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2750;"	d
TIM_SR_BIF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2792;"	d
TIM_SR_CC1IF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2786;"	d
TIM_SR_CC1OF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2793;"	d
TIM_SR_CC2IF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2787;"	d
TIM_SR_CC2OF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2794;"	d
TIM_SR_CC3IF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2788;"	d
TIM_SR_CC3OF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2795;"	d
TIM_SR_CC4IF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2789;"	d
TIM_SR_CC4OF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2796;"	d
TIM_SR_COMIF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2790;"	d
TIM_SR_TIF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2791;"	d
TIM_SR_UIF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	2785;"	d
TIM_SelectCCDMA	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_SelectCOM	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_SelectHallSensor	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_SelectInputTrigger	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f
TIM_SelectMasterSlaveMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)$/;"	f
TIM_SelectOCREFClear	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)$/;"	f
TIM_SelectOCxM	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)$/;"	f
TIM_SelectOnePulseMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)$/;"	f
TIM_SelectOutputTrigger	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)$/;"	f
TIM_SelectSlaveMode	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)$/;"	f
TIM_SetAutoreload	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)$/;"	f
TIM_SetClockDivision	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)$/;"	f
TIM_SetCompare1	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)$/;"	f
TIM_SetCompare2	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)$/;"	f
TIM_SetCompare3	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)$/;"	f
TIM_SetCompare4	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)$/;"	f
TIM_SetCounter	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)$/;"	f
TIM_SetIC1Prescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SetIC2Prescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SetIC3Prescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SetIC4Prescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SlaveMode_External1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	919;"	d
TIM_SlaveMode_Gated	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	917;"	d
TIM_SlaveMode_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	916;"	d
TIM_SlaveMode_Trigger	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	918;"	d
TIM_TIxExternalCLK1Source_TI1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	761;"	d
TIM_TIxExternalCLK1Source_TI1ED	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	763;"	d
TIM_TIxExternalCLK1Source_TI2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	762;"	d
TIM_TIxExternalClockConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,$/;"	f
TIM_TRGOSource_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	893;"	d
TIM_TRGOSource_OC1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	895;"	d
TIM_TRGOSource_OC1Ref	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	896;"	d
TIM_TRGOSource_OC2Ref	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	897;"	d
TIM_TRGOSource_OC3Ref	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	898;"	d
TIM_TRGOSource_OC4Ref	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	899;"	d
TIM_TRGOSource_Reset	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	892;"	d
TIM_TRGOSource_Update	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	894;"	d
TIM_TS_ETRF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	740;"	d
TIM_TS_ITR0	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	733;"	d
TIM_TS_ITR1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	734;"	d
TIM_TS_ITR2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	735;"	d
TIM_TS_ITR3	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	736;"	d
TIM_TS_TI1FP1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	738;"	d
TIM_TS_TI1F_ED	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	737;"	d
TIM_TS_TI2FP2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	739;"	d
TIM_TimeBaseInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f
TIM_TimeBaseInitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	/^} TIM_TimeBaseInitTypeDef;       $/;"	t	typeref:struct:__anon43
TIM_TimeBaseStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f
TIM_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon75
TIM_UpdateDisableConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_UpdateRequestConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_tim.c	/^void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)$/;"	f
TIM_UpdateSource_Global	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	841;"	d
TIM_UpdateSource_Regular	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	844;"	d
TITLE	M24SR/inc/lib_NDEF_Vcard.h	58;"	d
TITLE_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	76;"	d
TNF_AbsoluteURI	M24SR/inc/lib_NDEF.h	64;"	d
TNF_Empty	M24SR/inc/lib_NDEF.h	61;"	d
TNF_Mask	M24SR/inc/lib_NDEF.h	59;"	d
TNF_MediaType	M24SR/inc/lib_NDEF.h	63;"	d
TNF_NFCForumExternal	M24SR/inc/lib_NDEF.h	65;"	d
TNF_Reserved	M24SR/inc/lib_NDEF.h	68;"	d
TNF_Unchanged	M24SR/inc/lib_NDEF.h	67;"	d
TNF_Unknown	M24SR/inc/lib_NDEF.h	66;"	d
TNF_WellKnown	M24SR/inc/lib_NDEF.h	62;"	d
TOGGLE	M24SR/inc/drv_M24SR.h	44;"	d
TPR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon160
TPR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon91
TR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TR;           \/*!< ADC watchdog threshold register,                            Address offset:0x20 *\/$/;"	m	struct:__anon55
TR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TR;         \/*!< RTC time register,                                        Address offset: 0x00 *\/$/;"	m	struct:__anon73
TSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	761;"	d
TSC_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	707;"	d
TSC_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} TSC_TypeDef;$/;"	t	typeref:struct:__anon76
TSDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TSDR;       \/*!< RTC time stamp date register,                             Address offset: 0x34 *\/$/;"	m	struct:__anon73
TSSSR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TSSSR;      \/*!< RTC time-stamp sub second register,                       Address offset: 0x38 *\/$/;"	m	struct:__anon73
TSTR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TSTR;       \/*!< RTC time stamp time register,                             Address offset: 0x30 *\/$/;"	m	struct:__anon73
TS_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^TS_IRQHandler$/;"	l
TS_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^TS_IRQHandler$/;"	l
TS_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  TS_IRQn                     = 8,      \/*!< TS Interrupt                                            *\/$/;"	e	enum:IRQn
TT4_AddAAR	M24SR/src/lib_TagType4.c	/^uint16_t TT4_AddAAR(sAARInfo *pAAR)$/;"	f
TT4_Init	M24SR/src/lib_TagType4.c	/^uint16_t TT4_Init (void)$/;"	f
TT4_ReadEmail	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadEmail (sEmailInfo *pEmailStruct)$/;"	f
TT4_ReadGeo	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadGeo(sGeoInfo *pGeo)$/;"	f
TT4_ReadMyApp	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadMyApp(sMyAppInfo *pMyAppStruct)$/;"	f
TT4_ReadNDEF	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadNDEF(uint8_t *pNDEF)$/;"	f
TT4_ReadSMS	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadSMS(sSMSInfo *pSMS)$/;"	f
TT4_ReadURI	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadURI(sURI_Info *pURI)$/;"	f
TT4_ReadVcard	M24SR/src/lib_TagType4.c	/^uint16_t TT4_ReadVcard(sVcardInfo *pVcard)$/;"	f
TT4_WriteEmail	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteEmail(sEmailInfo *pEmailStruct)$/;"	f
TT4_WriteGeo	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteGeo(sGeoInfo *pGeo)$/;"	f
TT4_WriteMyApp	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteMyApp(sMyAppInfo *pMyAppStruct)$/;"	f
TT4_WriteNDEF	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteNDEF(uint8_t *pNDEF)$/;"	f
TT4_WriteSMS	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteSMS(sSMSInfo *pSMS)$/;"	f
TT4_WriteURI	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteURI(sURI_Info *pURI)$/;"	f
TT4_WriteVcard	M24SR/src/lib_TagType4.c	/^uint16_t TT4_WriteVcard(sVcardInfo *pVcard)$/;"	f
TXCRCR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t TXCRCR;   \/*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 *\/$/;"	m	struct:__anon74
TXDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TXDR;         \/*!< CEC Tx data register ,                                      Address offset:0x08 *\/$/;"	m	struct:__anon57
TXDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t TXDR;     \/*!< I2C Transmit data register,        Address offset: 0x28 *\/$/;"	m	struct:__anon69
TYPE	CMSIS/Include/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon162
TYPE	CMSIS/Include/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon93
TYPE_LENGTH_FIELD	M24SR/inc/lib_NDEF.h	50;"	d
TagT4Init	M24SR/inc/lib_wrapper.h	37;"	d
Tag_TypeDef	M24SR/inc/lib_TagType4.h	/^} Tag_TypeDef;$/;"	t	typeref:enum:__anon17
Title	M24SR/inc/lib_NDEF_Vcard.h	/^	char Title[80];$/;"	m	struct:__anon15
Toolchain	CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="Toolchain"><\/a>Used Toolchains<\/h2>$/;"	a
Type	M24SR/inc/lib_NDEF.h	/^	uint8_t Type[0xFF];$/;"	m	struct:__anon19
TypeLength	M24SR/inc/lib_NDEF.h	/^  uint8_t TypeLength;$/;"	m	struct:__anon19
UB_STATUS_OFFSET	M24SR/inc/drv_M24SR.h	48;"	d
UNKNOWN_TAG	M24SR/inc/lib_TagType4.h	/^	UNKNOWN_TAG = 0,$/;"	e	enum:__anon17
UNKNOWN_TYPE	M24SR/inc/lib_NDEF.h	/^	UNKNOWN_TYPE = 0,$/;"	e	enum:__anon18
URI_EMAIL_TYPE	M24SR/inc/lib_NDEF.h	/^	URI_EMAIL_TYPE,$/;"	e	enum:__anon18
URI_FIRST_DATA_END	M24SR/inc/lib_NDEF.h	102;"	d
URI_FIRST_DATA_END_LENGTH	M24SR/inc/lib_NDEF.h	103;"	d
URI_GEO_TYPE	M24SR/inc/lib_NDEF.h	/^	URI_GEO_TYPE,$/;"	e	enum:__anon18
URI_ID_0x00	M24SR/inc/lib_NDEF.h	121;"	d
URI_ID_0x01	M24SR/inc/lib_NDEF.h	122;"	d
URI_ID_0x01_STRING	M24SR/inc/lib_NDEF.h	159;"	d
URI_ID_0x02	M24SR/inc/lib_NDEF.h	123;"	d
URI_ID_0x02_STRING	M24SR/inc/lib_NDEF.h	160;"	d
URI_ID_0x03	M24SR/inc/lib_NDEF.h	124;"	d
URI_ID_0x03_STRING	M24SR/inc/lib_NDEF.h	161;"	d
URI_ID_0x04	M24SR/inc/lib_NDEF.h	125;"	d
URI_ID_0x04_STRING	M24SR/inc/lib_NDEF.h	162;"	d
URI_ID_0x05	M24SR/inc/lib_NDEF.h	126;"	d
URI_ID_0x05_STRING	M24SR/inc/lib_NDEF.h	163;"	d
URI_ID_0x06	M24SR/inc/lib_NDEF.h	127;"	d
URI_ID_0x06_STRING	M24SR/inc/lib_NDEF.h	164;"	d
URI_ID_0x07	M24SR/inc/lib_NDEF.h	128;"	d
URI_ID_0x07_STRING	M24SR/inc/lib_NDEF.h	165;"	d
URI_ID_0x08	M24SR/inc/lib_NDEF.h	129;"	d
URI_ID_0x08_STRING	M24SR/inc/lib_NDEF.h	166;"	d
URI_ID_0x09	M24SR/inc/lib_NDEF.h	130;"	d
URI_ID_0x09_STRING	M24SR/inc/lib_NDEF.h	167;"	d
URI_ID_0x0A	M24SR/inc/lib_NDEF.h	131;"	d
URI_ID_0x0A_STRING	M24SR/inc/lib_NDEF.h	168;"	d
URI_ID_0x0B	M24SR/inc/lib_NDEF.h	132;"	d
URI_ID_0x0B_STRING	M24SR/inc/lib_NDEF.h	169;"	d
URI_ID_0x0C	M24SR/inc/lib_NDEF.h	133;"	d
URI_ID_0x0C_STRING	M24SR/inc/lib_NDEF.h	170;"	d
URI_ID_0x0D	M24SR/inc/lib_NDEF.h	134;"	d
URI_ID_0x0D_STRING	M24SR/inc/lib_NDEF.h	171;"	d
URI_ID_0x0E	M24SR/inc/lib_NDEF.h	135;"	d
URI_ID_0x0E_STRING	M24SR/inc/lib_NDEF.h	172;"	d
URI_ID_0x0F	M24SR/inc/lib_NDEF.h	136;"	d
URI_ID_0x0F_STRING	M24SR/inc/lib_NDEF.h	173;"	d
URI_ID_0x10	M24SR/inc/lib_NDEF.h	137;"	d
URI_ID_0x10_STRING	M24SR/inc/lib_NDEF.h	174;"	d
URI_ID_0x11	M24SR/inc/lib_NDEF.h	138;"	d
URI_ID_0x11_STRING	M24SR/inc/lib_NDEF.h	175;"	d
URI_ID_0x12	M24SR/inc/lib_NDEF.h	139;"	d
URI_ID_0x12_STRING	M24SR/inc/lib_NDEF.h	176;"	d
URI_ID_0x13	M24SR/inc/lib_NDEF.h	140;"	d
URI_ID_0x13_STRING	M24SR/inc/lib_NDEF.h	177;"	d
URI_ID_0x14	M24SR/inc/lib_NDEF.h	141;"	d
URI_ID_0x14_STRING	M24SR/inc/lib_NDEF.h	178;"	d
URI_ID_0x15	M24SR/inc/lib_NDEF.h	142;"	d
URI_ID_0x15_STRING	M24SR/inc/lib_NDEF.h	179;"	d
URI_ID_0x16	M24SR/inc/lib_NDEF.h	143;"	d
URI_ID_0x16_STRING	M24SR/inc/lib_NDEF.h	180;"	d
URI_ID_0x17	M24SR/inc/lib_NDEF.h	144;"	d
URI_ID_0x17_STRING	M24SR/inc/lib_NDEF.h	181;"	d
URI_ID_0x18	M24SR/inc/lib_NDEF.h	145;"	d
URI_ID_0x18_STRING	M24SR/inc/lib_NDEF.h	182;"	d
URI_ID_0x19	M24SR/inc/lib_NDEF.h	146;"	d
URI_ID_0x19_STRING	M24SR/inc/lib_NDEF.h	183;"	d
URI_ID_0x1A	M24SR/inc/lib_NDEF.h	147;"	d
URI_ID_0x1A_STRING	M24SR/inc/lib_NDEF.h	184;"	d
URI_ID_0x1B	M24SR/inc/lib_NDEF.h	148;"	d
URI_ID_0x1B_STRING	M24SR/inc/lib_NDEF.h	185;"	d
URI_ID_0x1C	M24SR/inc/lib_NDEF.h	149;"	d
URI_ID_0x1C_STRING	M24SR/inc/lib_NDEF.h	186;"	d
URI_ID_0x1D	M24SR/inc/lib_NDEF.h	150;"	d
URI_ID_0x1D_STRING	M24SR/inc/lib_NDEF.h	187;"	d
URI_ID_0x1E	M24SR/inc/lib_NDEF.h	151;"	d
URI_ID_0x1E_STRING	M24SR/inc/lib_NDEF.h	188;"	d
URI_ID_0x1F	M24SR/inc/lib_NDEF.h	152;"	d
URI_ID_0x1F_STRING	M24SR/inc/lib_NDEF.h	189;"	d
URI_ID_0x20	M24SR/inc/lib_NDEF.h	153;"	d
URI_ID_0x20_STRING	M24SR/inc/lib_NDEF.h	190;"	d
URI_ID_0x21	M24SR/inc/lib_NDEF.h	154;"	d
URI_ID_0x21_STRING	M24SR/inc/lib_NDEF.h	191;"	d
URI_ID_0x22	M24SR/inc/lib_NDEF.h	155;"	d
URI_ID_0x22_STRING	M24SR/inc/lib_NDEF.h	192;"	d
URI_ID_0x23	M24SR/inc/lib_NDEF.h	156;"	d
URI_ID_0x23_STRING	M24SR/inc/lib_NDEF.h	193;"	d
URI_LATITUDE_END	M24SR/inc/lib_NDEF.h	96;"	d
URI_LATITUDE_END_LENGTH	M24SR/inc/lib_NDEF.h	97;"	d
URI_Message	M24SR/inc/lib_NDEF_URI.h	/^	char URI_Message[400];$/;"	m	struct:__anon2
URI_RFU	M24SR/inc/lib_NDEF.h	157;"	d
URI_SECOND_DATA_END	M24SR/inc/lib_NDEF.h	111;"	d
URI_SECOND_DATA_END_LENGTH	M24SR/inc/lib_NDEF.h	112;"	d
URI_SMS_TYPE	M24SR/inc/lib_NDEF.h	/^	URI_SMS_TYPE,$/;"	e	enum:__anon18
URI_TAG	M24SR/inc/lib_TagType4.h	/^	URI_TAG,$/;"	e	enum:__anon17
URI_TYPE_STRING	M24SR/inc/lib_NDEF.h	87;"	d
URI_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	88;"	d
URL_TYPE	M24SR/inc/lib_NDEF.h	/^	URL_TYPE,$/;"	e	enum:__anon18
USART1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	745;"	d
USART1CLK_Frequency	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	/^  uint32_t USART1CLK_Frequency;$/;"	m	struct:__anon31
USART1_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	691;"	d
USART1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^USART1_IRQHandler$/;"	l
USART1_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^USART1_IRQHandler$/;"	l
USART1_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  USART1_IRQn                 = 27,     \/*!< USART1 Interrupt                                        *\/$/;"	e	enum:IRQn
USART2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	731;"	d
USART2_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	677;"	d
USART2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^USART2_IRQHandler$/;"	l
USART2_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^USART2_IRQHandler$/;"	l
USART2_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  USART2_IRQn                 = 28,     \/*!< USART2 Interrupt                                        *\/$/;"	e	enum:IRQn
USART_AddressDetectionConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength)$/;"	f
USART_AddressLength_4b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	273;"	d
USART_AddressLength_7b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	274;"	d
USART_AutoBaudRateCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_AutoBaudRateConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate)$/;"	f
USART_AutoBaudRate_FallingEdge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	350;"	d
USART_AutoBaudRate_StartBit	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	349;"	d
USART_BRR_DIV_FRACTION	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3085;"	d
USART_BRR_DIV_MANTISSA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3086;"	d
USART_BaudRate	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_BaudRate;            \/*!< This member configures the USART communication baud rate.$/;"	m	struct:__anon32
USART_CPHA	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_CPHA;              \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon33
USART_CPHA_1Edge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	212;"	d
USART_CPHA_2Edge	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	213;"	d
USART_CPOL	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_CPOL;              \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon33
USART_CPOL_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	201;"	d
USART_CPOL_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	200;"	d
USART_CR1_CMIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3017;"	d
USART_CR1_DEAT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3025;"	d
USART_CR1_DEAT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3026;"	d
USART_CR1_DEAT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3027;"	d
USART_CR1_DEAT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3028;"	d
USART_CR1_DEAT_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3029;"	d
USART_CR1_DEAT_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3030;"	d
USART_CR1_DEDT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3019;"	d
USART_CR1_DEDT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3020;"	d
USART_CR1_DEDT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3021;"	d
USART_CR1_DEDT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3022;"	d
USART_CR1_DEDT_3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3023;"	d
USART_CR1_DEDT_4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3024;"	d
USART_CR1_EOBIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3032;"	d
USART_CR1_IDLEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3007;"	d
USART_CR1_M	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3015;"	d
USART_CR1_MME	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3016;"	d
USART_CR1_OVER8	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3018;"	d
USART_CR1_PCE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3013;"	d
USART_CR1_PEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3011;"	d
USART_CR1_PS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3012;"	d
USART_CR1_RE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3005;"	d
USART_CR1_RTOIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3031;"	d
USART_CR1_RXNEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3008;"	d
USART_CR1_TCIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3009;"	d
USART_CR1_TE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3006;"	d
USART_CR1_TXEIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3010;"	d
USART_CR1_UE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3003;"	d
USART_CR1_UESM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3004;"	d
USART_CR1_WAKE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3014;"	d
USART_CR2_ABREN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3051;"	d
USART_CR2_ABRMODE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3052;"	d
USART_CR2_ABRMODE_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3053;"	d
USART_CR2_ABRMODE_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3054;"	d
USART_CR2_ADD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3056;"	d
USART_CR2_ADDM7	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3035;"	d
USART_CR2_CLKEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3041;"	d
USART_CR2_CPHA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3039;"	d
USART_CR2_CPOL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3040;"	d
USART_CR2_DATAINV	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3049;"	d
USART_CR2_LBCL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3038;"	d
USART_CR2_LBDIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3037;"	d
USART_CR2_LBDL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3036;"	d
USART_CR2_LINEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3045;"	d
USART_CR2_MSBFIRST	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3050;"	d
USART_CR2_RTOEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3055;"	d
USART_CR2_RXINV	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3047;"	d
USART_CR2_STOP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3042;"	d
USART_CR2_STOP_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3043;"	d
USART_CR2_STOP_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3044;"	d
USART_CR2_SWAP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3046;"	d
USART_CR2_TXINV	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3048;"	d
USART_CR3_CTSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3068;"	d
USART_CR3_CTSIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3069;"	d
USART_CR3_DDRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3072;"	d
USART_CR3_DEM	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3073;"	d
USART_CR3_DEP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3074;"	d
USART_CR3_DMAR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3065;"	d
USART_CR3_DMAT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3066;"	d
USART_CR3_EIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3059;"	d
USART_CR3_HDSEL	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3062;"	d
USART_CR3_IREN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3060;"	d
USART_CR3_IRLP	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3061;"	d
USART_CR3_NACK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3063;"	d
USART_CR3_ONEBIT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3070;"	d
USART_CR3_OVRDIS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3071;"	d
USART_CR3_RTSE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3067;"	d
USART_CR3_SCARCNT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3075;"	d
USART_CR3_SCARCNT_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3076;"	d
USART_CR3_SCARCNT_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3077;"	d
USART_CR3_SCARCNT_2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3078;"	d
USART_CR3_SCEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3064;"	d
USART_CR3_WUFIE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3082;"	d
USART_CR3_WUS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3079;"	d
USART_CR3_WUS_0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3080;"	d
USART_CR3_WUS_1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3081;"	d
USART_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG)$/;"	f
USART_ClearITPendingBit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT)$/;"	f
USART_Clock	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_Clock;             \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anon33
USART_ClockInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f
USART_ClockInitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^} USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anon33
USART_ClockStructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f
USART_Clock_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	188;"	d
USART_Clock_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	189;"	d
USART_Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_DECmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_DEPolarityConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity)$/;"	f
USART_DEPolarity_High	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	324;"	d
USART_DEPolarity_Low	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	325;"	d
USART_DMACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState)$/;"	f
USART_DMAOnError_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	250;"	d
USART_DMAOnError_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	249;"	d
USART_DMAReceptionErrorConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError)$/;"	f
USART_DMAReq_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	237;"	d
USART_DMAReq_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	236;"	d
USART_DataInvCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DeInit(USART_TypeDef* USARTx)$/;"	f
USART_DirectionModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState)$/;"	f
USART_FLAG_ABRE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	398;"	d
USART_FLAG_ABRF	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	397;"	d
USART_FLAG_BUSY	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	396;"	d
USART_FLAG_CM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	395;"	d
USART_FLAG_CTS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	402;"	d
USART_FLAG_EOB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	399;"	d
USART_FLAG_FE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	410;"	d
USART_FLAG_IDLE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	407;"	d
USART_FLAG_LBD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	403;"	d
USART_FLAG_NE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	409;"	d
USART_FLAG_ORE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	408;"	d
USART_FLAG_PE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	411;"	d
USART_FLAG_REACK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	390;"	d
USART_FLAG_RTO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	400;"	d
USART_FLAG_RWU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	393;"	d
USART_FLAG_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	406;"	d
USART_FLAG_SBK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	394;"	d
USART_FLAG_TC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	405;"	d
USART_FLAG_TEACK	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	391;"	d
USART_FLAG_TXE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	404;"	d
USART_FLAG_WU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	392;"	d
USART_FLAG_nCTSS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	401;"	d
USART_GTPR_GT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3090;"	d
USART_GTPR_PSC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3089;"	d
USART_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)$/;"	f
USART_GetITStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)$/;"	f
USART_HalfDuplexCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_HardwareFlowControl	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_HardwareFlowControl; \/*!< Specifies wether the hardware flow control mode is enabled$/;"	m	struct:__anon32
USART_HardwareFlowControl_CTS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	173;"	d
USART_HardwareFlowControl_None	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	171;"	d
USART_HardwareFlowControl_RTS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	172;"	d
USART_HardwareFlowControl_RTS_CTS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	174;"	d
USART_ICR_CMCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3139;"	d
USART_ICR_CTSCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3136;"	d
USART_ICR_EOBCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3138;"	d
USART_ICR_FECF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3130;"	d
USART_ICR_IDLECF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3133;"	d
USART_ICR_LBDCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3135;"	d
USART_ICR_NCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3131;"	d
USART_ICR_ORECF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3132;"	d
USART_ICR_PECF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3129;"	d
USART_ICR_RTOCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3137;"	d
USART_ICR_TCCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3134;"	d
USART_ICR_WUCF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3140;"	d
USART_ISR_ABRE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3118;"	d
USART_ISR_ABRF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3119;"	d
USART_ISR_BUSY	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3120;"	d
USART_ISR_CMF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3121;"	d
USART_ISR_CTS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3115;"	d
USART_ISR_CTSIF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3114;"	d
USART_ISR_EOBF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3117;"	d
USART_ISR_FE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3106;"	d
USART_ISR_IDLE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3109;"	d
USART_ISR_LBD	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3113;"	d
USART_ISR_NE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3107;"	d
USART_ISR_ORE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3108;"	d
USART_ISR_PE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3105;"	d
USART_ISR_REACK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3126;"	d
USART_ISR_RTOF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3116;"	d
USART_ISR_RWU	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3123;"	d
USART_ISR_RXNE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3110;"	d
USART_ISR_SBKF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3122;"	d
USART_ISR_TC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3111;"	d
USART_ISR_TEACK	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3125;"	d
USART_ISR_TXE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3112;"	d
USART_ISR_WUF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3124;"	d
USART_ITConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)$/;"	f
USART_IT_CM	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	445;"	d
USART_IT_CTS	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	454;"	d
USART_IT_EOB	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	446;"	d
USART_IT_ERR	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	455;"	d
USART_IT_FE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	458;"	d
USART_IT_IDLE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	452;"	d
USART_IT_LBD	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	453;"	d
USART_IT_NE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	457;"	d
USART_IT_ORE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	456;"	d
USART_IT_PE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	448;"	d
USART_IT_RTO	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	447;"	d
USART_IT_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	451;"	d
USART_IT_TC	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	450;"	d
USART_IT_TXE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	449;"	d
USART_IT_WU	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	444;"	d
USART_Init	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)$/;"	f
USART_InitTypeDef	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^} USART_InitTypeDef;$/;"	t	typeref:struct:__anon32
USART_InvPinCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState)$/;"	f
USART_InvPin_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	337;"	d
USART_InvPin_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	336;"	d
USART_IrDACmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_IrDAConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode)$/;"	f
USART_IrDAMode_LowPower	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	312;"	d
USART_IrDAMode_Normal	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	313;"	d
USART_LINBreakDetectLengthConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength)$/;"	f
USART_LINBreakDetectLength_10b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	299;"	d
USART_LINBreakDetectLength_11b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	300;"	d
USART_LINCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_LastBit	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_LastBit;           \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon33
USART_LastBit_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	224;"	d
USART_LastBit_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	225;"	d
USART_MSBFirstCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_Mode	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_Mode;                \/*!< Specifies wether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon32
USART_Mode_Rx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	159;"	d
USART_Mode_Tx	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	160;"	d
USART_MuteModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_MuteModeWakeUpConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp)$/;"	f
USART_OVRDetection_Disable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	362;"	d
USART_OVRDetection_Enable	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	361;"	d
USART_OneBitMethodCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_OverSampling8Cmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_OverrunDetectionConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection)$/;"	f
USART_Parity	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_Parity;              \/*!< Specifies the parity mode.$/;"	m	struct:__anon32
USART_Parity_Even	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	146;"	d
USART_Parity_No	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	145;"	d
USART_Parity_Odd	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	147;"	d
USART_RDR_RDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3143;"	d
USART_RQR_ABRRQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3098;"	d
USART_RQR_MMRQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3100;"	d
USART_RQR_RXFRQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3101;"	d
USART_RQR_SBKRQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3099;"	d
USART_RQR_TXFRQ	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3102;"	d
USART_RTOR_BLEN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3095;"	d
USART_RTOR_RTO	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3094;"	d
USART_ReceiveData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^uint16_t USART_ReceiveData(USART_TypeDef* USARTx)$/;"	f
USART_ReceiverTimeOutCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_RequestCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState)$/;"	f
USART_Request_ABRRQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	372;"	d
USART_Request_MMRQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	374;"	d
USART_Request_RXFRQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	375;"	d
USART_Request_SBKRQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	373;"	d
USART_Request_TXFRQ	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	376;"	d
USART_STOPModeCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_SWAPPinCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_SendData	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)$/;"	f
USART_SetAddress	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)$/;"	f
USART_SetAutoRetryCount	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount)$/;"	f
USART_SetBlockLength	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength)$/;"	f
USART_SetDEAssertionTime	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime)$/;"	f
USART_SetDEDeassertionTime	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime)$/;"	f
USART_SetGuardTime	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)$/;"	f
USART_SetPrescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)$/;"	f
USART_SetReceiverTimeOut	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut)$/;"	f
USART_SmartCardCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_SmartCardNACKCmd	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_StopBits	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_StopBits;            \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon32
USART_StopBits_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	131;"	d
USART_StopBits_1_5	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	133;"	d
USART_StopBits_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	132;"	d
USART_StopModeWakeUpSourceConfig	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource)$/;"	f
USART_StructInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_usart.c	/^void USART_StructInit(USART_InitTypeDef* USART_InitStruct)$/;"	f
USART_TDR_TDR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3146;"	d
USART_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon77
USART_WakeUpSource_AddressMatch	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	285;"	d
USART_WakeUpSource_RXNE	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	287;"	d
USART_WakeUpSource_StartBit	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	286;"	d
USART_WakeUp_AddressMark	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	262;"	d
USART_WakeUp_IdleLine	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	261;"	d
USART_WordLength	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	/^  uint32_t USART_WordLength;          \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon32
USART_WordLength_8b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	119;"	d
USART_WordLength_9b	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	120;"	d
USER	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t USER;         \/*!<FLASH option byte user options,                Address offset: 0x02 *\/$/;"	m	struct:__anon66
V	CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon164::__anon165
V	CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon168::__anon169
V	CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon148::__anon149
V	CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon152::__anon153
V	CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon79::__anon80
V	CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon83::__anon84
VAL	CMSIS/Include/core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon174
VAL	CMSIS/Include/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon159
VAL	CMSIS/Include/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon90
VCARD	M24SR/inc/lib_NDEF_Vcard.h	48;"	d
VCARD_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	66;"	d
VCARD_TAG	M24SR/inc/lib_TagType4.h	/^  VCARD_TAG,$/;"	e	enum:__anon17
VCARD_TYPE	M24SR/inc/lib_NDEF.h	/^  VCARD_TYPE,$/;"	e	enum:__anon18
VCARD_TYPE_STRING	M24SR/inc/lib_NDEF.h	78;"	d
VCARD_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	79;"	d
VCARD_VERSION_2_1	M24SR/inc/lib_NDEF_Vcard.h	40;"	d
VCARD_VERSION_2_1_SIZE	M24SR/inc/lib_NDEF_Vcard.h	41;"	d
VCARD_VERSION_3_0	M24SR/inc/lib_NDEF_Vcard.h	43;"	d
VCARD_VERSION_3_0_SIZE	M24SR/inc/lib_NDEF_Vcard.h	44;"	d
VERSION	M24SR/inc/lib_NDEF_Vcard.h	49;"	d
VERSION_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	67;"	d
VTOR	CMSIS/Include/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon157
VTOR	CMSIS/Include/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon88
Version	M24SR/inc/lib_NDEF_Vcard.h	/^	char Version [10];$/;"	m	struct:__anon15
Version	M24SR/inc/lib_TagType4.h	/^	uint8_t Version;$/;"	m	struct:__anon16
WELL_KNOWN_ABRIDGED_URI_TYPE	M24SR/inc/lib_NDEF.h	/^	WELL_KNOWN_ABRIDGED_URI_TYPE,$/;"	e	enum:__anon18
WIFI_TAG	M24SR/inc/lib_TagType4.h	/^	WIFI_TAG$/;"	e	enum:__anon17
WINR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t WINR; \/*!< IWDG Window register,    Address offset: 0x10 *\/$/;"	m	struct:__anon70
WIP	M24SR/inc/drv_M24SR.h	/^	WIP,$/;"	e	enum:__anon14
WORK_ADDRESS	M24SR/inc/lib_NDEF_Vcard.h	57;"	d
WORK_ADDRESS_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	75;"	d
WORK_EMAIL	M24SR/inc/lib_NDEF_Vcard.h	55;"	d
WORK_EMAIL_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	73;"	d
WORK_TEL	M24SR/inc/lib_NDEF_Vcard.h	52;"	d
WORK_TEL_STRING_SIZE	M24SR/inc/lib_NDEF_Vcard.h	70;"	d
WPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t WPR;        \/*!< RTC write protection register,                            Address offset: 0x24 *\/$/;"	m	struct:__anon73
WRITE_PWD	M24SR/inc/drv_M24SR.h	60;"	d
WRP0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t WRP0;         \/*!<FLASH option byte write protection 0,          Address offset: 0x08 *\/$/;"	m	struct:__anon66
WRP1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint16_t WRP1;         \/*!<FLASH option byte write protection 1,          Address offset: 0x0C *\/$/;"	m	struct:__anon66
WRPR	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  __IO uint32_t WRPR;         \/*!<FLASH option bytes register,                   Address offset: 0x20 *\/$/;"	m	struct:__anon65
WWDG	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	728;"	d
WWDG_BASE	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	674;"	d
WWDG_CFR_EWI	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3180;"	d
WWDG_CFR_W	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3167;"	d
WWDG_CFR_W0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3168;"	d
WWDG_CFR_W1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3169;"	d
WWDG_CFR_W2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3170;"	d
WWDG_CFR_W3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3171;"	d
WWDG_CFR_W4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3172;"	d
WWDG_CFR_W5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3173;"	d
WWDG_CFR_W6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3174;"	d
WWDG_CFR_WDGTB	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3176;"	d
WWDG_CFR_WDGTB0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3177;"	d
WWDG_CFR_WDGTB1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3178;"	d
WWDG_CR_T	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3155;"	d
WWDG_CR_T0	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3156;"	d
WWDG_CR_T1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3157;"	d
WWDG_CR_T2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3158;"	d
WWDG_CR_T3	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3159;"	d
WWDG_CR_T4	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3160;"	d
WWDG_CR_T5	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3161;"	d
WWDG_CR_T6	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3162;"	d
WWDG_CR_WDGA	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3164;"	d
WWDG_ClearFlag	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_ClearFlag(void)$/;"	f
WWDG_DeInit	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_DeInit(void)$/;"	f
WWDG_Enable	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_Enable(uint8_t Counter)$/;"	f
WWDG_EnableIT	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_EnableIT(void)$/;"	f
WWDG_GetFlagStatus	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^FlagStatus WWDG_GetFlagStatus(void)$/;"	f
WWDG_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^WWDG_IRQHandler$/;"	l
WWDG_IRQHandler	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^WWDG_IRQHandler$/;"	l
WWDG_IRQn	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                               *\/$/;"	e	enum:IRQn
WWDG_Prescaler_1	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	58;"	d
WWDG_Prescaler_2	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	59;"	d
WWDG_Prescaler_4	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	60;"	d
WWDG_Prescaler_8	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	61;"	d
WWDG_SR_EWIF	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	3183;"	d
WWDG_SetCounter	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_SetCounter(uint8_t Counter)$/;"	f
WWDG_SetPrescaler	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)$/;"	f
WWDG_SetWindowValue	STM32F0xx_StdPeriph_Driver/src/stm32f0xx_wwdg.c	/^void WWDG_SetWindowValue(uint8_t WindowValue)$/;"	f
WWDG_TypeDef	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon78
WorkAddress	M24SR/inc/lib_NDEF_Vcard.h	/^	char WorkAddress[80];$/;"	m	struct:__anon15
WorkEmail	M24SR/inc/lib_NDEF_Vcard.h	/^	char WorkEmail[80];$/;"	m	struct:__anon15
WorkTel	M24SR/inc/lib_NDEF_Vcard.h	/^	char WorkTel[40];$/;"	m	struct:__anon15
WriteAccess	M24SR/inc/lib_STProprietary_feature.h	/^	uint8_t WriteAccess;$/;"	m	struct:__anon3
WriteAccess	M24SR/inc/lib_TagType4.h	/^	uint8_t WriteAccess;$/;"	m	struct:__anon16
WriteData	M24SR/inc/lib_wrapper.h	47;"	d
WritePrivateData	M24SR/inc/lib_wrapper.h	50;"	d
XVCARD_TYPE_STRING	M24SR/inc/lib_NDEF.h	81;"	d
XVCARD_TYPE_STRING_LENGTH	M24SR/inc/lib_NDEF.h	82;"	d
Z	CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon164::__anon165
Z	CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon168::__anon169
Z	CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon148::__anon149
Z	CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon152::__anon153
Z	CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon79::__anon80
Z	CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon83::__anon84
_ARM_COMMON_TABLES_H	CMSIS/Include/arm_common_tables.h	25;"	d
_ARM_MATH_H	CMSIS/Include/arm_math.h	252;"	d
_BIT_SHIFT	CMSIS/Include/core_cm0.h	488;"	d
_IP_IDX	CMSIS/Include/core_cm0.h	490;"	d
_SHP_IDX	CMSIS/Include/core_cm0.h	489;"	d
__ASM	CMSIS/Include/core_cm0.h	83;"	d
__ASM	CMSIS/Include/core_cm0.h	87;"	d
__ASM	CMSIS/Include/core_cm0.h	91;"	d
__ASM	CMSIS/Include/core_cm0.h	95;"	d
__ASM	CMSIS/Include/core_cm3.h	83;"	d
__ASM	CMSIS/Include/core_cm3.h	87;"	d
__ASM	CMSIS/Include/core_cm3.h	91;"	d
__ASM	CMSIS/Include/core_cm3.h	95;"	d
__ASM	CMSIS/Include/core_cm4.h	84;"	d
__ASM	CMSIS/Include/core_cm4.h	88;"	d
__ASM	CMSIS/Include/core_cm4.h	92;"	d
__ASM	CMSIS/Include/core_cm4.h	96;"	d
__CLREX	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __CLREX(void)$/;"	f
__CLREX	CMSIS/Include/core_cmInstr.h	218;"	d
__CLZ	CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t __CLZ(q31_t data)$/;"	f
__CLZ	CMSIS/Include/arm_math.h	434;"	d
__CLZ	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	CMSIS/Include/core_cmInstr.h	250;"	d
__CM0_CMSIS_VERSION	CMSIS/Include/core_cm0.h	77;"	d
__CM0_CMSIS_VERSION_MAIN	CMSIS/Include/core_cm0.h	75;"	d
__CM0_CMSIS_VERSION_SUB	CMSIS/Include/core_cm0.h	76;"	d
__CM0_REV	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	165;"	d
__CM0_REV	CMSIS/Include/core_cm0.h	135;"	d
__CM3_CMSIS_VERSION	CMSIS/Include/core_cm3.h	77;"	d
__CM3_CMSIS_VERSION_MAIN	CMSIS/Include/core_cm3.h	75;"	d
__CM3_CMSIS_VERSION_SUB	CMSIS/Include/core_cm3.h	76;"	d
__CM3_REV	CMSIS/Include/core_cm3.h	135;"	d
__CM4_CMSIS_VERSION	CMSIS/Include/core_cm4.h	78;"	d
__CM4_CMSIS_VERSION_MAIN	CMSIS/Include/core_cm4.h	76;"	d
__CM4_CMSIS_VERSION_SUB	CMSIS/Include/core_cm4.h	77;"	d
__CM4_REV	CMSIS/Include/core_cm4.h	158;"	d
__CMSIS_GENERIC	CMSIS/Include/arm_math.h	254;"	d
__CMSIS_GENERIC	CMSIS/Include/arm_math.h	267;"	d
__CORE_CM0_H_DEPENDANT	CMSIS/Include/core_cm0.h	130;"	d
__CORE_CM0_H_GENERIC	CMSIS/Include/core_cm0.h	32;"	d
__CORE_CM3_H_DEPENDANT	CMSIS/Include/core_cm3.h	130;"	d
__CORE_CM3_H_GENERIC	CMSIS/Include/core_cm3.h	32;"	d
__CORE_CM4_H_DEPENDANT	CMSIS/Include/core_cm4.h	153;"	d
__CORE_CM4_H_GENERIC	CMSIS/Include/core_cm4.h	32;"	d
__CORE_CM4_SIMD_H	CMSIS/Include/core_cm4_simd.h	29;"	d
__CORE_CMFUNC_H	CMSIS/Include/core_cmFunc.h	25;"	d
__CORE_CMINSTR_H	CMSIS/Include/core_cmInstr.h	25;"	d
__CORTEX_M	CMSIS/Include/core_cm0.h	79;"	d
__CORTEX_M	CMSIS/Include/core_cm3.h	79;"	d
__CORTEX_M	CMSIS/Include/core_cm4.h	80;"	d
__DMB	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DMB(void)$/;"	f
__DMB	CMSIS/Include/core_cmInstr.h	94;"	d
__DRV_I2CM24SR_H	M24SR/inc/drv_I2C_M24SR.h	31;"	d
__DRV_M24SR_H	M24SR/inc/drv_M24SR.h	30;"	d
__DSB	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)$/;"	f
__DSB	CMSIS/Include/core_cmInstr.h	86;"	d
__FPU_PRESENT	CMSIS/Include/core_cm4.h	163;"	d
__FPU_USED	CMSIS/Include/core_cm0.h	101;"	d
__FPU_USED	CMSIS/Include/core_cm3.h	101;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	105;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	108;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	111;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	117;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	120;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	123;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	129;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	132;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	135;"	d
__FPU_USED	CMSIS/Include/core_cm4.h	140;"	d
__I	CMSIS/Include/core_cm0.h	152;"	d
__I	CMSIS/Include/core_cm0.h	154;"	d
__I	CMSIS/Include/core_cm3.h	157;"	d
__I	CMSIS/Include/core_cm3.h	159;"	d
__I	CMSIS/Include/core_cm4.h	185;"	d
__I	CMSIS/Include/core_cm4.h	187;"	d
__INLINE	CMSIS/Include/core_cm0.h	84;"	d
__INLINE	CMSIS/Include/core_cm0.h	88;"	d
__INLINE	CMSIS/Include/core_cm0.h	92;"	d
__INLINE	CMSIS/Include/core_cm0.h	96;"	d
__INLINE	CMSIS/Include/core_cm3.h	84;"	d
__INLINE	CMSIS/Include/core_cm3.h	88;"	d
__INLINE	CMSIS/Include/core_cm3.h	92;"	d
__INLINE	CMSIS/Include/core_cm3.h	96;"	d
__INLINE	CMSIS/Include/core_cm4.h	85;"	d
__INLINE	CMSIS/Include/core_cm4.h	89;"	d
__INLINE	CMSIS/Include/core_cm4.h	93;"	d
__INLINE	CMSIS/Include/core_cm4.h	97;"	d
__IO	CMSIS/Include/core_cm0.h	157;"	d
__IO	CMSIS/Include/core_cm3.h	162;"	d
__IO	CMSIS/Include/core_cm4.h	190;"	d
__ISB	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __ISB(void)$/;"	f
__ISB	CMSIS/Include/core_cmInstr.h	78;"	d
__LDREXB	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	CMSIS/Include/core_cmInstr.h	154;"	d
__LDREXH	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	CMSIS/Include/core_cmInstr.h	164;"	d
__LDREXW	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	CMSIS/Include/core_cmInstr.h	174;"	d
__LIB_ISO7816_PASSWORD_H	M24SR/inc/lib_ISO7816_Password.h	30;"	d
__LIB_M24SR_H	M24SR/inc/lib_M24SR.h	30;"	d
__LIB_NDEF_AAR_H	M24SR/inc/lib_NDEF_AAR.h	30;"	d
__LIB_NDEF_EMAIL_H	M24SR/inc/lib_NDEF_Email.h	30;"	d
__LIB_NDEF_GEO_H	M24SR/inc/lib_NDEF_Geo.h	30;"	d
__LIB_NDEF_H	M24SR/inc/lib_NDEF.h	30;"	d
__LIB_NDEF_MYAPP_H	M24SR/inc/lib_NDEF_MyApp.h	30;"	d
__LIB_NDEF_SMS_H	M24SR/inc/lib_NDEF_SMS.h	30;"	d
__LIB_NDEF_URI_H	M24SR/inc/lib_NDEF_URI.h	30;"	d
__LIB_NDEF_VCARD_H	M24SR/inc/lib_NDEF_Vcard.h	30;"	d
__LIB_STPROPRIETARY_FEATURE_H	M24SR/inc/lib_STProprietary_feature.h	30;"	d
__LIB_TAGTYPE4_H	M24SR/inc/lib_TagType4.h	30;"	d
__LIB_WRAPPER_H	M24SR/inc/lib_wrapper.h	24;"	d
__MPU_PRESENT	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	166;"	d
__MPU_PRESENT	CMSIS/Include/core_cm3.h	140;"	d
__MPU_PRESENT	CMSIS/Include/core_cm4.h	168;"	d
__NOP	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)$/;"	f
__NOP	CMSIS/Include/core_cmInstr.h	46;"	d
__NVIC_PRIO_BITS	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	167;"	d
__NVIC_PRIO_BITS	CMSIS/Include/core_cm0.h	140;"	d
__NVIC_PRIO_BITS	CMSIS/Include/core_cm3.h	145;"	d
__NVIC_PRIO_BITS	CMSIS/Include/core_cm4.h	173;"	d
__O	CMSIS/Include/core_cm0.h	156;"	d
__O	CMSIS/Include/core_cm3.h	161;"	d
__O	CMSIS/Include/core_cm4.h	189;"	d
__PACKq7	CMSIS/Include/arm_math.h	366;"	d
__PACKq7	CMSIS/Include/arm_math.h	372;"	d
__PKHBT	CMSIS/Include/arm_math.h	355;"	d
__PKHBT	CMSIS/Include/core_cm4_simd.h	107;"	d
__PKHBT	CMSIS/Include/core_cm4_simd.h	662;"	d
__PKHTB	CMSIS/Include/core_cm4_simd.h	110;"	d
__PKHTB	CMSIS/Include/core_cm4_simd.h	669;"	d
__QADD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD"><\/a>Function __QADD<\/h3>$/;"	a
__QADD	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD($/;"	f
__QADD	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	CMSIS/Include/core_cm4_simd.h	104;"	d
__QADD16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD16"><\/a>Function __QADD16<\/h3>$/;"	a
__QADD16	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD16($/;"	f
__QADD16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	CMSIS/Include/core_cm4_simd.h	60;"	d
__QADD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD8"><\/a>Function __QADD8<\/h3>$/;"	a
__QADD8	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD8($/;"	f
__QADD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	CMSIS/Include/core_cm4_simd.h	48;"	d
__QASX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QASX"><\/a>Function __QASX<\/h3>$/;"	a
__QASX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QASX($/;"	f
__QASX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	CMSIS/Include/core_cm4_simd.h	72;"	d
__QSAX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSAX"><\/a>Function __QSAX<\/h3>$/;"	a
__QSAX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSAX($/;"	f
__QSAX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	CMSIS/Include/core_cm4_simd.h	78;"	d
__QSUB	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB"><\/a>Function __QSUB<\/h3>$/;"	a
__QSUB	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB($/;"	f
__QSUB	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	CMSIS/Include/core_cm4_simd.h	105;"	d
__QSUB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB16"><\/a>Function __QSUB16<\/h3>$/;"	a
__QSUB16	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB16($/;"	f
__QSUB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	CMSIS/Include/core_cm4_simd.h	66;"	d
__QSUB8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB8"><\/a>Function __QSUB8<\/h3>$/;"	a
__QSUB8	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB8($/;"	f
__QSUB8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	CMSIS/Include/core_cm4_simd.h	54;"	d
__RBIT	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	CMSIS/Include/core_cmInstr.h	144;"	d
__REV	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	CMSIS/Include/core_cmInstr.h	104;"	d
__REV16	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	CMSIS/Include/core_cmInstr.h	/^static __INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	CMSIS/Include/core_cmInstr.h	/^static __INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__SADD16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SADD16"><\/a>Function __SADD16<\/h3>$/;"	a
__SADD16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	CMSIS/Include/core_cm4_simd.h	59;"	d
__SADD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SADD8"><\/a>Function __SADD8<\/h3>$/;"	a
__SADD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	CMSIS/Include/core_cm4_simd.h	47;"	d
__SASX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SASX"><\/a>Function __SASX<\/h3>$/;"	a
__SASX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	CMSIS/Include/core_cm4_simd.h	71;"	d
__SEL	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SEL"><\/a>Function __SEL<\/h3>$/;"	a
__SEL	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	CMSIS/Include/core_cm4_simd.h	103;"	d
__SEV	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __SEV(void)$/;"	f
__SEV	CMSIS/Include/core_cmInstr.h	69;"	d
__SHADD16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHADD16"><\/a>Function __SHADD16<\/h3>$/;"	a
__SHADD16	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHADD16($/;"	f
__SHADD16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	CMSIS/Include/core_cm4_simd.h	61;"	d
__SHADD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHADD8"><\/a>Function __SHADD8<\/h3>$/;"	a
__SHADD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	CMSIS/Include/core_cm4_simd.h	49;"	d
__SHASX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHASX"><\/a>Function __SHASX<\/h3>$/;"	a
__SHASX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHASX($/;"	f
__SHASX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	CMSIS/Include/core_cm4_simd.h	73;"	d
__SHSAX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSAX"><\/a>Function __SHSAX<\/h3>$/;"	a
__SHSAX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSAX($/;"	f
__SHSAX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	CMSIS/Include/core_cm4_simd.h	79;"	d
__SHSUB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSUB16"><\/a>Function __SHSUB16<\/h3>$/;"	a
__SHSUB16	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSUB16($/;"	f
__SHSUB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	CMSIS/Include/core_cm4_simd.h	67;"	d
__SHSUB8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSUB8"><\/a>Function __SHSUB8<\/h3>$/;"	a
__SHSUB8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	CMSIS/Include/core_cm4_simd.h	55;"	d
__SIMD32	CMSIS/Include/arm_math.h	349;"	d
__SMLAD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLAD"><\/a>Function __SMLAD<\/h3>$/;"	a
__SMLAD	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLAD($/;"	f
__SMLAD	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	CMSIS/Include/core_cm4_simd.h	93;"	d
__SMLADX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLADX"><\/a>Function __SMLADX<\/h3>$/;"	a
__SMLADX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLADX($/;"	f
__SMLADX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	CMSIS/Include/core_cm4_simd.h	94;"	d
__SMLALD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLALD"><\/a>Function __SMLALD<\/h3>$/;"	a
__SMLALD	CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALD($/;"	f
__SMLALD	CMSIS/Include/core_cm4_simd.h	578;"	d
__SMLALD	CMSIS/Include/core_cm4_simd.h	95;"	d
__SMLALDX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLALDX"><\/a>Function __SMLALDX<\/h3>$/;"	a
__SMLALDX	CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALDX($/;"	f
__SMLALDX	CMSIS/Include/core_cm4_simd.h	585;"	d
__SMLALDX	CMSIS/Include/core_cm4_simd.h	96;"	d
__SMLSD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSD"><\/a>Function __SMLSD<\/h3>$/;"	a
__SMLSD	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	CMSIS/Include/core_cm4_simd.h	99;"	d
__SMLSDX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSDX"><\/a>Function __SMLSDX<\/h3>$/;"	a
__SMLSDX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLSDX($/;"	f
__SMLSDX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	CMSIS/Include/core_cm4_simd.h	100;"	d
__SMLSLD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSLD"><\/a>Function __SMLSLD<\/h3>$/;"	a
__SMLSLD	CMSIS/Include/core_cm4_simd.h	101;"	d
__SMLSLD	CMSIS/Include/core_cm4_simd.h	624;"	d
__SMLSLDX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSLDX"><\/a>Function __SMLSLDX<\/h3>$/;"	a
__SMLSLDX	CMSIS/Include/core_cm4_simd.h	102;"	d
__SMLSLDX	CMSIS/Include/core_cm4_simd.h	631;"	d
__SMUAD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUAD"><\/a>Function __SMUAD<\/h3>$/;"	a
__SMUAD	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUAD($/;"	f
__SMUAD	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	CMSIS/Include/core_cm4_simd.h	91;"	d
__SMUADX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUADX"><\/a>Function __SMUADX<\/h3>$/;"	a
__SMUADX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUADX($/;"	f
__SMUADX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	CMSIS/Include/core_cm4_simd.h	92;"	d
__SMUSD	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUSD"><\/a>Function __SMUSD<\/h3>$/;"	a
__SMUSD	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSD($/;"	f
__SMUSD	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	CMSIS/Include/core_cm4_simd.h	97;"	d
__SMUSDX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUSDX"><\/a>Function __SMUSDX<\/h3>$/;"	a
__SMUSDX	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSDX($/;"	f
__SMUSDX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	CMSIS/Include/core_cm4_simd.h	98;"	d
__SSAT	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SSAT($/;"	f
__SSAT	CMSIS/Include/core_cmInstr.h	229;"	d
__SSAT	CMSIS/Include/core_cmInstr.h	528;"	d
__SSAT16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSAT16"><\/a>Function __SSAT16<\/h3>$/;"	a
__SSAT16	CMSIS/Include/core_cm4_simd.h	500;"	d
__SSAT16	CMSIS/Include/core_cm4_simd.h	85;"	d
__SSAX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSAX"><\/a>Function __SSAX<\/h3>$/;"	a
__SSAX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	CMSIS/Include/core_cm4_simd.h	77;"	d
__SSUB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSUB16"><\/a>Function __SSUB16<\/h3>$/;"	a
__SSUB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	CMSIS/Include/core_cm4_simd.h	65;"	d
__SSUB8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSUB8"><\/a>Function __SSUB8<\/h3>$/;"	a
__SSUB8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	CMSIS/Include/core_cm4_simd.h	53;"	d
__STM32F0XX_ADC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_adc.h	31;"	d
__STM32F0XX_CEC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_cec.h	31;"	d
__STM32F0XX_COMP_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_comp.h	31;"	d
__STM32F0XX_CONF_H	stm32f0xx_conf.h	30;"	d
__STM32F0XX_CRC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_crc.h	31;"	d
__STM32F0XX_DAC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dac.h	31;"	d
__STM32F0XX_DBGMCU_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dbgmcu.h	31;"	d
__STM32F0XX_DMA_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_dma.h	31;"	d
__STM32F0XX_EXTI_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_exti.h	31;"	d
__STM32F0XX_FLASH_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_flash.h	31;"	d
__STM32F0XX_GPIO_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_gpio.h	31;"	d
__STM32F0XX_H	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	54;"	d
__STM32F0XX_I2C_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_i2c.h	31;"	d
__STM32F0XX_IWDG_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_iwdg.h	31;"	d
__STM32F0XX_MISC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_misc.h	31;"	d
__STM32F0XX_PWR_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_pwr.h	31;"	d
__STM32F0XX_RCC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.h	31;"	d
__STM32F0XX_RTC_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rtc.h	31;"	d
__STM32F0XX_SPI_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_spi.h	31;"	d
__STM32F0XX_STDPERIPH_VERSION	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	148;"	d
__STM32F0XX_STDPERIPH_VERSION_MAIN	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	144;"	d
__STM32F0XX_STDPERIPH_VERSION_RC	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	147;"	d
__STM32F0XX_STDPERIPH_VERSION_SUB1	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	145;"	d
__STM32F0XX_STDPERIPH_VERSION_SUB2	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	146;"	d
__STM32F0XX_SYSCFG_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_syscfg.h	31;"	d
__STM32F0XX_TIM_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_tim.h	31;"	d
__STM32F0XX_USART_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_usart.h	31;"	d
__STM32F0XX_WWDG_H	STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_wwdg.h	31;"	d
__STREXB	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	CMSIS/Include/core_cmInstr.h	186;"	d
__STREXH	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	CMSIS/Include/core_cmInstr.h	198;"	d
__STREXW	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	CMSIS/Include/core_cmInstr.h	210;"	d
__SXTAB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SXTAB16"><\/a>Function __SXTAB16<\/h3>$/;"	a
__SXTAB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	CMSIS/Include/core_cm4_simd.h	90;"	d
__SXTB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SXTB16"><\/a>Function __SXTB16<\/h3>$/;"	a
__SXTB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	CMSIS/Include/core_cm4_simd.h	89;"	d
__SYSTEM_STM32F0XX_H	CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h	40;"	d
__UADD16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UADD16"><\/a>Function __UADD16<\/h3>$/;"	a
__UADD16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	CMSIS/Include/core_cm4_simd.h	62;"	d
__UADD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UADD8"><\/a>Function __UADD8<\/h3>$/;"	a
__UADD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	CMSIS/Include/core_cm4_simd.h	50;"	d
__UASX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UASX"><\/a>Function __UASX<\/h3>$/;"	a
__UASX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	CMSIS/Include/core_cm4_simd.h	74;"	d
__UHADD16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHADD16"><\/a>Function __UHADD16<\/h3>$/;"	a
__UHADD16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	CMSIS/Include/core_cm4_simd.h	64;"	d
__UHADD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHADD8"><\/a>Function __UHADD8<\/h3>$/;"	a
__UHADD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	CMSIS/Include/core_cm4_simd.h	52;"	d
__UHASX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHASX"><\/a>Function __UHASX<\/h3>$/;"	a
__UHASX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	CMSIS/Include/core_cm4_simd.h	76;"	d
__UHSAX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSAX"><\/a>Function __UHSAX<\/h3>$/;"	a
__UHSAX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	CMSIS/Include/core_cm4_simd.h	82;"	d
__UHSUB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSUB16"><\/a>Function __UHSUB16<\/h3>$/;"	a
__UHSUB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	CMSIS/Include/core_cm4_simd.h	70;"	d
__UHSUB8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSUB8"><\/a>Function __UHSUB8<\/h3>$/;"	a
__UHSUB8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	CMSIS/Include/core_cm4_simd.h	58;"	d
__UQADD16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQADD16"><\/a>Function __UQADD16<\/h3>$/;"	a
__UQADD16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	CMSIS/Include/core_cm4_simd.h	63;"	d
__UQADD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQADD8"><\/a>Function __UQADD8<\/h3>$/;"	a
__UQADD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	CMSIS/Include/core_cm4_simd.h	51;"	d
__UQASX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQASX"><\/a>Function __UQASX<\/h3>$/;"	a
__UQASX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	CMSIS/Include/core_cm4_simd.h	75;"	d
__UQSAX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSAX"><\/a>Function __UQSAX<\/h3>$/;"	a
__UQSAX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	CMSIS/Include/core_cm4_simd.h	81;"	d
__UQSUB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSUB16"><\/a>Function __UQSUB16<\/h3>$/;"	a
__UQSUB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	CMSIS/Include/core_cm4_simd.h	69;"	d
__UQSUB8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSUB8"><\/a>Function __UQSUB8<\/h3>$/;"	a
__UQSUB8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	CMSIS/Include/core_cm4_simd.h	57;"	d
__USAD8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAD8"><\/a>Function __USAD8<\/h3>$/;"	a
__USAD8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	CMSIS/Include/core_cm4_simd.h	83;"	d
__USADA8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USADA8"><\/a>Function __USADA8<\/h3>$/;"	a
__USADA8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	CMSIS/Include/core_cm4_simd.h	84;"	d
__USAT	CMSIS/Include/core_cmInstr.h	240;"	d
__USAT	CMSIS/Include/core_cmInstr.h	544;"	d
__USAT16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAT16"><\/a>Function __USAT16<\/h3>$/;"	a
__USAT16	CMSIS/Include/core_cm4_simd.h	507;"	d
__USAT16	CMSIS/Include/core_cm4_simd.h	86;"	d
__USAX	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAX"><\/a>Function __USAX<\/h3>$/;"	a
__USAX	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	CMSIS/Include/core_cm4_simd.h	80;"	d
__USUB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USUB16"><\/a>Function __USUB16<\/h3>$/;"	a
__USUB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	CMSIS/Include/core_cm4_simd.h	68;"	d
__USUB8	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USUB8"><\/a>Function __USUB8<\/h3>$/;"	a
__USUB8	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	CMSIS/Include/core_cm4_simd.h	56;"	d
__UXTAB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UXTAB16"><\/a>Function __UXTAB16<\/h3>$/;"	a
__UXTAB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	CMSIS/Include/core_cm4_simd.h	88;"	d
__UXTB16	CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UXTB16"><\/a>Function __UXTB16<\/h3>$/;"	a
__UXTB16	CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	CMSIS/Include/core_cm4_simd.h	87;"	d
__Vectors	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__Vectors       DCD     __initial_sp                   ; Top of Stack$/;"	l
__Vectors_End	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__Vectors_End$/;"	l
__Vectors_Size	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__Vectors_Size  EQU  __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h	168;"	d
__Vendor_SysTickConfig	CMSIS/Include/core_cm0.h	145;"	d
__Vendor_SysTickConfig	CMSIS/Include/core_cm3.h	150;"	d
__Vendor_SysTickConfig	CMSIS/Include/core_cm4.h	178;"	d
__WFE	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)$/;"	f
__WFE	CMSIS/Include/core_cmInstr.h	62;"	d
__WFI	CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)$/;"	f
__WFI	CMSIS/Include/core_cmInstr.h	54;"	d
__disable_fault_irq	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	CMSIS/Include/core_cmFunc.h	202;"	d
__disable_irq	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	CMSIS/Include/core_cmFunc.h	194;"	d
__enable_irq	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)$/;"	f
__get_APSR	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_BASEPRI	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_CONTROL	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_xPSR(void)$/;"	f
__heap_base	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__heap_base$/;"	l
__heap_limit	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__heap_limit$/;"	l
__initial_sp	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__initial_sp$/;"	l
__set_BASEPRI	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_CONTROL	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__user_initial_stackheap	CMSIS/Device/ST/STM32F0xx/Source/Templates/arm/startup_stm32f0xx.s	/^__user_initial_stackheap$/;"	l
__vector_table	CMSIS/Device/ST/STM32F0xx/Source/Templates/iar/startup_stm32f0xx.s	/^__vector_table$/;"	l
_reserved0	CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon168::__anon169
_reserved0	CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon166::__anon167
_reserved0	CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon164::__anon165
_reserved0	CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon170::__anon171
_reserved0	CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon168::__anon169
_reserved0	CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon152::__anon153
_reserved0	CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon150::__anon151
_reserved0	CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon148::__anon149
_reserved0	CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon154::__anon155
_reserved0	CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon152::__anon153
_reserved0	CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon83::__anon84
_reserved0	CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon81::__anon82
_reserved0	CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon79::__anon80
_reserved0	CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon85::__anon86
_reserved0	CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon83::__anon84
_reserved1	CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon168::__anon169
_reserved1	CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon152::__anon153
_reserved1	CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon83::__anon84
arm_bilinear_interp_f32	CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_bilinear_interp_f32($/;"	f
arm_bilinear_interp_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon111
arm_bilinear_interp_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon113
arm_bilinear_interp_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon112
arm_bilinear_interp_instance_q7	CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon114
arm_bilinear_interp_q15	CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_bilinear_interp_q15($/;"	f
arm_bilinear_interp_q31	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_bilinear_interp_q31($/;"	f
arm_bilinear_interp_q7	CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_bilinear_interp_q7($/;"	f
arm_biquad_cas_df1_32x64_ins_q31	CMSIS/Include/arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon130
arm_biquad_cascade_df2T_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon131
arm_biquad_casd_df1_inst_f32	CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon103
arm_biquad_casd_df1_inst_q15	CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon101
arm_biquad_casd_df1_inst_q31	CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon102
arm_cfft_radix4_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon117
arm_cfft_radix4_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon115
arm_cfft_radix4_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon116
arm_circularRead_f32	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_f32($/;"	f
arm_circularRead_q15	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q15($/;"	f
arm_circularRead_q7	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q7($/;"	f
arm_circularWrite_f32	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_f32($/;"	f
arm_circularWrite_q15	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q15($/;"	f
arm_circularWrite_q7	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q7($/;"	f
arm_clarke_f32	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_f32($/;"	f
arm_clarke_q31	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_q31($/;"	f
arm_dct4_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon121
arm_dct4_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon123
arm_dct4_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon122
arm_fir_decimate_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon126
arm_fir_decimate_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon124
arm_fir_decimate_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon125
arm_fir_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon100
arm_fir_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon98
arm_fir_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon99
arm_fir_instance_q7	CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon97
arm_fir_interpolate_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon129
arm_fir_interpolate_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon127
arm_fir_interpolate_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon128
arm_fir_lattice_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon134
arm_fir_lattice_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon132
arm_fir_lattice_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon133
arm_fir_sparse_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon144
arm_fir_sparse_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon146
arm_fir_sparse_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon145
arm_fir_sparse_instance_q7	CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon147
arm_iir_lattice_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon137
arm_iir_lattice_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon135
arm_iir_lattice_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon136
arm_inv_clarke_f32	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_f32($/;"	f
arm_inv_clarke_q31	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_q31($/;"	f
arm_inv_park_f32	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_f32($/;"	f
arm_inv_park_q31	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_q31($/;"	f
arm_linear_interp_f32	CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_linear_interp_f32($/;"	f
arm_linear_interp_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon110
arm_linear_interp_q15	CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_linear_interp_q15(q15_t *pYData, q31_t x, uint32_t nValues)$/;"	f
arm_linear_interp_q31	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_linear_interp_q31(q31_t *pYData,$/;"	f
arm_linear_interp_q7	CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_linear_interp_q7(q7_t *pYData, q31_t x,  uint32_t nValues)$/;"	f
arm_lms_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon138
arm_lms_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon139
arm_lms_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon140
arm_lms_norm_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon141
arm_lms_norm_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon143
arm_lms_norm_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon142
arm_matrix_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon104
arm_matrix_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon105
arm_matrix_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon106
arm_park_f32	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_f32($/;"	f
arm_park_q31	CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_q31($/;"	f
arm_pid_f32	CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_pid_f32($/;"	f
arm_pid_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon109
arm_pid_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon107
arm_pid_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon108
arm_pid_q15	CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_pid_q15($/;"	f
arm_pid_q31	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_pid_q31($/;"	f
arm_recip_q15	CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q15($/;"	f
arm_recip_q31	CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q31($/;"	f
arm_rfft_instance_f32	CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon120
arm_rfft_instance_q15	CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon118
arm_rfft_instance_q31	CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon119
arm_sqrt_f32	CMSIS/Include/arm_math.h	/^  static __INLINE arm_status  arm_sqrt_f32($/;"	f
arm_status	CMSIS/Include/arm_math.h	/^    } arm_status;$/;"	t	typeref:enum:__anon96
assert_param	stm32f0xx_conf.h	71;"	d
assert_param	stm32f0xx_conf.h	75;"	d
b	CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon164	typeref:struct:__anon164::__anon165
b	CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon166	typeref:struct:__anon166::__anon167
b	CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon168	typeref:struct:__anon168::__anon169
b	CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon170	typeref:struct:__anon170::__anon171
b	CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon148	typeref:struct:__anon148::__anon149
b	CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon150	typeref:struct:__anon150::__anon151
b	CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon152	typeref:struct:__anon152::__anon153
b	CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon154	typeref:struct:__anon154::__anon155
b	CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon79	typeref:struct:__anon79::__anon80
b	CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon81	typeref:struct:__anon81::__anon82
b	CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84
b	CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon85	typeref:struct:__anon85::__anon86
bitRevFactor	CMSIS/Include/arm_math.h	/^    uint16_t     bitRevFactor;         \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon117
bitRevFactor	CMSIS/Include/arm_math.h	/^    uint16_t    bitRevFactor;        \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon116
bitRevFactor	CMSIS/Include/arm_math.h	/^    uint16_t  bitRevFactor;          \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon115
bitReverseFlag	CMSIS/Include/arm_math.h	/^    uint8_t      bitReverseFlag;       \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon117
bitReverseFlag	CMSIS/Include/arm_math.h	/^    uint8_t     bitReverseFlag;      \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon116
bitReverseFlag	CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlag;        \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon115
bitReverseFlagR	CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                   \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon119
bitReverseFlagR	CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                 \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon118
bitReverseFlagR	CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlagR;                  \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon120
clip_q31_to_q15	CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q31_to_q15($/;"	f
clip_q31_to_q7	CMSIS/Include/arm_math.h	/^  static __INLINE q7_t clip_q31_to_q7($/;"	f
clip_q63_to_q15	CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q63_to_q15($/;"	f
clip_q63_to_q31	CMSIS/Include/arm_math.h	/^  static __INLINE q31_t clip_q63_to_q31($/;"	f
energy	CMSIS/Include/arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon141
energy	CMSIS/Include/arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon143
energy	CMSIS/Include/arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon142
errchk	M24SR/inc/drv_I2C_M24SR.h	46;"	d
errorchk	M24SR/inc/lib_M24SR.h	56;"	d
errorchk	M24SR/inc/lib_NDEF.h	41;"	d
fftLen	CMSIS/Include/arm_math.h	/^    uint16_t     fftLen;               \/**< length of the FFT. *\/$/;"	m	struct:__anon117
fftLen	CMSIS/Include/arm_math.h	/^    uint16_t    fftLen;              \/**< length of the FFT. *\/$/;"	m	struct:__anon116
fftLen	CMSIS/Include/arm_math.h	/^    uint16_t  fftLen;                \/**< length of the FFT. *\/$/;"	m	struct:__anon115
fftLenBy2	CMSIS/Include/arm_math.h	/^    uint16_t  fftLenBy2;                        \/**< length of the complex FFT. *\/$/;"	m	struct:__anon120
fftLenBy2	CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon119
fftLenBy2	CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon118
fftLenReal	CMSIS/Include/arm_math.h	/^    uint32_t  fftLenReal;                       \/**< length of the real FFT. *\/$/;"	m	struct:__anon120
fftLenReal	CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon119
fftLenReal	CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon118
float32_t	CMSIS/Include/arm_math.h	/^  typedef float float32_t;$/;"	t
float64_t	CMSIS/Include/arm_math.h	/^  typedef double float64_t;$/;"	t
g_pfnVectors	CMSIS/Device/ST/STM32F0xx/Source/Templates/TrueSTUDIO/startup_stm32f0xx.s	/^g_pfnVectors:$/;"	l
g_pfnVectors	CMSIS/Device/ST/STM32F0xx/Source/Templates/gcc_ride7/startup_stm32f0xx.s	/^g_pfnVectors:$/;"	l
ifftFlag	CMSIS/Include/arm_math.h	/^    uint8_t      ifftFlag;             \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon117
ifftFlag	CMSIS/Include/arm_math.h	/^    uint8_t     ifftFlag;            \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon116
ifftFlag	CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlag;              \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon115
ifftFlagR	CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon120
ifftFlagR	CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                         \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon119
ifftFlagR	CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                       \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon118
maxDelay	CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon144
maxDelay	CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon145
maxDelay	CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon146
maxDelay	CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon147
mu	CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon141
mu	CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon138
mu	CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon139
mu	CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon143
mu	CMSIS/Include/arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon142
mu	CMSIS/Include/arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon140
mult32x64	CMSIS/Include/arm_math.h	/^  static __INLINE q63_t mult32x64($/;"	f
nPRIV	CMSIS/Include/core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon170::__anon171
nPRIV	CMSIS/Include/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon154::__anon155
nPRIV	CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon85::__anon86
nValues	CMSIS/Include/arm_math.h	/^    uint32_t nValues;$/;"	m	struct:__anon110
normalize	CMSIS/Include/arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon121
normalize	CMSIS/Include/arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon123
normalize	CMSIS/Include/arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon122
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon111
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon112
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon113
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon114
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon104
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon105
numCols	CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon106
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon111
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon112
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon113
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows; 	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon114
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon104
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon105
numRows	CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon106
numStages	CMSIS/Include/arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon101
numStages	CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon132
numStages	CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon133
numStages	CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon135
numStages	CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon136
numStages	CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon137
numStages	CMSIS/Include/arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon134
numStages	CMSIS/Include/arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon103
numStages	CMSIS/Include/arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon102
numStages	CMSIS/Include/arm_math.h	/^    uint8_t   numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon131
numStages	CMSIS/Include/arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon130
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t  numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon141
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon126
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon124
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon144
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon145
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon146
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon147
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon125
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon98
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon99
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon97
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon142
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon100
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon143
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon138
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon139
numTaps	CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon140
onebyfftLen	CMSIS/Include/arm_math.h	/^	float32_t    onebyfftLen;          \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon117
pBitRevTable	CMSIS/Include/arm_math.h	/^    uint16_t     *pBitRevTable;        \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon117
pBitRevTable	CMSIS/Include/arm_math.h	/^    uint16_t    *pBitRevTable;       \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon116
pBitRevTable	CMSIS/Include/arm_math.h	/^    uint16_t  *pBitRevTable;         \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon115
pCfft	CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon120
pCfft	CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon121
pCfft	CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;	  \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon118
pCfft	CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon123
pCfft	CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon119
pCfft	CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon122
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon134
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon126
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon129
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon144
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon103
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon131
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon100
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon141
pCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon138
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon132
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon124
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon127
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon146
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon101
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon98
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon143
pCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon139
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon133
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon128
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon145
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon125
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon99
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon102
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon130
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon142
pCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon140
pCoeffs	CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon147
pCoeffs	CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon97
pCosFactor	CMSIS/Include/arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon121
pCosFactor	CMSIS/Include/arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon123
pCosFactor	CMSIS/Include/arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon122
pData	CMSIS/Include/arm_math.h	/^    float32_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon111
pData	CMSIS/Include/arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon104
pData	CMSIS/Include/arm_math.h	/^    q15_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon113
pData	CMSIS/Include/arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon105
pData	CMSIS/Include/arm_math.h	/^    q31_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon112
pData	CMSIS/Include/arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon106
pData	CMSIS/Include/arm_math.h	/^    q7_t *pData;		\/**< points to the data table. *\/$/;"	m	struct:__anon114
pData	M24SR/inc/drv_M24SR.h	/^  uint8_t *pData ;  						\/* Command parameters *\/ $/;"	m	struct:__anon10
pData	M24SR/inc/drv_M24SR.h	/^  uint8_t *pData ;  \/* Data returned from the card *\/ \/\/ pointer on the transceiver buffer = ReaderRecBuf[CR95HF_DATA_OFFSET ];$/;"	m	struct:__anon12
pRfft	CMSIS/Include/arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon121
pRfft	CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon123
pRfft	CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon122
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon137
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon134
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon126
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon129
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon144
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon103
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon131
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon100
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon141
pState	CMSIS/Include/arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon138
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon132
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon135
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon124
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon127
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon146
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon101
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon98
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon143
pState	CMSIS/Include/arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon139
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon133
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon136
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon128
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon145
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon125
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon99
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon102
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon142
pState	CMSIS/Include/arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon140
pState	CMSIS/Include/arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon130
pState	CMSIS/Include/arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon147
pState	CMSIS/Include/arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon97
pTapDelay	CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon144
pTapDelay	CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon145
pTapDelay	CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon146
pTapDelay	CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon147
pTwiddle	CMSIS/Include/arm_math.h	/^    float32_t    *pTwiddle;            \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon117
pTwiddle	CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon121
pTwiddle	CMSIS/Include/arm_math.h	/^    q15_t     *pTwiddle;             \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon115
pTwiddle	CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon123
pTwiddle	CMSIS/Include/arm_math.h	/^    q31_t       *pTwiddle;           \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon116
pTwiddle	CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon122
pTwiddleAReal	CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon120
pTwiddleAReal	CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleAReal;                  \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon118
pTwiddleAReal	CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleAReal;                    \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon119
pTwiddleBReal	CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon120
pTwiddleBReal	CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleBReal;                  \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon118
pTwiddleBReal	CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleBReal;                    \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon119
pYData	CMSIS/Include/arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon110
phaseLength	CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon127
phaseLength	CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon128
phaseLength	CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon129
pkCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon137
pkCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon135
pkCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon136
postShift	CMSIS/Include/arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon101
postShift	CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon139
postShift	CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon140
postShift	CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon102
postShift	CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon130
postShift	CMSIS/Include/arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon142
postShift	CMSIS/Include/arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon143
protocol	M24SR/inc/lib_NDEF_URI.h	/^	char protocol[80];$/;"	m	struct:__anon2
pvCoeffs	CMSIS/Include/arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon137
pvCoeffs	CMSIS/Include/arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon135
pvCoeffs	CMSIS/Include/arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon136
q15_t	CMSIS/Include/arm_math.h	/^  typedef int16_t q15_t;$/;"	t
q31_t	CMSIS/Include/arm_math.h	/^  typedef int32_t q31_t;$/;"	t
q63_t	CMSIS/Include/arm_math.h	/^  typedef int64_t q63_t;$/;"	t
q7_t	CMSIS/Include/arm_math.h	/^  typedef int8_t q7_t;$/;"	t
recipTable	CMSIS/Include/arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon143
recipTable	CMSIS/Include/arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon142
sAARInfo	M24SR/inc/lib_NDEF_AAR.h	/^}sAARInfo;$/;"	t	typeref:struct:__anon1
sCCFileInfo	M24SR/inc/lib_TagType4.h	/^}sCCFileInfo;$/;"	t	typeref:struct:__anon16
sCCPrivateFileInfo	M24SR/inc/lib_STProprietary_feature.h	/^}sCCPrivateFileInfo;$/;"	t	typeref:struct:__anon3
sEmailInfo	M24SR/inc/lib_NDEF_Email.h	/^}sEmailInfo;$/;"	t	typeref:struct:__anon4
sGeoInfo	M24SR/inc/lib_NDEF_Geo.h	/^}sGeoInfo;$/;"	t	typeref:struct:__anon5
sLedBlinkConfig	M24SR/inc/lib_NDEF_MyApp.h	/^}sLedBlinkConfig;$/;"	t	typeref:struct:__anon6
sLineConfig	M24SR/inc/lib_NDEF_MyApp.h	/^}sLineConfig;$/;"	t	typeref:struct:__anon7
sMyAppInfo	M24SR/inc/lib_NDEF_MyApp.h	/^}sMyAppInfo;$/;"	t	typeref:struct:__anon8
sRecordInfo	M24SR/inc/lib_NDEF.h	/^}sRecordInfo;	$/;"	t	typeref:struct:__anon19
sSMSInfo	M24SR/inc/lib_NDEF_SMS.h	/^}sSMSInfo;$/;"	t	typeref:struct:__anon20
sURI_Info	M24SR/inc/lib_NDEF_URI.h	/^}sURI_Info;$/;"	t	typeref:struct:__anon2
sVcardInfo	M24SR/inc/lib_NDEF_Vcard.h	/^}sVcardInfo;$/;"	t	typeref:struct:__anon15
state	CMSIS/Include/arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon109
state	CMSIS/Include/arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon107
state	CMSIS/Include/arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon108
stateIndex	CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon144
stateIndex	CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon145
stateIndex	CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon146
stateIndex	CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon147
twidCoefModifier	CMSIS/Include/arm_math.h	/^    uint16_t     twidCoefModifier;     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon117
twidCoefModifier	CMSIS/Include/arm_math.h	/^    uint16_t    twidCoefModifier;    \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon116
twidCoefModifier	CMSIS/Include/arm_math.h	/^    uint16_t  twidCoefModifier;      \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon115
twidCoefRModifier	CMSIS/Include/arm_math.h	/^	uint32_t  twidCoefRModifier;                \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon120
twidCoefRModifier	CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon119
twidCoefRModifier	CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/  $/;"	m	struct:__anon118
u16	CMSIS/Include/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon160::__anon161
u16	CMSIS/Include/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon91::__anon92
u32	CMSIS/Include/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon160::__anon161
u32	CMSIS/Include/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon91::__anon92
u8	CMSIS/Include/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon160::__anon161
u8	CMSIS/Include/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon91::__anon92
uDIDbyte	M24SR/src/drv_M24SR.c	/^static uint8_t 						uDIDbyte =0x00;$/;"	v	file:
uM24SRbuffer	M24SR/src/drv_M24SR.c	/^uint8_t 									uM24SRbuffer [0xFF];$/;"	v
uSynchroMode	M24SR/src/drv_I2C_M24SR.c	/^static uint8_t						uSynchroMode = M24SR_WAITINGTIME_POLLING;$/;"	v	file:
uc16	M24SR/inc/drv_I2C_M24SR.h	/^typedef const unsigned short    uc16;$/;"	t
uc8	M24SR/inc/drv_I2C_M24SR.h	/^typedef const unsigned char     uc8;$/;"	t
w	CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon164
w	CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon166
w	CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon168
w	CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon170
w	CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon148
w	CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon150
w	CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon152
w	CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon154
w	CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon79
w	CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon81
w	CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon83
w	CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon85
x0	CMSIS/Include/arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon141
x0	CMSIS/Include/arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon143
x0	CMSIS/Include/arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon142
x1	CMSIS/Include/arm_math.h	/^    float32_t x1;$/;"	m	struct:__anon110
xPSR_Type	CMSIS/Include/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon168
xPSR_Type	CMSIS/Include/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon152
xPSR_Type	CMSIS/Include/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon83
xSpacing	CMSIS/Include/arm_math.h	/^    float32_t xSpacing;$/;"	m	struct:__anon110
