2 
 
1. ??????? 
    ?????????????????????????????????
???????????? 
 ?????????????? 
 ????????????????????????? 
 ???????????????????????????????
?????? 
 ???????????????????? 
 ???????????????????????? 
????????????????????????????????? 
?????????????????????????????????
???????????????????????????????????
??????????????????????????????????? 
(Design for Manufacturing, DFM)????????? (Design for Yield, DFT)??
????? (Design for Test, DFT) ?????? (Design for Debug) ?????
?? (Design for Low-Power)??????????????????????
??????????????? 
4 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
?????????????????????????????????
???????????????????????????????????
??????????????????????????????????
???????????????????????????????????
???????? 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????????????????????????????? 
 
???
6 
 
    ?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
??????????????????????? 
8 
 
 ???????????????????????????????
???????? 
 ??????????????????????????????? 
 ??????????????????????? 
 ????????????????????????? 
 ??????????????????????? 
 ???????????????????? 
??????????? 3????????9????????????
?????????????????????????? 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
??????????? 
10 
 
3.1 ???????????????????????
?????????? (2/3) 
 
???? 
????????????(device)????????????(chip)???
?????????????(modules)??????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?????????????????? 35 ???????????????
???????????????????????????????????
???????????????????????????????????
???????????????(multi-cycle)???????????????
???????????????? 
???????????????????????? (floorplaning)???
(placement)??????????????????????????????
???????????????????????????????????
?????????????????(distributed register architecture)?????
?????????????????(high level synthesis)?????????
???????(scheduling)??????(allocation and binding)???????
??(routing)?????????????????????????????
(register transfer level)??????(hardware deign language)? 
12 
 
3.2?????????????????? (2/3) 
 
???? 
?????????????????????????????????
????????????????????????????????????
??????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????????????????????????????? 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
????????????  
14 
 
3.3????????????? (2/3) 
 
???? 
    ?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?????????? 
    ????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?????????????????? 
    ?????????????????????????????????
???????????????????????????????????
??????????? minimum feedback vertex set???????????
??? NP-complete????????????????? s9234??????
??????? 97%???????????? 32 ????????????
??? s13207 ???????? 50%??????????????????
???????????????????????????????????
???????????????????????????????????
???? 
16 
 
3.4???????????????????????
?????????? (2/3) 
 
???? 
? 90 ??????????????????????????????
???????????????????????????????????
??????????????????????????????????
??????????????? 90 ??????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?? 
18 
 
3.5??????????????????????? 
(2/3) 
 
???? 
?????????????????????????????????
???????????????????????????????????
???????????????????????????????????
?????????????????????????????????
?RAAT,?random defect aware layer assignment and gridless track routing??RAAT
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
???????????????????????????????????
RAAT????????????????????????????????
??RAAT??????????????????? 6%~14%???????? 
20 
 
?????????????Published? 
 
???? 
001. Ya-Shih Huang, Yu-Ju Hong, and Juinn-Dar Huang, “Communication Synthesis for 
Interconnect Minimization in Multicycle Communication Architecture,” IEICE Trans. on 
Fundamentals. vol. E92-A, no. 12, pp. 3143-3150, Dec. 2009. 
002. Chia-I Chen, and Juinn-Dar Huang, “A Hierarchical Criticality-Aware Architectural  Synthesis 
Framework for Multicycle Communication,” IEICE Trans. on Fundamentals. vol. E93-A, no. 7, 
Jul. 2010. (to appear) 
003. Ying-Zhih Chuang, De-Shiun Fu and Yih-Lang Li, “Enhanced Edge-Based Device Migration 
under Topology Constraints,” International Journal of Electrical Engineering (IJEE), Vol. 16, 
No. 6, pp. 493–502, Dec. 2009. 
 
????? 
001. Juinn-Dar Huang, Chia-I Chen, Wan-Ling Hsu, Yen-Ting Lin, and Jing-Yang Jou, 
“Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture 
Considering Inter-Island Delay,” IEEE International Symposium on VLSI Design, Automation, 
and Test, Apr. 2010 
002. I. H.-R. Jiang, “Generic Integer Linear Programming Formulation for 3D IC Partitioning,” 
IEEE International SOC Conference (SOCC-2009), pp. 321-324, Sep. 2009. 
003. W.-Y. Lee and I. H.-R. Jiang, “Variability Tolerance on Throughput and Power for 3D 
Chip-multiprocessors,” International Workshop on Logic & Synthesis (IWLS), Jul. 2009. 
004. Yu-Hsin Kuo, Huan-Kai Peng and Charles H.-P. Wen, “Accurate Statistical Soft Error Rate 
(SSER) Analysis Using A Quasi-Monte Carlo Framework With Quality Cell Models,” IEEE 
International Symposium on Quality Electronic Design (ISQED), pp. 831-838, March 2010. 
005. Yu-Hsin Kuo, Huan-Kai Peng and Charles H.-P. Wen, “Removed for The Blind Review 
Process,” IEEE International Symposium on Circuits and Systems (ISCAS), May 2010. 
006. Chih-Ta Lin, Yen-Hung Lin, Guan-Chan Su, Yih-Lang Li, “Dead Via Minimization by 
Simultaneous Routing and Redundant Via Insertion,” Asia and South Pacific Design 
Automation Conference (ASP-DAC), pp. 657-662, Jan. 2010. 
007. Wen-Hao Liu, Yih-Lang Li, Hui-chi Chen, “Minimizing Clock Latency Range in Robust Clock 
Tree Synthesis,” Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 
389-394, Jan. 2010. 
008. Ke-Ren Dai, Chien-Hung Lu, and Yih-Lang Li, “GRPlacer: Improving Routability and 
Wire-Length of Global Routing with Circuit Replacement,” International Conference on 
Computer-Aided Design (ICCAD), pp. 351-356, 2009. 
