# system info viterbi on 2024.06.17.20:25:21
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1718681120
#
#
# Files generated for viterbi on 2024.06.17.20:25:21
files:
filepath,kind,attributes,module,is_top
simulation/viterbi.v,VERILOG,,viterbi,true
simulation/submodules/src/vi_interface.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/vi_functions.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_dspip_avalon_str_ctrl.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_add_tre.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_ram.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_sel.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_top.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_var_enc.vhd,VHDL,,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_trb_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_trb_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_par_trb_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_par_trb_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_acs_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_acs_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_ber_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_ber_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_bmp_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_bmp_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_met_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_met_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_sur_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_sur_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_hyb_top_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_hyb_top_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_par_ber_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_par_ber_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_par_bmp_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_par_bmp_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/mentor/auk_vit_par_top_atl.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/aldec/auk_vit_par_top_atl.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_hyb_top_atl.ocp,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/src/auk_vit_par_top_atl.ocp,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/src/viterbi_viterbi_ii_0_ini.hex,HEX,,viterbi_viterbi_ii_0,false
simulation/submodules/viterbi_viterbi_ii_0.v,VERILOG,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/Example/Example_Command.txt,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/Example/a_rcvsym.txt,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/Example/block_period_stim.txt,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/Example/decoded_expected.txt,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/Makefile,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/Readme.txt,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/c_wrapper.c,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/c_wrapper_args.c,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/compile.sh,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/compile_mex.sh,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/decoded_c.txt,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/mex_vit.cpp,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/mex_vit_direct.cpp,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/mex_vit_direct_out.cpp,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/varchmodel.c,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/varchmodel.h,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/vcommonlib.c,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/vcommonlib.h,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/vdef.h,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/venginelib.c,OTHER,,viterbi_viterbi_ii_0,false
simulation/submodules/c_model/venginelib.h,OTHER,,viterbi_viterbi_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
viterbi.viterbi_ii_0,viterbi_viterbi_ii_0
