{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724320156163 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga-user 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"fpga-user\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724320156212 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL006YE144C8G " "Selected 10CL006YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1724320156262 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL010YE144C8G " "Selected 10CL010YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1724320156262 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL016YE144C8G " "Selected 10CL016YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1724320156262 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1724320156262 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "77 " "Selected migration device list is legal with 77 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1724320156390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724320156391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724320156391 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Design Software" 0 -1 1724320156460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1724320156460 ""}  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1724320156460 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724320156669 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724320156761 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "6 differential receiver " "Selected device migration path cannot use 6 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1724320156998 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "7 differential transmitter " "Selected device migration path cannot use 7 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "71 " "Pin 71" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724320156998 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1724320156998 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 9467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724320157029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 9469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724320157029 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724320157029 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724320157030 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724320157030 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724320157038 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724320158252 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724320158252 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga-user.sdc " "Reading SDC File: 'fpga-user.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724320159509 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1724320159581 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724320159583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724320159583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724320159583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724320159583 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1724320159583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724320160034 ""}  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724320160034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724320160711 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724320160715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724320160716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724320160723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724320160732 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724320160739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724320160743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724320160748 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724320160748 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724320161043 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724320161069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724320162268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724320163803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724320164164 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724320166306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724320166306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724320167431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724320170849 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724320170849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724320171875 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724320171875 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724320171875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724320171879 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724320172173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724320172205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724320173025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724320173028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724320173960 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724320175455 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724320176846 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724320176846 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone 10 LP " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVCMOS 23 " "Pin slowClk uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { slowClk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 24 " "Pin reset uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVCMOS 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVCMOS at 10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuUartTx } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVCMOS 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuI2cScl } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVCMOS 50 " "Pin switches\[2\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVCMOS 51 " "Pin switches\[3\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVCMOS 59 " "Pin switches\[4\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVCMOS 60 " "Pin switches\[5\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVCMOS 65 " "Pin switches\[6\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVCMOS 66 " "Pin switches\[7\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVCMOS 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVCMOS at 7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuI2cSda } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVCMOS 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVCMOS 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVCMOS at 121" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVCMOS 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVCMOS 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVCMOS at 132" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVCMOS 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVCMOS at 133" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVCMOS 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVCMOS at 135" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVCMOS 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVCMOS at 136" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVCMOS 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVCMOS at 137" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVCMOS 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVCMOS 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVCMOS 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVCMOS 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVCMOS 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVCMOS 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVCMOS 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVCMOS 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVCMOS 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVCMOS 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVCMOS 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVCMOS 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVCMOS 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVCMOS 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVCMOS 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVCMOS 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVCMOS 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVCMOS 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVCMOS at 115" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVCMOS 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVCMOS 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVCMOS at 120" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVCMOS 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVCMOS 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVCMOS 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVCMOS 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVCMOS 46 " "Pin switches\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVCMOS 49 " "Pin switches\[1\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVCMOS 22 " "Pin mainClk uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mainClk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724320179357 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1724320179357 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuI2cSda } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently enabled " "Pin lsasBus\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently enabled " "Pin lsasBus\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724320179360 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1724320179360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.fit.smsg " "Generated suppressed messages file C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724320179780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5515 " "Peak virtual memory: 5515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724320181177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 11:49:41 2024 " "Processing ended: Thu Aug 22 11:49:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724320181177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724320181177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724320181177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724320181177 ""}
