{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698814677282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698814677287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 21:57:57 2023 " "Processing started: Tue Oct 31 21:57:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698814677287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814677287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combined_parts -c combined_parts " "Command: quartus_map --read_settings_files=on --write_settings_files=off combined_parts -c combined_parts" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814677287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698814677501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698814677501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "D:/Documents/ee_371/lab4/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom32x8 " "Found entity 1: rom32x8" {  } { { "rom32x8.sv" "" { Text "D:/Documents/ee_371/lab4/rom32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file p2_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2_top_level " "Found entity 1: p2_top_level" {  } { { "p2_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p2_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683879 ""} { "Info" "ISGN_ENTITY_NAME" "2 p2_top_level_tb " "Found entity 2: p2_top_level_tb" {  } { { "p2_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p2_top_level.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2_datapath " "Found entity 1: p2_datapath" {  } { { "p2_datapath.sv" "" { Text "D:/Documents/ee_371/lab4/p2_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "p2_controller.sv(17) " "Verilog HDL information at p2_controller.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "p2_controller.sv" "" { Text "D:/Documents/ee_371/lab4/p2_controller.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698814683880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2_controller " "Found entity 1: p2_controller" {  } { { "p2_controller.sv" "" { Text "D:/Documents/ee_371/lab4/p2_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file p1_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1_top_level " "Found entity 1: p1_top_level" {  } { { "p1_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p1_top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683881 ""} { "Info" "ISGN_ENTITY_NAME" "2 p1_top_level_tb " "Found entity 2: p1_top_level_tb" {  } { { "p1_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p1_top_level.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1_datapath " "Found entity 1: p1_datapath" {  } { { "p1_datapath.sv" "" { Text "D:/Documents/ee_371/lab4/p1_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1_controller " "Found entity 1: p1_controller" {  } { { "p1_controller.sv" "" { Text "D:/Documents/ee_371/lab4/p1_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "D:/Documents/ee_371/lab4/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_pair.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_pair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "D:/Documents/ee_371/lab4/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814683885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698814683902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(12) " "Verilog HDL assignment warning at DE1_SoC.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698814683903 "|DE1_SoC"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 3 0 result DE1_SoC.sv(15) " "Verilog HDL error at DE1_SoC.sv(15): index 4 cannot fall outside the declared range \[3:0\] for vector \"result\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 15 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814683903 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698814683903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab4/combined_parts.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab4/combined_parts.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698814683942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 21:58:03 2023 " "Processing ended: Tue Oct 31 21:58:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698814683942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698814683942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698814683942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814683942 ""}
