INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giuse/Documents/Progetti tesina/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sim_1/new/rete_16_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_16_4_TB'
