\hypertarget{struct_s_d_i_o___type_def}{}\section{S\+D\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}


SD host Interface.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{P\+O\+W\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{C\+L\+K\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{A\+RG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{C\+MD}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{R\+E\+S\+P\+C\+MD}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{R\+E\+S\+P1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{R\+E\+S\+P2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{R\+E\+S\+P3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{R\+E\+S\+P4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{D\+T\+I\+M\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{D\+L\+EN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{D\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{D\+C\+O\+U\+NT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{S\+TA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{M\+A\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{F\+I\+F\+O\+C\+NT}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a7de5924e16c39a869739dbb174f62fce}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}13\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{F\+I\+FO}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
SD host Interface. 

Definition at line 443 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!A\+RG@{A\+RG}}
\index{A\+RG@{A\+RG}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+RG}{ARG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+RG}\hypertarget{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{}\label{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}
S\+D\+IO argument register, Address offset\+: 0x08 

Definition at line 447 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+L\+K\+CR@{C\+L\+K\+CR}}
\index{C\+L\+K\+CR@{C\+L\+K\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+K\+CR}{CLKCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+L\+K\+CR}\hypertarget{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{}\label{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}
S\+DI clock control register, Address offset\+: 0x04 

Definition at line 446 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+MD}{CMD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+MD}\hypertarget{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{}\label{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}
S\+D\+IO command register, Address offset\+: 0x0C 

Definition at line 448 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}}
\index{D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+O\+U\+NT}{DCOUNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t D\+C\+O\+U\+NT}\hypertarget{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{}\label{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}
S\+D\+IO data counter register, Address offset\+: 0x30 

Definition at line 457 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+T\+RL@{D\+C\+T\+RL}}
\index{D\+C\+T\+RL@{D\+C\+T\+RL}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+T\+RL}{DCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+T\+RL}\hypertarget{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{}\label{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}
S\+D\+IO data control register, Address offset\+: 0x2C 

Definition at line 456 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+L\+EN@{D\+L\+EN}}
\index{D\+L\+EN@{D\+L\+EN}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+L\+EN}{DLEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+L\+EN}\hypertarget{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{}\label{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}
S\+D\+IO data length register, Address offset\+: 0x28 

Definition at line 455 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}}
\index{D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+T\+I\+M\+ER}{DTIMER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+T\+I\+M\+ER}\hypertarget{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{}\label{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}
S\+D\+IO data timer register, Address offset\+: 0x24 

Definition at line 454 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+FO@{F\+I\+FO}}
\index{F\+I\+FO@{F\+I\+FO}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+I\+FO}{FIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+I\+FO}\hypertarget{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{}\label{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}
S\+D\+IO data F\+I\+FO register, Address offset\+: 0x80 

Definition at line 464 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}}
\index{F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O\+C\+NT}{FIFOCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t F\+I\+F\+O\+C\+NT}\hypertarget{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{}\label{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}
S\+D\+IO F\+I\+FO counter register, Address offset\+: 0x48 

Definition at line 462 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}\hypertarget{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{}\label{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}
S\+D\+IO interrupt clear register, Address offset\+: 0x38 

Definition at line 459 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+A\+SK}{MASK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+A\+SK}\hypertarget{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{}\label{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}
S\+D\+IO mask register, Address offset\+: 0x3C 

Definition at line 460 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!P\+O\+W\+ER@{P\+O\+W\+ER}}
\index{P\+O\+W\+ER@{P\+O\+W\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+O\+W\+ER}{POWER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+W\+ER}\hypertarget{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{}\label{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}
S\+D\+IO power control register, Address offset\+: 0x00 

Definition at line 445 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_s_d_i_o___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{}\label{struct_s_d_i_o___type_def_af2c92c7cb13569aaff6b4f5a25de5056}
Reserved, 0x40-\/0x44 

Definition at line 461 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_d_i_o___type_def_a7de5924e16c39a869739dbb174f62fce}{}\label{struct_s_d_i_o___type_def_a7de5924e16c39a869739dbb174f62fce}
Reserved, 0x4\+C-\/0x7C 

Definition at line 463 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P1@{R\+E\+S\+P1}}
\index{R\+E\+S\+P1@{R\+E\+S\+P1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P1}{RESP1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P1}\hypertarget{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{}\label{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}
S\+D\+IO response 1 register, Address offset\+: 0x14 

Definition at line 450 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P2@{R\+E\+S\+P2}}
\index{R\+E\+S\+P2@{R\+E\+S\+P2}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P2}{RESP2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P2}\hypertarget{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{}\label{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}
S\+D\+IO response 2 register, Address offset\+: 0x18 

Definition at line 451 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P3@{R\+E\+S\+P3}}
\index{R\+E\+S\+P3@{R\+E\+S\+P3}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P3}{RESP3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P3}\hypertarget{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{}\label{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}
S\+D\+IO response 3 register, Address offset\+: 0x1C 

Definition at line 452 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P4@{R\+E\+S\+P4}}
\index{R\+E\+S\+P4@{R\+E\+S\+P4}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P4}{RESP4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P4}\hypertarget{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{}\label{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}
S\+D\+IO response 4 register, Address offset\+: 0x20 

Definition at line 453 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}}
\index{R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P\+C\+MD}{RESPCMD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P\+C\+MD}\hypertarget{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{}\label{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}
S\+D\+IO command response register, Address offset\+: 0x10 

Definition at line 449 of file stm32f401xc.\+h.

\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!S\+TA@{S\+TA}}
\index{S\+TA@{S\+TA}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+TA}{STA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+TA}\hypertarget{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{}\label{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}
S\+D\+IO status register, Address offset\+: 0x34 

Definition at line 458 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
