==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:1:
extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:142:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22212 ; free virtual = 44705
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22212 ; free virtual = 44705
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22210 ; free virtual = 44703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22210 ; free virtual = 44703
INFO: [XFORM 203-11] Balancing expressions in function 'CalculateItemSize' (extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:50)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22192 ; free virtual = 44686
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22191 ; free virtual = 44684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.8 seconds; current allocated memory: 107.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 107.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 107.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22184 ; free virtual = 44678
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:1:
extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:142:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:57 ; elapsed = 00:20:37 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37419
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:57 ; elapsed = 00:20:37 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37419
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:58 ; elapsed = 00:20:39 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37419
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:58 ; elapsed = 00:20:39 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37420
INFO: [XFORM 203-11] Balancing expressions in function 'CalculateItemSize' (extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:50)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:20:39 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37420
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:20:39 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37420
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 215.54 seconds; current allocated memory: 127.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 127.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 127.248 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:59 ; elapsed = 00:20:40 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26861 ; free virtual = 37420
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:1:
extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:142:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:11 ; elapsed = 00:21:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37419
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:11 ; elapsed = 00:21:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37419
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'CalculateItemSize' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:1:
extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:142:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:25 ; elapsed = 00:22:41 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37419
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:25 ; elapsed = 00:22:41 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37419
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:27 ; elapsed = 00:22:42 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37419
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-78] Function 'CalculateItemSize' (extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:50) has undefined return value (possible cause(s): an uninitialized variable is used in the computation of return result).
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:27 ; elapsed = 00:22:42 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37420
INFO: [XFORM 203-11] Balancing expressions in function 'CalculateItemSize' (extr_.reactosdllcpldeskpreview.c_CalculateItemSize_with_main.c:50)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:27 ; elapsed = 00:22:43 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37420
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:28 ; elapsed = 00:22:43 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26860 ; free virtual = 37420
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CalculateItemSize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CalculateItemSize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 124.25 seconds; current allocated memory: 120.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 121.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CalculateItemSize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cxEdge' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cySizeFrame' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cyEdge' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cyCaption' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cyBorder' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cyMenu' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogButton_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogButton_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogButton_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogButton_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogClient_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogClient_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogClient_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogClient_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogFrame_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogFrame_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogFrame_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogFrame_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaption_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaption_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaption_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaption_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaptionButtons_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaptionButtons_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaptionButtons_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDialogCaptionButtons_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDesktop_left' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDesktop_top' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDesktop_right' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcDesktop_bottom' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveClient_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveClient_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveClient_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveClient_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveScroll_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveScroll_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveScroll_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveScroll_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_cxScrollbar' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveFrame_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveFrame_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveFrame_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveFrame_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveMenuBar_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveMenuBar_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveMenuBar_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveMenuBar_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaption_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaption_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaption_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaption_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaptionButtons_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaptionButtons_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaptionButtons_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcActiveCaptionButtons_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaption_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaption_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaption_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaption_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveFrame_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveFrame_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveFrame_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveFrame_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaptionButtons_left' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaptionButtons_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaptionButtons_right' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CalculateItemSize/pPreviewData_rcInactiveCaptionButtons_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CalculateItemSize' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'CalculateItemSize/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CalculateItemSize'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 122.206 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:31 ; elapsed = 00:22:47 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26856 ; free virtual = 37419
INFO: [VHDL 208-304] Generating VHDL RTL for CalculateItemSize.
INFO: [VLOG 209-307] Generating Verilog RTL for CalculateItemSize.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactosdllopenglmesapointers.c_init_dlist_pointers_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactosdllopenglmesapointers.c_init_dlist_pointers_with_main.c/solution1'.
