// Seed: 219304564
module module_0 (
    input tri1 id_0
    , id_18,
    input tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri module_0,
    input tri id_10,
    input supply0 id_11,
    output wor id_12,
    output tri0 id_13,
    output supply1 id_14,
    output supply0 id_15,
    output supply1 id_16
);
  id_19(
      1, (id_15) + !id_6, 1'h0
  );
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input wand id_8,
    input supply0 id_9,
    input supply0 id_10,
    output logic id_11
    , id_29,
    input supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri id_15,
    input supply0 id_16,
    input uwire id_17,
    output tri id_18,
    input supply1 id_19,
    input tri id_20,
    input tri1 id_21,
    input tri id_22,
    input wire id_23,
    input tri1 id_24,
    input uwire id_25,
    output tri0 id_26,
    output tri1 id_27
);
  tri0 id_30 = id_3;
  module_0(
      id_6,
      id_15,
      id_26,
      id_27,
      id_22,
      id_18,
      id_16,
      id_19,
      id_17,
      id_26,
      id_14,
      id_7,
      id_30,
      id_27,
      id_27,
      id_27,
      id_26
  );
  initial id_11 <= 1;
endmodule
