// LCMXO2-256HC LCMXO2-256ZE
chip CHIP0 {
	kind machxo2;
	columns {
		null, // X0
		io_s[2, quad], // X1
		null, // X2
		io_s[2, quad], // X3
		null, // X4
		// clock
		io_n[0, quad] + sdclk_break, // X5
		io_s[2, quad] + io_n[0, double], // X6
		io_n[0, quad], // X7
		io_s[2, double] + io_n[0, quad], // X8
		null, // X9
	}
	col_clk X5;
	rows {
		io + io_w[3, double] + io_e[1, quad] + pclk_drive, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc, // Y2
		// clock
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, double], // Y4
		io, // Y5
	}
	row_clk Y3;
	special_loc CONFIG = D0X0Y5;
	special_loc BC0 = D0X4Y5;
	special_loc BC1 = D0X9Y5;
	special_loc BC2 = D0X9Y0;
	special_loc BC3 = D0X0Y2;
	special_io CLOCK_W0 = IOB_W1_2;
	special_io CLOCK_W1 = IOB_W3_2;
	special_io CLOCK_W2 = IOB_W4_2;
	special_io CLOCK_E0 = IOB_E1_0;
	special_io CLOCK_S0 = IOB_S3_0;
	special_io CLOCK_S1 = IOB_S3_2;
	special_io CLOCK_N0 = IOB_N7_2;
	special_io CLOCK_N1 = IOB_N7_0;
	special_io D0 = IOB_S8_1;
	special_io D1 = IOB_S1_3;
	special_io D2 = IOB_N7_2;
	special_io D3 = IOB_N7_3;
	special_io INIT_B = IOB_N8_2;
	special_io CCLK = IOB_S1_2;
	special_io SPI_C_CS_B = IOB_S1_0;
	special_io SPI_P_CS_B = IOB_S8_0;
	special_io DONE = IOB_N8_3;
	special_io PROG_B = IOB_N8_1;
	special_io TCK = IOB_N6_0;
	special_io TMS = IOB_N6_1;
	special_io TDI = IOB_N5_3;
	special_io TDO = IOB_N5_2;
	special_io JTAG_EN = IOB_N8_0;
}

// LCMXO2-640HC LCMXO2-640ZE
chip CHIP1 {
	kind machxo2;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad] + io_n[0, quad], // X5
		io_n[0, quad], // X6
		null, // X7
		// clock
		io_n[0, quad] + sdclk_break, // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad], // X11
		io_n[0, ebr], // X12
		io_s[2, quad], // X13
		null, // X14
		io_n[0, ebr], // X15
		null, // X16
		null, // X17
	}
	col_clk X8;
	rows {
		io + io_w[3, quad] + io_e[1, quad] + pclk_drive, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc, // Y3
		// clock
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		io, // Y6
	}
	row_clk Y4;
	special_loc CONFIG = D0X0Y6;
	special_loc BC0 = D0X7Y6;
	special_loc BC1 = D0X17Y6;
	special_loc BC2 = D0X15Y0;
	special_loc BC3 = D0X0Y5;
	special_io CLOCK_W0 = IOB_W0_0;
	special_io CLOCK_W1 = IOB_W2_0;
	special_io CLOCK_W2 = IOB_W5_2;
	special_io CLOCK_E0 = IOB_E2_2;
	special_io CLOCK_S0 = IOB_S5_2;
	special_io CLOCK_S1 = IOB_S9_2;
	special_io CLOCK_N0 = IOB_N8_2;
	special_io CLOCK_N1 = IOB_N8_0;
	special_io D0 = IOB_S13_3;
	special_io D1 = IOB_S5_1;
	special_io D2 = IOB_N8_2;
	special_io D3 = IOB_N8_3;
	special_io INIT_B = IOB_N10_2;
	special_io CCLK = IOB_S5_0;
	special_io SPI_C_CS_B = IOB_S3_0;
	special_io SPI_P_CS_B = IOB_S13_2;
	special_io DONE = IOB_N10_3;
	special_io PROG_B = IOB_N9_3;
	special_io TCK = IOB_N6_2;
	special_io TMS = IOB_N6_3;
	special_io TDI = IOB_N6_1;
	special_io TDO = IOB_N6_0;
	special_io JTAG_EN = IOB_N9_2;
}

// LCMXO2-1200HC LCMXO2-1200ZE LCMXO2-640UHC LPTM21 LPTM21L
chip CHIP2 {
	kind machxo2;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad], // X5
		null, // X6
		null, // X7
		io_s[2, quad_reverse] + io_n[0, quad], // X8
		io_n[0, quad], // X9
		io_s[2, quad_reverse] + io_n[0, quad], // X10
		io_n[0, quad], // X11
		null, // X12
		// clock
		sdclk_break, // X13
		io_s[2, quad] + io_n[0, quad], // X14
		io_n[0, quad], // X15
		io_n[0, quad], // X16
		io_s[2, quad], // X17
		null, // X18
		io_s[2, quad], // X19
		null, // X20
		null, // X21
	}
	col_clk X13;
	rows {
		io, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, double] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc, // Y4
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[3, quad] + io_e[1, quad], // Y7
		plc + io_w[3, quad] + io_e[1, double], // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		io, // Y10
	}
	row_clk Y5;
	special_loc PLL_NW0 = D0X1Y10;
	special_loc CONFIG = D0X3Y10;
	special_loc BC0 = D0X13Y10;
	special_loc BC1 = D0X21Y5;
	special_loc BC2 = D0X9Y0;
	special_loc BC3 = D0X0Y5;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X20Y10;
	special_io CLOCK_W0 = IOB_W2_0;
	special_io CLOCK_W1 = IOB_W6_0;
	special_io CLOCK_W2 = IOB_W8_0;
	special_io CLOCK_E0 = IOB_E6_2;
	special_io CLOCK_S0 = IOB_S8_0;
	special_io CLOCK_S1 = IOB_S10_0;
	special_io CLOCK_N0 = IOB_N11_2;
	special_io CLOCK_N1 = IOB_N11_0;
	special_io PLL_IN0_NW0 = IOB_W9_2;
	special_io PLL_FB_NW0 = IOB_W9_0;
	special_io DQS_E0 = IOB_E6_0;
	special_io DQS_E1 = IOB_E3_0;
	special_io D0 = IOB_S19_3;
	special_io D1 = IOB_S5_3;
	special_io D2 = IOB_N11_2;
	special_io D3 = IOB_N11_3;
	special_io INIT_B = IOB_N16_2;
	special_io CCLK = IOB_S5_2;
	special_io SPI_C_CS_B = IOB_S3_2;
	special_io SPI_P_CS_B = IOB_S19_2;
	special_io DONE = IOB_N16_3;
	special_io PROG_B = IOB_N14_3;
	special_io TCK = IOB_N10_2;
	special_io TMS = IOB_N10_3;
	special_io TDI = IOB_N9_3;
	special_io TDO = IOB_N9_2;
	special_io JTAG_EN = IOB_N14_2;
}

// LCMXO2-1200UHC LCMXO2-2000HC LCMXO2-2000ZE
chip CHIP3 {
	kind machxo2;
	columns {
		null, // X0
		null, // X1
		io_s[2, quad], // X2
		null, // X3
		io_s[2, quad], // X4
		io_s[2, quad], // X5
		null, // X6
		io_s[2, quad], // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_s[2, quad] + io_n[0, quad], // X11
		io_n[0, quad], // X12
		null, // X13
		// clock
		sdclk_break, // X14
		io_s[2, quad] + io_n[0, quad], // X15
		io_n[0, quad], // X16
		io_s[2, quad] + io_n[0, quad_reverse], // X17
		io_s[2, quad] + io_n[0, quad], // X18
		io_n[0, quad_reverse], // X19
		io_s[2, quad] + io_n[0, quad], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		io_s[2, quad], // X24
		null, // X25
	}
	col_clk X14;
	rows {
		io + io_w[3, quad] + io_e[1, quad], // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[4, quad] + io_e[1, quad], // Y4
		plc + io_w[4, quad] + io_e[1, quad], // Y5
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y6
		plc + io_w[4, quad] + io_e[1, quad], // Y7
		plc + io_w[4, quad] + io_e[1, quad], // Y8
		plc + io_w[5, quad] + io_e[1, quad], // Y9
		plc + io_w[5, quad] + io_e[1, quad], // Y10
		plc + io_w[5, quad] + io_e[1, quad], // Y11
		plc + io_w[5, quad] + io_e[1, quad], // Y12
		io + io_w[5, quad] + io_e[1, quad], // Y13
	}
	row_clk Y6;
	special_loc PLL_NW0 = D0X1Y13;
	special_loc CONFIG = D0X3Y13;
	special_loc BC0 = D0X14Y13;
	special_loc BC1 = D0X25Y6;
	special_loc BC2 = D0X14Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y6;
	special_loc BC5 = D0X0Y13;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X24Y13;
	special_io CLOCK_W0 = IOB_W2_0;
	special_io CLOCK_W1 = IOB_W7_2;
	special_io CLOCK_W2 = IOB_W11_0;
	special_io CLOCK_E0 = IOB_E7_0;
	special_io CLOCK_S0 = IOB_S10_0;
	special_io CLOCK_S1 = IOB_S15_0;
	special_io CLOCK_N0 = IOB_N17_2;
	special_io CLOCK_N1 = IOB_N16_0;
	special_io PLL_IN0_NW0 = IOB_W12_0;
	special_io PLL_FB_NW0 = IOB_W13_0;
	special_io DQS_E0 = IOB_E8_0;
	special_io DQS_E1 = IOB_E5_0;
	special_io D0 = IOB_S24_1;
	special_io D1 = IOB_S7_1;
	special_io D2 = IOB_N17_2;
	special_io D3 = IOB_N17_3;
	special_io INIT_B = IOB_N23_2;
	special_io CCLK = IOB_S7_0;
	special_io SPI_C_CS_B = IOB_S4_0;
	special_io SPI_P_CS_B = IOB_S24_0;
	special_io DONE = IOB_N23_3;
	special_io PROG_B = IOB_N19_3;
	special_io TCK = IOB_N15_2;
	special_io TMS = IOB_N15_3;
	special_io TDI = IOB_N11_3;
	special_io TDO = IOB_N11_2;
	special_io JTAG_EN = IOB_N19_2;
}

// LCMXO2-2000UHC LCMXO2-2000UHE LCMXO2-4000HC LCMXO2-4000HE LCMXO2-4000ZE
chip CHIP4 {
	kind machxo2;
	columns {
		null, // X0
		null, // X1
		io_s[2, quad], // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad_reverse], // X5
		io_s[2, quad], // X6
		null, // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X11
		io_s[2, quad] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_s[2, quad] + io_n[0, quad], // X14
		null, // X15
		// clock
		sdclk_break, // X16
		io_s[2, quad_reverse] + io_n[0, quad], // X17
		io_n[0, quad_reverse], // X18
		io_s[2, quad] + io_n[0, quad_reverse], // X19
		io_s[2, quad] + io_n[0, quad], // X20
		io_n[0, quad_reverse], // X21
		io_s[2, quad] + io_n[0, quad_reverse], // X22
		io_s[2, quad] + io_n[0, quad], // X23
		io_n[0, quad], // X24
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X25
		io_s[2, quad] + io_n[0, quad], // X26
		io_n[0, quad_reverse], // X27
		io_s[2, quad], // X28
		io_s[2, quad], // X29
		null, // X30
		null, // X31
	}
	col_clk X16;
	rows {
		io, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[4, quad] + io_e[1, quad], // Y7
		plc + io_w[4, quad] + io_e[1, quad], // Y8
		plc, // Y9
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[5, quad] + io_e[1, quad], // Y13
		plc + io_w[5, quad] + io_e[1, quad], // Y14
		plc + io_w[5, quad] + io_e[1, quad], // Y15
		plc + io_w[5, quad] + io_e[1, quad], // Y16
		plc + io_w[5, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		io, // Y20
	}
	row_clk Y10;
	special_loc PLL_NW0 = D0X1Y20;
	special_loc PLL_NE0 = D0X30Y20;
	special_loc CONFIG = D0X3Y20;
	special_loc BC0 = D0X16Y20;
	special_loc BC1 = D0X31Y10;
	special_loc BC2 = D0X16Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y10;
	special_loc BC5 = D0X0Y20;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X28Y20;
	special_io CLOCK_W0 = IOB_W4_0;
	special_io CLOCK_W1 = IOB_W11_2;
	special_io CLOCK_W2 = IOB_W15_0;
	special_io CLOCK_E0 = IOB_E11_0;
	special_io CLOCK_S0 = IOB_S12_0;
	special_io CLOCK_S1 = IOB_S19_0;
	special_io CLOCK_N0 = IOB_N19_2;
	special_io CLOCK_N1 = IOB_N17_0;
	special_io PLL_IN0_NW0 = IOB_W17_0;
	special_io PLL_IN0_NE0 = IOB_E18_0;
	special_io PLL_FB_NW0 = IOB_W18_0;
	special_io PLL_FB_NE0 = IOB_E19_0;
	special_io DQS_E0 = IOB_E12_0;
	special_io DQS_E1 = IOB_E8_0;
	special_io D0 = IOB_S29_1;
	special_io D1 = IOB_S8_1;
	special_io D2 = IOB_N19_2;
	special_io D3 = IOB_N19_3;
	special_io INIT_B = IOB_N27_2;
	special_io CCLK = IOB_S8_0;
	special_io SPI_C_CS_B = IOB_S3_0;
	special_io SPI_P_CS_B = IOB_S29_0;
	special_io DONE = IOB_N27_3;
	special_io PROG_B = IOB_N22_3;
	special_io TCK = IOB_N14_2;
	special_io TMS = IOB_N14_3;
	special_io TDI = IOB_N12_3;
	special_io TDO = IOB_N12_2;
	special_io JTAG_EN = IOB_N22_2;
}

// LCMXO2-4000UHC LCMXO2-7000HC LCMXO2-7000HE LCMXO2-7000ZE
chip CHIP5 {
	kind machxo2;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad], // X5
		io_s[2, quad_reverse], // X6
		null, // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_s[2, quad_reverse] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad] + io_n[0, quad_reverse], // X11
		io_s[2, quad] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_s[2, quad_reverse] + io_n[0, quad], // X14
		io_s[2, quad] + io_n[0, quad_reverse], // X15
		io_n[0, quad], // X16
		io_s[2, quad] + io_n[0, quad], // X17
		null, // X18
		// clock
		sdclk_break, // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_n[0, quad_reverse], // X21
		io_s[2, quad], // X22
		null, // X23
		io_n[0, quad], // X24
		io_s[2, quad] + io_n[0, quad_reverse], // X25
		io_n[0, quad_reverse], // X26
		io_s[2, quad_reverse] + io_n[0, quad], // X27
		io_s[2, quad], // X28
		null, // X29
		io_s[2, quad], // X30
		io_s[2, quad] + io_n[0, quad_reverse], // X31
		io_n[0, quad], // X32
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X33
		io_s[2, quad] + io_n[0, quad], // X34
		io_n[0, quad_reverse], // X35
		io_s[2, quad], // X36
		io_s[2, quad], // X37
		null, // X38
		null, // X39
		null, // X40
	}
	col_clk X19;
	rows {
		io, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		ebr + pclk_drive + pclk_break + sclk_break, // Y6
		plc + io_w[3, quad] + io_e[1, quad], // Y7
		plc + io_w[3, quad] + io_e[1, quad], // Y8
		plc + io_w[4, quad] + io_e[1, quad], // Y9
		plc + io_w[4, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc, // Y12
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		plc + io_w[4, quad] + io_e[1, quad], // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[5, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc + io_w[5, quad] + io_e[1, quad], // Y21
		plc + io_w[5, quad] + io_e[1, quad], // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		io, // Y25
	}
	row_clk Y13;
	special_loc PLL_NW0 = D0X1Y25;
	special_loc PLL_NE0 = D0X39Y25;
	special_loc CONFIG = D0X3Y25;
	special_loc BC0 = D0X19Y25;
	special_loc BC1 = D0X40Y13;
	special_loc BC2 = D0X19Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y13;
	special_loc BC5 = D0X0Y25;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X37Y25;
	special_io CLOCK_W0 = IOB_W4_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W20_0;
	special_io CLOCK_E0 = IOB_E14_0;
	special_io CLOCK_S0 = IOB_S15_0;
	special_io CLOCK_S1 = IOB_S22_0;
	special_io CLOCK_N0 = IOB_N21_2;
	special_io CLOCK_N1 = IOB_N17_0;
	special_io PLL_IN0_NW0 = IOB_W22_0;
	special_io PLL_IN0_NE0 = IOB_E23_0;
	special_io PLL_FB_NW0 = IOB_W23_0;
	special_io PLL_FB_NE0 = IOB_E24_0;
	special_io DQS_E0 = IOB_E15_0;
	special_io DQS_E1 = IOB_E10_0;
	special_io D0 = IOB_S37_1;
	special_io D1 = IOB_S11_1;
	special_io D2 = IOB_N21_2;
	special_io D3 = IOB_N21_3;
	special_io INIT_B = IOB_N35_2;
	special_io CCLK = IOB_S11_0;
	special_io SPI_C_CS_B = IOB_S5_0;
	special_io SPI_P_CS_B = IOB_S37_0;
	special_io DONE = IOB_N35_3;
	special_io PROG_B = IOB_N26_3;
	special_io TCK = IOB_N16_2;
	special_io TMS = IOB_N16_3;
	special_io TDI = IOB_N13_3;
	special_io TDO = IOB_N13_2;
	special_io JTAG_EN = IOB_N26_2;
}

// LCMXO2-10000HC LCMXO2-10000HE LCMXO2-10000ZE
chip CHIP6 {
	kind machxo2;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		io_s[2, quad], // X4
		null, // X5
		io_s[2, quad], // X6
		io_s[2, quad_reverse], // X7
		io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_n[0, quad_reverse], // X11
		io_s[2, quad_reverse] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_n[0, quad], // X14
		io_s[2, quad], // X15
		null, // X16
		io_s[2, quad], // X17
		io_s[2, quad], // X18
		io_n[0, quad], // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		null, // X24
		// clock
		sdclk_break, // X25
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X26
		io_n[0, quad], // X27
		io_s[2, quad] + io_n[0, quad_reverse], // X28
		io_s[2, quad] + io_n[0, quad], // X29
		io_n[0, quad_reverse], // X30
		io_s[2, quad_reverse], // X31
		io_s[2, quad], // X32
		null, // X33
		io_s[2, quad], // X34
		null, // X35
		null, // X36
		io_s[2, quad] + io_n[0, quad], // X37
		io_n[0, quad_reverse], // X38
		io_s[2, quad] + io_n[0, quad], // X39
		io_s[2, quad_reverse] + io_n[0, quad], // X40
		io_n[0, quad_reverse], // X41
		io_s[2, quad] + io_n[0, quad], // X42
		io_s[2, quad] + io_n[0, quad_reverse], // X43
		null, // X44
		io_s[2, quad], // X45
		null, // X46
		null, // X47
		null, // X48
	}
	col_clk X25;
	rows {
		io + io_w[3, quad] + io_e[1, quad], // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc, // Y7
		ebr + pclk_drive + pclk_break + sclk_break, // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		plc + io_w[3, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[4, quad] + io_e[1, quad], // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		// clock
		ebr + pclk_break + sclk_break, // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[4, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc, // Y21
		ebr + pclk_drive + pclk_break + sclk_break, // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		plc + io_w[5, quad] + io_e[1, quad], // Y25
		plc + io_w[5, quad] + io_e[1, quad], // Y26
		plc + io_w[5, quad] + io_e[1, quad], // Y27
		plc + io_w[5, quad] + io_e[1, quad], // Y28
		io, // Y29
	}
	row_clk Y15;
	special_loc PLL_NW0 = D0X1Y29;
	special_loc PLL_NE0 = D0X47Y29;
	special_loc CONFIG = D0X3Y29;
	special_loc BC0 = D0X25Y29;
	special_loc BC1 = D0X48Y15;
	special_loc BC2 = D0X25Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y15;
	special_loc BC5 = D0X0Y29;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X45Y29;
	special_io CLOCK_W0 = IOB_W3_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W23_0;
	special_io CLOCK_E0 = IOB_E13_0;
	special_io CLOCK_S0 = IOB_S21_0;
	special_io CLOCK_S1 = IOB_S28_0;
	special_io CLOCK_N0 = IOB_N26_2;
	special_io CLOCK_N1 = IOB_N22_0;
	special_io PLL_IN0_NW0 = IOB_W26_0;
	special_io PLL_IN0_NE0 = IOB_E27_0;
	special_io PLL_FB_NW0 = IOB_W27_0;
	special_io PLL_FB_NE0 = IOB_E28_0;
	special_io DQS_E0 = IOB_E14_0;
	special_io DQS_E1 = IOB_E11_0;
	special_io D0 = IOB_S45_1;
	special_io D1 = IOB_S15_1;
	special_io D2 = IOB_N26_2;
	special_io D3 = IOB_N26_3;
	special_io INIT_B = IOB_N43_2;
	special_io CCLK = IOB_S15_0;
	special_io SPI_C_CS_B = IOB_S6_0;
	special_io SPI_P_CS_B = IOB_S45_0;
	special_io DONE = IOB_N43_3;
	special_io PROG_B = IOB_N30_3;
	special_io TCK = IOB_N21_2;
	special_io TMS = IOB_N21_3;
	special_io TDI = IOB_N14_3;
	special_io TDO = IOB_N14_2;
	special_io JTAG_EN = IOB_N30_2;
}

// LCMXO3L-1300E LCMXO3L-640E LCMXO3LF-1300E LCMXO3LF-640E
chip CHIP7 {
	kind machxo3l;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad], // X5
		null, // X6
		null, // X7
		io_s[2, quad_reverse] + io_n[0, quad], // X8
		io_n[0, quad], // X9
		io_s[2, quad_reverse] + io_n[0, quad], // X10
		io_n[0, quad], // X11
		null, // X12
		// clock
		sdclk_break, // X13
		io_s[2, quad] + io_n[0, quad], // X14
		io_n[0, quad], // X15
		io_n[0, quad], // X16
		io_s[2, quad], // X17
		null, // X18
		io_s[2, quad], // X19
		null, // X20
		null, // X21
	}
	col_clk X13;
	rows {
		io, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, double] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc, // Y4
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[3, quad] + io_e[1, quad], // Y7
		plc + io_w[3, quad] + io_e[1, double], // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		io, // Y10
	}
	row_clk Y5;
	special_loc PLL_NW0 = D0X1Y10;
	special_loc CONFIG = D0X3Y10;
	special_loc BC0 = D0X13Y10;
	special_loc BC1 = D0X21Y5;
	special_loc BC2 = D0X9Y0;
	special_loc BC3 = D0X0Y5;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X20Y10;
	special_io CLOCK_W0 = IOB_W2_0;
	special_io CLOCK_W1 = IOB_W6_0;
	special_io CLOCK_W2 = IOB_W8_0;
	special_io CLOCK_E0 = IOB_E6_2;
	special_io CLOCK_S0 = IOB_S8_0;
	special_io CLOCK_S1 = IOB_S10_0;
	special_io CLOCK_N0 = IOB_N11_2;
	special_io CLOCK_N1 = IOB_N11_0;
	special_io PLL_IN0_NW0 = IOB_W9_2;
	special_io PLL_FB_NW0 = IOB_W9_0;
	special_io D0 = IOB_S19_3;
	special_io D1 = IOB_S5_3;
	special_io D2 = IOB_N11_2;
	special_io D3 = IOB_N11_3;
	special_io INIT_B = IOB_N16_2;
	special_io CCLK = IOB_S5_2;
	special_io SPI_C_CS_B = IOB_S3_2;
	special_io SPI_P_CS_B = IOB_S19_2;
	special_io DONE = IOB_N16_3;
	special_io PROG_B = IOB_N14_3;
	special_io TCK = IOB_N10_2;
	special_io TMS = IOB_N10_3;
	special_io TDI = IOB_N9_3;
	special_io TDO = IOB_N9_2;
	special_io JTAG_EN = IOB_N14_2;
}

// LAMXO3LF-1300C LAMXO3LF-1300E LAMXO3LF-2100C LAMXO3LF-2100E LCMXO3L-1300C LCMXO3L-1300E LCMXO3L-2100C LCMXO3L-2100E LCMXO3LF-1300C LCMXO3LF-1300E LCMXO3LF-2100C LCMXO3LF-2100E
chip CHIP8 {
	kind machxo3l;
	columns {
		null, // X0
		null, // X1
		io_s[2, quad], // X2
		null, // X3
		io_s[2, quad], // X4
		io_s[2, quad], // X5
		null, // X6
		io_s[2, quad], // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_s[2, quad] + io_n[0, quad], // X11
		io_n[0, quad], // X12
		null, // X13
		// clock
		sdclk_break, // X14
		io_s[2, quad] + io_n[0, quad], // X15
		io_n[0, quad], // X16
		io_s[2, quad] + io_n[0, quad_reverse], // X17
		io_s[2, quad] + io_n[0, quad], // X18
		io_n[0, quad_reverse], // X19
		io_s[2, quad] + io_n[0, quad], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		io_s[2, quad], // X24
		null, // X25
	}
	col_clk X14;
	rows {
		io + io_w[3, quad] + io_e[1, quad], // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[4, quad] + io_e[1, quad], // Y4
		plc + io_w[4, quad] + io_e[1, quad], // Y5
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y6
		plc + io_w[4, quad] + io_e[1, quad], // Y7
		plc + io_w[4, quad] + io_e[1, quad], // Y8
		plc + io_w[5, quad] + io_e[1, quad], // Y9
		plc + io_w[5, quad] + io_e[1, quad], // Y10
		plc + io_w[5, quad] + io_e[1, quad], // Y11
		plc + io_w[5, quad] + io_e[1, quad], // Y12
		io + io_w[5, quad] + io_e[1, quad], // Y13
	}
	row_clk Y6;
	special_loc PLL_NW0 = D0X1Y13;
	special_loc CONFIG = D0X3Y13;
	special_loc BC0 = D0X14Y13;
	special_loc BC1 = D0X25Y6;
	special_loc BC2 = D0X14Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y6;
	special_loc BC5 = D0X0Y13;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X24Y13;
	special_io CLOCK_W0 = IOB_W2_0;
	special_io CLOCK_W1 = IOB_W7_2;
	special_io CLOCK_W2 = IOB_W11_0;
	special_io CLOCK_E0 = IOB_E7_0;
	special_io CLOCK_S0 = IOB_S10_0;
	special_io CLOCK_S1 = IOB_S15_0;
	special_io CLOCK_N0 = IOB_N17_2;
	special_io CLOCK_N1 = IOB_N16_0;
	special_io PLL_IN0_NW0 = IOB_W12_0;
	special_io PLL_FB_NW0 = IOB_W13_0;
	special_io D0 = IOB_S24_1;
	special_io D1 = IOB_S7_1;
	special_io D2 = IOB_N17_2;
	special_io D3 = IOB_N17_3;
	special_io INIT_B = IOB_N23_2;
	special_io CCLK = IOB_S7_0;
	special_io SPI_C_CS_B = IOB_S4_0;
	special_io SPI_P_CS_B = IOB_S24_0;
	special_io DONE = IOB_N23_3;
	special_io PROG_B = IOB_N19_3;
	special_io TCK = IOB_N15_2;
	special_io TMS = IOB_N15_3;
	special_io TDI = IOB_N11_3;
	special_io TDO = IOB_N11_2;
	special_io JTAG_EN = IOB_N19_2;
}

// LAMXO3LF-2100C LAMXO3LF-2100E LAMXO3LF-4300C LAMXO3LF-4300E LCMXO3L-2100C LCMXO3L-2100E LCMXO3L-4300C LCMXO3L-4300E LCMXO3LF-2100C LCMXO3LF-2100E LCMXO3LF-4300C LCMXO3LF-4300E
chip CHIP9 {
	kind machxo3l;
	columns {
		null, // X0
		null, // X1
		io_s[2, quad], // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad_reverse], // X5
		io_s[2, quad], // X6
		null, // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X11
		io_s[2, quad] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_s[2, quad] + io_n[0, quad], // X14
		null, // X15
		// clock
		sdclk_break, // X16
		io_s[2, quad_reverse] + io_n[0, quad], // X17
		io_n[0, quad_reverse], // X18
		io_s[2, quad] + io_n[0, quad_reverse], // X19
		io_s[2, quad] + io_n[0, quad], // X20
		io_n[0, quad_reverse], // X21
		io_s[2, quad] + io_n[0, quad_reverse], // X22
		io_s[2, quad] + io_n[0, quad], // X23
		io_n[0, quad], // X24
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X25
		io_s[2, quad] + io_n[0, quad], // X26
		io_n[0, quad_reverse], // X27
		io_s[2, quad], // X28
		io_s[2, quad], // X29
		null, // X30
		null, // X31
	}
	col_clk X16;
	rows {
		io, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[4, quad] + io_e[1, quad], // Y7
		plc + io_w[4, quad] + io_e[1, quad], // Y8
		plc, // Y9
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[5, quad] + io_e[1, quad], // Y13
		plc + io_w[5, quad] + io_e[1, quad], // Y14
		plc + io_w[5, quad] + io_e[1, quad], // Y15
		plc + io_w[5, quad] + io_e[1, quad], // Y16
		plc + io_w[5, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		io, // Y20
	}
	row_clk Y10;
	special_loc PLL_NW0 = D0X1Y20;
	special_loc PLL_NE0 = D0X30Y20;
	special_loc CONFIG = D0X3Y20;
	special_loc BC0 = D0X16Y20;
	special_loc BC1 = D0X31Y10;
	special_loc BC2 = D0X16Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y10;
	special_loc BC5 = D0X0Y20;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X28Y20;
	special_io CLOCK_W0 = IOB_W4_0;
	special_io CLOCK_W1 = IOB_W11_2;
	special_io CLOCK_W2 = IOB_W15_0;
	special_io CLOCK_E0 = IOB_E11_0;
	special_io CLOCK_S0 = IOB_S12_0;
	special_io CLOCK_S1 = IOB_S19_0;
	special_io CLOCK_N0 = IOB_N19_2;
	special_io CLOCK_N1 = IOB_N17_0;
	special_io PLL_IN0_NW0 = IOB_W17_0;
	special_io PLL_IN0_NE0 = IOB_E18_0;
	special_io PLL_FB_NW0 = IOB_W18_0;
	special_io PLL_FB_NE0 = IOB_E19_0;
	special_io D0 = IOB_S29_1;
	special_io D1 = IOB_S8_1;
	special_io D2 = IOB_N19_2;
	special_io D3 = IOB_N19_3;
	special_io INIT_B = IOB_N27_2;
	special_io CCLK = IOB_S8_0;
	special_io SPI_C_CS_B = IOB_S3_0;
	special_io SPI_P_CS_B = IOB_S29_0;
	special_io DONE = IOB_N27_3;
	special_io PROG_B = IOB_N22_3;
	special_io TCK = IOB_N14_2;
	special_io TMS = IOB_N14_3;
	special_io TDI = IOB_N12_3;
	special_io TDO = IOB_N12_2;
	special_io JTAG_EN = IOB_N22_2;
}

// LCMXO3L-4300C LCMXO3L-6900C LCMXO3L-6900E LCMXO3LF-4300C LCMXO3LF-6900C LCMXO3LF-6900E
chip CHIP10 {
	kind machxo3l;
	columns {
		null, // X0
		null, // X1
		null, // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad], // X5
		io_s[2, quad_reverse], // X6
		null, // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_s[2, quad_reverse] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad] + io_n[0, quad_reverse], // X11
		io_s[2, quad] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_s[2, quad_reverse] + io_n[0, quad], // X14
		io_s[2, quad] + io_n[0, quad_reverse], // X15
		io_n[0, quad], // X16
		io_s[2, quad] + io_n[0, quad], // X17
		null, // X18
		// clock
		sdclk_break, // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_n[0, quad_reverse], // X21
		io_s[2, quad], // X22
		null, // X23
		io_n[0, quad], // X24
		io_s[2, quad] + io_n[0, quad_reverse], // X25
		io_n[0, quad_reverse], // X26
		io_s[2, quad_reverse] + io_n[0, quad], // X27
		io_s[2, quad], // X28
		null, // X29
		io_s[2, quad], // X30
		io_s[2, quad] + io_n[0, quad_reverse], // X31
		io_n[0, quad], // X32
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X33
		io_s[2, quad] + io_n[0, quad], // X34
		io_n[0, quad_reverse], // X35
		io_s[2, quad], // X36
		io_s[2, quad], // X37
		null, // X38
		null, // X39
		null, // X40
	}
	col_clk X19;
	rows {
		io, // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		ebr + pclk_drive + pclk_break + sclk_break, // Y6
		plc + io_w[3, quad] + io_e[1, quad], // Y7
		plc + io_w[3, quad] + io_e[1, quad], // Y8
		plc + io_w[4, quad] + io_e[1, quad], // Y9
		plc + io_w[4, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc, // Y12
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		plc + io_w[4, quad] + io_e[1, quad], // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[5, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc + io_w[5, quad] + io_e[1, quad], // Y21
		plc + io_w[5, quad] + io_e[1, quad], // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		io, // Y25
	}
	row_clk Y13;
	special_loc PLL_NW0 = D0X1Y25;
	special_loc PLL_NE0 = D0X39Y25;
	special_loc CONFIG = D0X3Y25;
	special_loc BC0 = D0X19Y25;
	special_loc BC1 = D0X40Y13;
	special_loc BC2 = D0X19Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y13;
	special_loc BC5 = D0X0Y25;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X37Y25;
	special_io CLOCK_W0 = IOB_W4_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W20_0;
	special_io CLOCK_E0 = IOB_E14_0;
	special_io CLOCK_S0 = IOB_S15_0;
	special_io CLOCK_S1 = IOB_S22_0;
	special_io CLOCK_N0 = IOB_N21_2;
	special_io CLOCK_N1 = IOB_N17_0;
	special_io PLL_IN0_NW0 = IOB_W22_0;
	special_io PLL_IN0_NE0 = IOB_E23_0;
	special_io PLL_FB_NW0 = IOB_W23_0;
	special_io PLL_FB_NE0 = IOB_E24_0;
	special_io D0 = IOB_S37_1;
	special_io D1 = IOB_S11_1;
	special_io D2 = IOB_N21_2;
	special_io D3 = IOB_N21_3;
	special_io INIT_B = IOB_N35_2;
	special_io CCLK = IOB_S11_0;
	special_io SPI_C_CS_B = IOB_S5_0;
	special_io SPI_P_CS_B = IOB_S37_0;
	special_io DONE = IOB_N35_3;
	special_io PROG_B = IOB_N26_3;
	special_io TCK = IOB_N16_2;
	special_io TMS = IOB_N16_3;
	special_io TDI = IOB_N13_3;
	special_io TDO = IOB_N13_2;
	special_io JTAG_EN = IOB_N26_2;
}

// LCMXO3L-9400C LCMXO3L-9400E LCMXO3LF-9400C LCMXO3LF-9400E
chip CHIP11 {
	kind machxo3l;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		io_s[2, quad], // X4
		null, // X5
		io_s[2, quad], // X6
		io_s[2, quad_reverse], // X7
		io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_n[0, quad_reverse], // X11
		io_s[2, quad_reverse] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_n[0, quad], // X14
		io_s[2, quad], // X15
		null, // X16
		io_s[2, quad], // X17
		io_s[2, quad], // X18
		io_n[0, quad], // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		null, // X24
		// clock
		sdclk_break, // X25
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X26
		io_n[0, quad], // X27
		io_s[2, quad] + io_n[0, quad_reverse], // X28
		io_s[2, quad] + io_n[0, quad], // X29
		io_n[0, quad_reverse], // X30
		io_s[2, quad_reverse], // X31
		io_s[2, quad], // X32
		null, // X33
		io_s[2, quad], // X34
		null, // X35
		null, // X36
		io_s[2, quad] + io_n[0, quad], // X37
		io_n[0, quad_reverse], // X38
		io_s[2, quad] + io_n[0, quad], // X39
		io_s[2, quad_reverse] + io_n[0, quad], // X40
		io_n[0, quad_reverse], // X41
		io_s[2, quad] + io_n[0, quad], // X42
		io_s[2, quad] + io_n[0, quad_reverse], // X43
		null, // X44
		io_s[2, quad], // X45
		null, // X46
		null, // X47
		null, // X48
	}
	col_clk X25;
	rows {
		io + io_w[3, quad] + io_e[1, quad], // Y0
		plc + io_w[3, quad] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc, // Y7
		ebr + pclk_drive + pclk_break + sclk_break, // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		plc + io_w[3, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[4, quad] + io_e[1, quad], // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		// clock
		ebr + pclk_break + sclk_break, // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[4, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc, // Y21
		ebr + pclk_drive + pclk_break + sclk_break, // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		plc + io_w[5, quad] + io_e[1, quad], // Y25
		plc + io_w[5, quad] + io_e[1, quad], // Y26
		plc + io_w[5, quad] + io_e[1, quad], // Y27
		plc + io_w[5, quad] + io_e[1, quad], // Y28
		io, // Y29
	}
	row_clk Y15;
	special_loc PLL_NW0 = D0X1Y29;
	special_loc PLL_NE0 = D0X47Y29;
	special_loc CONFIG = D0X3Y29;
	special_loc BC0 = D0X25Y29;
	special_loc BC1 = D0X48Y15;
	special_loc BC2 = D0X25Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y15;
	special_loc BC5 = D0X0Y29;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X45Y29;
	special_io CLOCK_W0 = IOB_W3_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W23_0;
	special_io CLOCK_E0 = IOB_E13_0;
	special_io CLOCK_S0 = IOB_S21_0;
	special_io CLOCK_S1 = IOB_S28_0;
	special_io CLOCK_N0 = IOB_N26_2;
	special_io CLOCK_N1 = IOB_N22_0;
	special_io PLL_IN0_NW0 = IOB_W26_0;
	special_io PLL_IN0_NE0 = IOB_E27_0;
	special_io PLL_FB_NW0 = IOB_W27_0;
	special_io PLL_FB_NE0 = IOB_E28_0;
	special_io D0 = IOB_S45_1;
	special_io D1 = IOB_S15_1;
	special_io D2 = IOB_N26_2;
	special_io D3 = IOB_N26_3;
	special_io INIT_B = IOB_N43_2;
	special_io CCLK = IOB_S15_0;
	special_io SPI_C_CS_B = IOB_S6_0;
	special_io SPI_P_CS_B = IOB_S45_0;
	special_io DONE = IOB_N43_3;
	special_io PROG_B = IOB_N30_3;
	special_io TCK = IOB_N21_2;
	special_io TMS = IOB_N21_3;
	special_io TDI = IOB_N14_3;
	special_io TDO = IOB_N14_2;
	special_io JTAG_EN = IOB_N30_2;
}

// LCMXO3LFP-4300HC
chip CHIP12 {
	kind machxo3lfp;
	columns {
		null, // X0
		null, // X1
		io_s[2, quad], // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad_reverse], // X5
		io_s[2, quad], // X6
		null, // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X11
		io_s[2, quad] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_s[2, quad] + io_n[0, quad], // X14
		null, // X15
		// clock
		sdclk_break, // X16
		io_s[2, quad_reverse] + io_n[0, quad], // X17
		io_n[0, quad_reverse], // X18
		io_s[2, quad] + io_n[0, quad_reverse], // X19
		io_s[2, quad] + io_n[0, quad], // X20
		io_n[0, quad_reverse], // X21
		io_s[2, quad] + io_n[0, quad_reverse], // X22
		io_s[2, quad] + io_n[0, quad], // X23
		io_n[0, quad], // X24
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X25
		io_s[2, quad] + io_n[0, quad], // X26
		io_n[0, quad_reverse], // X27
		io_s[2, quad], // X28
		io_s[2, quad], // X29
		null, // X30
		null, // X31
	}
	col_clk X16;
	rows {
		io, // Y0
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y1
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y4
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[4, quad] + io_e[1, quad], // Y7
		plc + io_w[4, quad] + io_e[1, quad], // Y8
		plc, // Y9
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[5, quad] + io_e[1, quad], // Y13
		plc + io_w[5, quad] + io_e[1, quad], // Y14
		plc + io_w[5, quad] + io_e[1, quad], // Y15
		plc + io_w[5, quad] + io_e[1, quad], // Y16
		plc + io_w[5, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		io, // Y20
	}
	row_clk Y10;
	special_loc PLL_NW0 = D0X1Y20;
	special_loc PLL_NE0 = D0X30Y20;
	special_loc CONFIG = D0X3Y20;
	special_loc BC0 = D0X16Y20;
	special_loc BC1 = D0X31Y10;
	special_loc BC2 = D0X16Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y10;
	special_loc BC5 = D0X0Y20;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X28Y20;
	special_io CLOCK_W0 = IOB_W4_0;
	special_io CLOCK_W1 = IOB_W11_2;
	special_io CLOCK_W2 = IOB_W15_0;
	special_io CLOCK_E0 = IOB_E11_0;
	special_io CLOCK_S0 = IOB_S12_0;
	special_io CLOCK_S1 = IOB_S19_0;
	special_io CLOCK_N0 = IOB_N19_2;
	special_io CLOCK_N1 = IOB_N17_0;
	special_io PLL_IN0_NW0 = IOB_W17_0;
	special_io PLL_IN0_NE0 = IOB_E18_0;
	special_io PLL_FB_NW0 = IOB_W18_0;
	special_io PLL_FB_NE0 = IOB_E19_0;
	special_io D0 = IOB_S29_1;
	special_io D1 = IOB_S8_1;
	special_io D2 = IOB_N19_2;
	special_io D3 = IOB_N19_3;
	special_io INIT_B = IOB_N27_2;
	special_io CCLK = IOB_S8_0;
	special_io SPI_C_CS_B = IOB_S3_0;
	special_io SPI_P_CS_B = IOB_S29_0;
	special_io DONE = IOB_N27_3;
	special_io PROG_B = IOB_N22_3;
	special_io TCK = IOB_N14_2;
	special_io TMS = IOB_N14_3;
	special_io TDI = IOB_N12_3;
	special_io TDO = IOB_N12_2;
	special_io JTAG_EN = IOB_N22_2;
}

// LCMXO3LFP-6900HC LCMXO3LFP-9400HC
chip CHIP13 {
	kind machxo3lfp;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		io_s[2, quad], // X4
		null, // X5
		io_s[2, quad], // X6
		io_s[2, quad_reverse], // X7
		io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_n[0, quad_reverse], // X11
		io_s[2, quad_reverse] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_n[0, quad], // X14
		io_s[2, quad], // X15
		null, // X16
		io_s[2, quad], // X17
		io_s[2, quad], // X18
		io_n[0, quad], // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		null, // X24
		// clock
		sdclk_break, // X25
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X26
		io_n[0, quad], // X27
		io_s[2, quad] + io_n[0, quad_reverse], // X28
		io_s[2, quad] + io_n[0, quad], // X29
		io_n[0, quad_reverse], // X30
		io_s[2, quad_reverse], // X31
		io_s[2, quad], // X32
		null, // X33
		io_s[2, quad], // X34
		null, // X35
		null, // X36
		io_s[2, quad] + io_n[0, quad], // X37
		io_n[0, quad_reverse], // X38
		io_s[2, quad] + io_n[0, quad], // X39
		io_s[2, quad_reverse] + io_n[0, quad], // X40
		io_n[0, quad_reverse], // X41
		io_s[2, quad] + io_n[0, quad], // X42
		io_s[2, quad] + io_n[0, quad_reverse], // X43
		null, // X44
		io_s[2, quad], // X45
		null, // X46
		null, // X47
		null, // X48
	}
	col_clk X25;
	rows {
		io + io_w[3, quad_i3c] + io_e[1, quad], // Y0
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc, // Y7
		ebr + pclk_drive + pclk_break + sclk_break, // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		plc + io_w[3, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[4, quad] + io_e[1, quad], // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		// clock
		ebr + pclk_break + sclk_break, // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[4, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc, // Y21
		ebr + pclk_drive + pclk_break + sclk_break, // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		plc + io_w[5, quad] + io_e[1, quad], // Y25
		plc + io_w[5, quad] + io_e[1, quad], // Y26
		plc + io_w[5, quad] + io_e[1, quad], // Y27
		plc + io_w[5, quad] + io_e[1, quad], // Y28
		io, // Y29
	}
	row_clk Y15;
	special_loc PLL_NW0 = D0X1Y29;
	special_loc PLL_NE0 = D0X47Y29;
	special_loc CONFIG = D0X3Y29;
	special_loc BC0 = D0X25Y29;
	special_loc BC1 = D0X48Y15;
	special_loc BC2 = D0X25Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y15;
	special_loc BC5 = D0X0Y29;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X45Y29;
	special_io CLOCK_W0 = IOB_W3_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W23_0;
	special_io CLOCK_E0 = IOB_E13_0;
	special_io CLOCK_S0 = IOB_S21_0;
	special_io CLOCK_S1 = IOB_S28_0;
	special_io CLOCK_N0 = IOB_N26_2;
	special_io CLOCK_N1 = IOB_N22_0;
	special_io PLL_IN0_NW0 = IOB_W26_0;
	special_io PLL_IN0_NE0 = IOB_E27_0;
	special_io PLL_FB_NW0 = IOB_W27_0;
	special_io PLL_FB_NE0 = IOB_E28_0;
	special_io D0 = IOB_S45_1;
	special_io D1 = IOB_S15_1;
	special_io D2 = IOB_N26_2;
	special_io D3 = IOB_N26_3;
	special_io INIT_B = IOB_N43_2;
	special_io CCLK = IOB_S15_0;
	special_io SPI_C_CS_B = IOB_S6_0;
	special_io SPI_P_CS_B = IOB_S45_0;
	special_io DONE = IOB_N43_3;
	special_io PROG_B = IOB_N30_3;
	special_io TCK = IOB_N21_2;
	special_io TMS = IOB_N21_3;
	special_io TDI = IOB_N14_3;
	special_io TDO = IOB_N14_2;
	special_io JTAG_EN = IOB_N30_2;
}

// LAMXO3D-4300HC LAMXO3D-4300ZC LCMXO3D-4300HC LCMXO3D-4300HE LCMXO3D-4300ZC LCMXO3D-4300ZE
chip CHIP14 {
	kind machxo3d;
	columns {
		null, // X0
		null, // X1
		io_s[2, quad], // X2
		io_s[2, quad], // X3
		null, // X4
		io_s[2, quad_reverse], // X5
		io_s[2, quad], // X6
		null, // X7
		io_s[2, quad] + io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_n[0, quad], // X10
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X11
		io_s[2, quad] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_s[2, quad] + io_n[0, quad], // X14
		null, // X15
		// clock
		sdclk_break, // X16
		io_s[2, quad_reverse] + io_n[0, quad], // X17
		io_n[0, quad_reverse], // X18
		io_s[2, quad] + io_n[0, quad_reverse], // X19
		io_s[2, quad] + io_n[0, quad], // X20
		io_n[0, quad_reverse], // X21
		io_s[2, quad] + io_n[0, quad_reverse], // X22
		io_s[2, quad] + io_n[0, quad], // X23
		io_n[0, quad], // X24
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X25
		io_s[2, quad] + io_n[0, quad], // X26
		io_n[0, quad_reverse], // X27
		io_s[2, quad], // X28
		io_s[2, quad], // X29
		null, // X30
		null, // X31
	}
	col_clk X16;
	rows {
		io, // Y0
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y1
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y4
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[4, quad] + io_e[1, quad], // Y7
		plc + io_w[4, quad] + io_e[1, quad], // Y8
		plc, // Y9
		// clock
		ebr + pclk_drive + pclk_break + sclk_break, // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[5, quad] + io_e[1, quad], // Y13
		plc + io_w[5, quad] + io_e[1, quad], // Y14
		plc + io_w[5, quad] + io_e[1, quad], // Y15
		plc + io_w[5, quad] + io_e[1, quad], // Y16
		plc + io_w[5, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		io, // Y20
	}
	row_clk Y10;
	special_loc PLL_NW0 = D0X1Y20;
	special_loc PLL_NE0 = D0X30Y20;
	special_loc CONFIG = D0X3Y20;
	special_loc BC0 = D0X16Y20;
	special_loc BC1 = D0X31Y10;
	special_loc BC2 = D0X16Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y10;
	special_loc BC5 = D0X0Y20;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X28Y20;
	special_io CLOCK_W0 = IOB_W4_0;
	special_io CLOCK_W1 = IOB_W11_2;
	special_io CLOCK_W2 = IOB_W15_0;
	special_io CLOCK_E0 = IOB_E11_0;
	special_io CLOCK_S0 = IOB_S12_0;
	special_io CLOCK_S1 = IOB_S19_0;
	special_io CLOCK_N0 = IOB_N19_2;
	special_io CLOCK_N1 = IOB_N17_0;
	special_io PLL_IN0_NW0 = IOB_W17_0;
	special_io PLL_IN0_NE0 = IOB_E18_0;
	special_io PLL_FB_NW0 = IOB_W18_0;
	special_io PLL_FB_NE0 = IOB_E19_0;
	special_io D0 = IOB_S29_1;
	special_io D1 = IOB_S8_1;
	special_io D2 = IOB_N19_2;
	special_io D3 = IOB_N19_3;
	special_io INIT_B = IOB_N27_2;
	special_io CCLK = IOB_S8_0;
	special_io SPI_C_CS_B = IOB_S3_0;
	special_io SPI_P_CS_B = IOB_S29_0;
	special_io DONE = IOB_N27_3;
	special_io PROG_B = IOB_N22_3;
	special_io TCK = IOB_N14_2;
	special_io TMS = IOB_N14_3;
	special_io TDI = IOB_N12_3;
	special_io TDO = IOB_N12_2;
	special_io JTAG_EN = IOB_N22_2;
}

// LAMXO3D-9400HE LAMXO3D-9400ZC LCMXO3D-9400HC LCMXO3D-9400HE LCMXO3D-9400ZC LCMXO3D-9400ZE
chip CHIP15 {
	kind machxo3d;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		io_s[2, quad], // X4
		null, // X5
		io_s[2, quad], // X6
		io_s[2, quad_reverse], // X7
		io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_n[0, quad_reverse], // X11
		io_s[2, quad_reverse] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_n[0, quad], // X14
		io_s[2, quad], // X15
		null, // X16
		io_s[2, quad], // X17
		io_s[2, quad], // X18
		io_n[0, quad], // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		null, // X24
		// clock
		sdclk_break, // X25
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X26
		io_n[0, quad], // X27
		io_s[2, quad] + io_n[0, quad_reverse], // X28
		io_s[2, quad] + io_n[0, quad], // X29
		io_n[0, quad_reverse], // X30
		io_s[2, quad_reverse], // X31
		io_s[2, quad], // X32
		null, // X33
		io_s[2, quad], // X34
		null, // X35
		null, // X36
		io_s[2, quad] + io_n[0, quad], // X37
		io_n[0, quad_reverse], // X38
		io_s[2, quad] + io_n[0, quad], // X39
		io_s[2, quad_reverse] + io_n[0, quad], // X40
		io_n[0, quad_reverse], // X41
		io_s[2, quad] + io_n[0, quad], // X42
		io_s[2, quad] + io_n[0, quad_reverse], // X43
		null, // X44
		io_s[2, quad], // X45
		null, // X46
		null, // X47
		null, // X48
	}
	col_clk X25;
	rows {
		io + io_w[3, quad_i3c] + io_e[1, quad], // Y0
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc, // Y7
		ebr + pclk_drive + pclk_break + sclk_break, // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		plc + io_w[3, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[4, quad] + io_e[1, quad], // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		// clock
		ebr + pclk_break + sclk_break, // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[4, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc, // Y21
		ebr + pclk_drive + pclk_break + sclk_break, // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		plc + io_w[5, quad] + io_e[1, quad], // Y25
		plc + io_w[5, quad] + io_e[1, quad], // Y26
		plc + io_w[5, quad] + io_e[1, quad], // Y27
		plc + io_w[5, quad] + io_e[1, quad], // Y28
		io, // Y29
	}
	row_clk Y15;
	special_loc PLL_NW0 = D0X1Y29;
	special_loc PLL_NE0 = D0X47Y29;
	special_loc CONFIG = D0X3Y29;
	special_loc BC0 = D0X25Y29;
	special_loc BC1 = D0X48Y15;
	special_loc BC2 = D0X25Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y15;
	special_loc BC5 = D0X0Y29;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X45Y29;
	special_io CLOCK_W0 = IOB_W3_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W23_0;
	special_io CLOCK_E0 = IOB_E13_0;
	special_io CLOCK_S0 = IOB_S21_0;
	special_io CLOCK_S1 = IOB_S28_0;
	special_io CLOCK_N0 = IOB_N26_2;
	special_io CLOCK_N1 = IOB_N22_0;
	special_io PLL_IN0_NW0 = IOB_W26_0;
	special_io PLL_IN0_NE0 = IOB_E27_0;
	special_io PLL_FB_NW0 = IOB_W27_0;
	special_io PLL_FB_NE0 = IOB_E28_0;
	special_io D0 = IOB_S45_1;
	special_io D1 = IOB_S15_1;
	special_io D2 = IOB_N26_2;
	special_io D3 = IOB_N26_3;
	special_io INIT_B = IOB_N43_2;
	special_io CCLK = IOB_S15_0;
	special_io SPI_C_CS_B = IOB_S6_0;
	special_io SPI_P_CS_B = IOB_S45_0;
	special_io DONE = IOB_N43_3;
	special_io PROG_B = IOB_N30_3;
	special_io TCK = IOB_N21_2;
	special_io TMS = IOB_N21_3;
	special_io TDI = IOB_N14_3;
	special_io TDO = IOB_N14_2;
	special_io JTAG_EN = IOB_N30_2;
}

// LFMNX-50
chip CHIP16 {
	kind machnx;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		io_s[2, quad], // X4
		null, // X5
		io_s[2, quad], // X6
		io_s[2, quad_reverse], // X7
		io_n[0, quad], // X8
		io_s[2, quad] + io_n[0, quad], // X9
		io_s[2, quad] + io_n[0, quad], // X10
		io_n[0, quad_reverse], // X11
		io_s[2, quad_reverse] + io_n[0, quad], // X12
		io_n[0, quad], // X13
		io_n[0, quad], // X14
		io_s[2, quad], // X15
		null, // X16
		io_s[2, quad], // X17
		io_s[2, quad], // X18
		io_n[0, quad], // X19
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X20
		io_s[2, quad] + io_n[0, quad], // X21
		io_n[0, quad], // X22
		io_s[2, quad] + io_n[0, quad_reverse], // X23
		null, // X24
		// clock
		sdclk_break, // X25
		io_s[2, quad_reverse] + io_n[0, quad_reverse], // X26
		io_n[0, quad], // X27
		io_s[2, quad] + io_n[0, quad_reverse], // X28
		io_s[2, quad] + io_n[0, quad], // X29
		io_n[0, quad_reverse], // X30
		io_s[2, quad_reverse], // X31
		io_s[2, quad], // X32
		null, // X33
		io_s[2, quad], // X34
		null, // X35
		null, // X36
		io_s[2, quad] + io_n[0, quad], // X37
		io_n[0, quad_reverse], // X38
		io_s[2, quad] + io_n[0, quad], // X39
		io_s[2, quad_reverse] + io_n[0, quad], // X40
		io_n[0, quad_reverse], // X41
		io_s[2, quad] + io_n[0, quad], // X42
		io_s[2, quad] + io_n[0, quad_reverse], // X43
		null, // X44
		io_s[2, quad], // X45
		null, // X46
		null, // X47
		null, // X48
	}
	col_clk X25;
	rows {
		io + io_w[3, quad_i3c] + io_e[1, quad], // Y0
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y1
		plc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad_i3c] + io_e[1, quad], // Y5
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc, // Y7
		ebr + pclk_drive + pclk_break + sclk_break, // Y8
		plc + io_w[3, quad] + io_e[1, quad], // Y9
		plc + io_w[3, quad] + io_e[1, quad], // Y10
		plc + io_w[4, quad] + io_e[1, quad], // Y11
		plc + io_w[4, quad] + io_e[1, quad], // Y12
		plc + io_w[4, quad] + io_e[1, quad], // Y13
		plc + io_w[4, quad] + io_e[1, quad], // Y14
		// clock
		ebr + pclk_break + sclk_break, // Y15
		plc + io_w[4, quad] + io_e[1, quad], // Y16
		plc + io_w[4, quad] + io_e[1, quad], // Y17
		plc + io_w[5, quad] + io_e[1, quad], // Y18
		plc + io_w[5, quad] + io_e[1, quad], // Y19
		plc + io_w[5, quad] + io_e[1, quad], // Y20
		plc, // Y21
		ebr + pclk_drive + pclk_break + sclk_break, // Y22
		plc + io_w[5, quad] + io_e[1, quad], // Y23
		plc + io_w[5, quad] + io_e[1, quad], // Y24
		plc + io_w[5, quad] + io_e[1, quad], // Y25
		plc + io_w[5, quad] + io_e[1, quad], // Y26
		plc + io_w[5, quad] + io_e[1, quad], // Y27
		plc + io_w[5, quad] + io_e[1, quad], // Y28
		io, // Y29
	}
	row_clk Y15;
	special_loc PLL_NW0 = D0X1Y29;
	special_loc PLL_NE0 = D0X47Y29;
	special_loc CONFIG = D0X3Y29;
	special_loc BC0 = D0X25Y29;
	special_loc BC1 = D0X48Y15;
	special_loc BC2 = D0X25Y0;
	special_loc BC3 = D0X0Y0;
	special_loc BC4 = D0X0Y15;
	special_loc BC5 = D0X0Y29;
	special_loc DQSDLL_S = D0X1Y0;
	special_loc DQSDLL_N = D0X45Y29;
	special_io CLOCK_W0 = IOB_W3_0;
	special_io CLOCK_W1 = IOB_W14_0;
	special_io CLOCK_W2 = IOB_W23_0;
	special_io CLOCK_E0 = IOB_E13_0;
	special_io CLOCK_S0 = IOB_S21_0;
	special_io CLOCK_S1 = IOB_S28_0;
	special_io CLOCK_N0 = IOB_N26_2;
	special_io CLOCK_N1 = IOB_N22_0;
	special_io PLL_IN0_NW0 = IOB_W26_0;
	special_io PLL_IN0_NE0 = IOB_E27_0;
	special_io PLL_FB_NW0 = IOB_W27_0;
	special_io PLL_FB_NE0 = IOB_E28_0;
	special_io D0 = IOB_S45_1;
	special_io D1 = IOB_S15_1;
	special_io D2 = IOB_N26_2;
	special_io D3 = IOB_N26_3;
	special_io INIT_B = IOB_N43_2;
	special_io CCLK = IOB_S15_0;
	special_io SPI_C_CS_B = IOB_S6_0;
	special_io SPI_P_CS_B = IOB_S45_0;
	special_io DONE = IOB_N43_3;
	special_io PROG_B = IOB_N30_3;
	special_io TCK = IOB_N21_2;
	special_io TMS = IOB_N21_3;
	special_io TDI = IOB_N14_3;
	special_io TDO = IOB_N14_2;
	special_io JTAG_EN = IOB_N30_2;
}

// LCMXO2-256HC-QFN32 LCMXO2-256ZE-QFN32
bond BOND0 {
	kind single;
	pin 1 = IOB_N5_2;
	pin 2 = VCCINT;
	pin 3 = GND;
	pin 4 = IOB_W1_2;
	pin 5 = IOB_W1_3;
	pin 6 = VCCIO3;
	pin 7 = VCCIO2;
	pin 8 = IOB_S1_0;
	pin 9 = IOB_S1_2;
	pin 10 = IOB_S1_3;
	pin 11 = IOB_S3_0;
	pin 12 = IOB_S3_1;
	pin 13 = IOB_S3_2;
	pin 14 = IOB_S3_3;
	pin 15 = VCCIO2;
	pin 16 = IOB_S8_0;
	pin 17 = IOB_S8_1;
	pin 18 = VCCINT;
	pin 19 = VCCIO1;
	pin 20 = IOB_E1_1;
	pin 21 = IOB_E1_0;
	pin 22 = GND;
	pin 23 = IOB_N8_3;
	pin 24 = VCCIO0;
	pin 25 = IOB_N8_1;
	pin 26 = IOB_N8_0;
	pin 27 = IOB_N7_3;
	pin 28 = IOB_N7_2;
	pin 29 = IOB_N6_1;
	pin 30 = IOB_N6_0;
	pin 31 = VCCIO0;
	pin 32 = IOB_N5_3;
}

// LCMXO2-256HC-QFN48
bond BOND1 {
	kind single;
	pin 1 = VCCINT;
	pin 2 = IOB_W4_0;
	pin 3 = IOB_W4_1;
	pin 4 = IOB_W4_2;
	pin 5 = IOB_W4_3;
	pin 6 = VCCIO3;
	pin 7 = IOB_W3_0;
	pin 8 = IOB_W3_1;
	pin 9 = IOB_W3_2;
	pin 10 = IOB_W3_3;
	pin 11 = IOB_W1_0;
	pin 12 = IOB_W1_1;
	pin 13 = VCCIO2;
	pin 14 = IOB_S1_0;
	pin 15 = IOB_S1_1;
	pin 16 = IOB_S1_2;
	pin 17 = IOB_S1_3;
	pin 18 = IOB_S3_0;
	pin 19 = IOB_S3_1;
	pin 20 = IOB_S3_2;
	pin 21 = IOB_S3_3;
	pin 22 = VCCIO2;
	pin 23 = IOB_S8_0;
	pin 24 = IOB_S8_1;
	pin 25 = VCCINT;
	pin 26 = IOB_E0_3;
	pin 27 = IOB_E0_2;
	pin 28 = IOB_E0_1;
	pin 29 = IOB_E0_0;
	pin 30 = VCCIO1;
	pin 31 = IOB_E1_3;
	pin 32 = IOB_E1_2;
	pin 33 = IOB_E1_1;
	pin 34 = IOB_E1_0;
	pin 35 = IOB_E3_3;
	pin 36 = IOB_E3_2;
	pin 37 = IOB_N8_3;
	pin 38 = IOB_N8_2;
	pin 39 = VCCIO0;
	pin 40 = IOB_N8_1;
	pin 41 = IOB_N8_0;
	pin 42 = IOB_N7_3;
	pin 43 = IOB_N7_2;
	pin 44 = IOB_N6_1;
	pin 45 = IOB_N6_0;
	pin 46 = VCCIO0;
	pin 47 = IOB_N5_3;
	pin 48 = IOB_N5_2;
}

// LCMXO2-256HC-TQFP100 LCMXO2-256ZE-TQFP100
bond BOND2 {
	kind single;
	pin 1 = IOB_W4_0;
	pin 2 = IOB_W4_1;
	pin 3 = IOB_W4_2;
	pin 4 = IOB_W4_3;
	pin 5 = VCCIO3;
	pin 6 = GND;
	pin 7 = IOB_W3_0;
	pin 8 = IOB_W3_1;
	pin 9 = NC;
	pin 10 = NC;
	pin 11 = NC;
	pin 12 = IOB_W3_2;
	pin 13 = IOB_W3_3;
	pin 14 = NC;
	pin 15 = NC;
	pin 16 = IOB_W1_0;
	pin 17 = IOB_W1_1;
	pin 18 = NC;
	pin 19 = NC;
	pin 20 = IOB_W1_2;
	pin 21 = IOB_W1_3;
	pin 22 = GND;
	pin 23 = VCCIO3;
	pin 24 = IOB_W0_0;
	pin 25 = IOB_W0_1;
	pin 26 = VCCIO2;
	pin 27 = IOB_S1_0;
	pin 28 = IOB_S1_1;
	pin 29 = NC;
	pin 30 = NC;
	pin 31 = IOB_S1_2;
	pin 32 = IOB_S1_3;
	pin 33 = GND;
	pin 34 = IOB_S3_0;
	pin 35 = IOB_S3_1;
	pin 36 = NC;
	pin 37 = NC;
	pin 38 = IOB_S3_2;
	pin 39 = IOB_S3_3;
	pin 40 = IOB_S6_0;
	pin 41 = IOB_S6_1;
	pin 42 = IOB_S6_2;
	pin 43 = IOB_S6_3;
	pin 44 = GND;
	pin 45 = NC;
	pin 46 = VCCIO2;
	pin 47 = NC;
	pin 48 = IOB_S8_0;
	pin 49 = IOB_S8_1;
	pin 50 = VCCINT;
	pin 51 = IOB_E0_3;
	pin 52 = IOB_E0_2;
	pin 53 = IOB_E0_1;
	pin 54 = IOB_E0_0;
	pin 55 = VCCIO1;
	pin 56 = GND;
	pin 57 = IOB_E1_3;
	pin 58 = IOB_E1_2;
	pin 59 = NC;
	pin 60 = NC;
	pin 61 = NC;
	pin 62 = IOB_E1_1;
	pin 63 = IOB_E1_0;
	pin 64 = NC;
	pin 65 = NC;
	pin 66 = IOB_E3_3;
	pin 67 = IOB_E3_2;
	pin 68 = NC;
	pin 69 = NC;
	pin 70 = IOB_E3_1;
	pin 71 = IOB_E3_0;
	pin 72 = GND;
	pin 73 = VCCIO1;
	pin 74 = IOB_E4_1;
	pin 75 = IOB_E4_0;
	pin 76 = IOB_N8_3;
	pin 77 = IOB_N8_2;
	pin 78 = NC;
	pin 79 = GND;
	pin 80 = VCCIO0;
	pin 81 = IOB_N8_1;
	pin 82 = IOB_N8_0;
	pin 83 = NC;
	pin 84 = NC;
	pin 85 = IOB_N7_3;
	pin 86 = IOB_N7_2;
	pin 87 = IOB_N7_1;
	pin 88 = IOB_N7_0;
	pin 89 = NC;
	pin 90 = IOB_N6_1;
	pin 91 = IOB_N6_0;
	pin 92 = GND;
	pin 93 = VCCIO0;
	pin 94 = IOB_N5_3;
	pin 95 = IOB_N5_2;
	pin 96 = NC;
	pin 97 = NC;
	pin 98 = IOB_N5_1;
	pin 99 = IOB_N5_0;
	pin 100 = VCCINT;
}

// LCMXO2-256HC-UCBGA64 LCMXO2-256ZE-UCBGA64
bond BOND3 {
	kind single;
	pin A1 = IOB_W4_0;
	pin A2 = IOB_N5_2;
	pin A3 = IOB_N6_0;
	pin A4 = IOB_N7_2;
	pin A5 = IOB_N7_3;
	pin A6 = IOB_N8_0;
	pin A7 = IOB_N8_2;
	pin A8 = IOB_E4_0;
	pin B1 = IOB_W4_1;
	pin B2 = VCCINT;
	pin B3 = IOB_N5_3;
	pin B4 = IOB_N6_1;
	pin B5 = NC;
	pin B6 = IOB_N8_1;
	pin B7 = IOB_N8_3;
	pin B8 = IOB_E4_1;
	pin C1 = IOB_W4_3;
	pin C2 = IOB_W4_2;
	pin C3 = GND;
	pin C4 = VCCIO0;
	pin C5 = VCCIO0;
	pin C6 = GND;
	pin C7 = IOB_E3_0;
	pin C8 = IOB_E3_1;
	pin D1 = IOB_W3_2;
	pin D2 = IOB_W3_3;
	pin D3 = VCCIO3;
	pin D4 = GND;
	pin D5 = GND;
	pin D6 = VCCIO1;
	pin D7 = IOB_E3_3;
	pin D8 = IOB_E3_2;
	pin E1 = IOB_W1_0;
	pin E2 = IOB_W1_1;
	pin E3 = VCCIO3;
	pin E4 = GND;
	pin E5 = GND;
	pin E6 = VCCIO1;
	pin E7 = IOB_E1_1;
	pin E8 = IOB_E1_0;
	pin F1 = IOB_W1_2;
	pin F2 = IOB_W1_3;
	pin F3 = GND;
	pin F4 = VCCIO2;
	pin F5 = VCCIO2;
	pin F6 = GND;
	pin F7 = IOB_E0_1;
	pin F8 = IOB_E0_0;
	pin G1 = IOB_W0_0;
	pin G2 = IOB_S1_0;
	pin G3 = IOB_S1_2;
	pin G4 = IOB_S3_0;
	pin G5 = IOB_S3_2;
	pin G6 = IOB_S8_0;
	pin G7 = VCCINT;
	pin G8 = IOB_E0_2;
	pin H1 = IOB_W0_1;
	pin H2 = IOB_S1_1;
	pin H3 = IOB_S1_3;
	pin H4 = IOB_S3_1;
	pin H5 = IOB_S3_3;
	pin H6 = IOB_S6_3;
	pin H7 = IOB_S8_1;
	pin H8 = IOB_E0_3;
}

// LCMXO2-256HC-CSBGA132 LCMXO2-256ZE-CSBGA132
bond BOND4 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = IOB_N5_0;
	pin A3 = NC;
	pin A4 = IOB_N5_2;
	pin A5 = GND;
	pin A6 = IOB_N6_1;
	pin A7 = IOB_N7_0;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = IOB_N8_3;
	pin A14 = NC;
	pin B1 = NC;
	pin B2 = NC;
	pin B3 = IOB_N5_1;
	pin B4 = IOB_N5_3;
	pin B5 = NC;
	pin B6 = IOB_N6_0;
	pin B7 = IOB_N7_1;
	pin B8 = IOB_N7_3;
	pin B9 = IOB_N8_0;
	pin B10 = VCCIO0;
	pin B11 = GND;
	pin B12 = NC;
	pin B13 = IOB_N8_2;
	pin B14 = IOB_E4_0;
	pin C1 = IOB_W4_0;
	pin C2 = IOB_W4_2;
	pin C3 = IOB_W4_1;
	pin C4 = NC;
	pin C5 = VCCIO0;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N7_2;
	pin C9 = NC;
	pin C10 = IOB_N8_1;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = IOB_E4_1;
	pin C14 = NC;
	pin D1 = IOB_W4_3;
	pin D2 = GND;
	pin D3 = VCCIO3;
	pin D12 = NC;
	pin D13 = GND;
	pin D14 = VCCIO1;
	pin E1 = IOB_W3_0;
	pin E2 = IOB_W3_1;
	pin E3 = NC;
	pin E12 = IOB_E3_0;
	pin E13 = NC;
	pin E14 = IOB_E3_1;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F12 = NC;
	pin F13 = IOB_E3_2;
	pin F14 = IOB_E3_3;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = IOB_W3_2;
	pin G12 = NC;
	pin G13 = IOB_E1_0;
	pin G14 = NC;
	pin H1 = NC;
	pin H2 = IOB_W3_3;
	pin H3 = NC;
	pin H12 = IOB_E1_1;
	pin H13 = NC;
	pin H14 = NC;
	pin J1 = IOB_W1_0;
	pin J2 = IOB_W1_1;
	pin J3 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin K1 = IOB_W1_2;
	pin K2 = NC;
	pin K3 = IOB_W1_3;
	pin K12 = NC;
	pin K13 = IOB_E1_2;
	pin K14 = IOB_E1_3;
	pin L1 = VCCIO3;
	pin L2 = GND;
	pin L3 = NC;
	pin L12 = VCCIO1;
	pin L13 = GND;
	pin L14 = IOB_E0_0;
	pin M1 = IOB_W0_0;
	pin M2 = IOB_W0_1;
	pin M3 = IOB_S1_1;
	pin M4 = IOB_S1_2;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = IOB_S3_2;
	pin M8 = IOB_S6_1;
	pin M9 = IOB_S6_2;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = NC;
	pin M13 = IOB_E0_1;
	pin M14 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = IOB_S1_3;
	pin N5 = NC;
	pin N6 = IOB_S3_0;
	pin N7 = NC;
	pin N8 = IOB_S3_3;
	pin N9 = NC;
	pin N10 = IOB_S6_3;
	pin N11 = VCCIO2;
	pin N12 = IOB_S8_0;
	pin N13 = IOB_E0_2;
	pin N14 = IOB_E0_3;
	pin P1 = VCCIO2;
	pin P2 = NC;
	pin P3 = IOB_S1_0;
	pin P4 = NC;
	pin P5 = GND;
	pin P6 = IOB_S3_1;
	pin P7 = NC;
	pin P8 = IOB_S6_0;
	pin P9 = NC;
	pin P10 = GND;
	pin P11 = NC;
	pin P12 = NC;
	pin P13 = IOB_S8_1;
	pin P14 = VCCINT;
}

// LCMXO2-640HC-QFN48
bond BOND5 {
	kind single;
	pin 1 = VCCINT;
	pin 2 = IOB_W5_0;
	pin 3 = IOB_W5_1;
	pin 4 = IOB_W5_2;
	pin 5 = IOB_W5_3;
	pin 6 = VCCIO3;
	pin 7 = IOB_W4_0;
	pin 8 = IOB_W4_1;
	pin 9 = IOB_W2_0;
	pin 10 = IOB_W2_1;
	pin 11 = IOB_W1_0;
	pin 12 = IOB_W1_1;
	pin 13 = VCCIO2;
	pin 14 = IOB_S3_0;
	pin 15 = IOB_S3_1;
	pin 16 = IOB_S5_0;
	pin 17 = IOB_S5_1;
	pin 18 = IOB_S5_2;
	pin 19 = IOB_S5_3;
	pin 20 = IOB_S9_2;
	pin 21 = IOB_S9_3;
	pin 22 = VCCIO2;
	pin 23 = IOB_S13_2;
	pin 24 = IOB_S13_3;
	pin 25 = VCCINT;
	pin 26 = IOB_E0_3;
	pin 27 = IOB_E0_2;
	pin 28 = IOB_E0_1;
	pin 29 = IOB_E0_0;
	pin 30 = VCCIO1;
	pin 31 = IOB_E1_3;
	pin 32 = IOB_E1_2;
	pin 33 = IOB_E2_3;
	pin 34 = IOB_E2_2;
	pin 35 = IOB_E4_3;
	pin 36 = IOB_E4_2;
	pin 37 = IOB_N10_3;
	pin 38 = IOB_N10_2;
	pin 39 = VCCIO0;
	pin 40 = IOB_N9_3;
	pin 41 = IOB_N9_2;
	pin 42 = IOB_N8_3;
	pin 43 = IOB_N8_2;
	pin 44 = IOB_N6_3;
	pin 45 = IOB_N6_2;
	pin 46 = VCCIO0;
	pin 47 = IOB_N6_1;
	pin 48 = IOB_N6_0;
}

// LCMXO2-640HC-TQFP100 LCMXO2-640ZE-TQFP100
bond BOND6 {
	kind single;
	pin 1 = IOB_W5_0;
	pin 2 = IOB_W5_1;
	pin 3 = IOB_W5_2;
	pin 4 = IOB_W5_3;
	pin 5 = VCCIO3;
	pin 6 = GND;
	pin 7 = IOB_W4_0;
	pin 8 = IOB_W4_1;
	pin 9 = IOB_W4_2;
	pin 10 = IOB_W4_3;
	pin 11 = NC;
	pin 12 = IOB_W2_0;
	pin 13 = IOB_W2_1;
	pin 14 = IOB_W2_2;
	pin 15 = IOB_W2_3;
	pin 16 = IOB_W1_0;
	pin 17 = IOB_W1_1;
	pin 18 = IOB_W1_2;
	pin 19 = IOB_W1_3;
	pin 20 = IOB_W0_0;
	pin 21 = IOB_W0_1;
	pin 22 = GND;
	pin 23 = VCCIO3;
	pin 24 = IOB_W0_2;
	pin 25 = IOB_W0_3;
	pin 26 = VCCIO2;
	pin 27 = IOB_S3_0;
	pin 28 = IOB_S3_1;
	pin 29 = IOB_S3_2;
	pin 30 = IOB_S3_3;
	pin 31 = IOB_S5_0;
	pin 32 = IOB_S5_1;
	pin 33 = GND;
	pin 34 = IOB_S5_2;
	pin 35 = IOB_S5_3;
	pin 36 = IOB_S9_0;
	pin 37 = IOB_S9_1;
	pin 38 = IOB_S9_2;
	pin 39 = IOB_S9_3;
	pin 40 = IOB_S11_0;
	pin 41 = IOB_S11_1;
	pin 42 = IOB_S11_2;
	pin 43 = IOB_S11_3;
	pin 44 = GND;
	pin 45 = IOB_S13_0;
	pin 46 = VCCIO2;
	pin 47 = IOB_S13_1;
	pin 48 = IOB_S13_2;
	pin 49 = IOB_S13_3;
	pin 50 = VCCINT;
	pin 51 = IOB_E0_3;
	pin 52 = IOB_E0_2;
	pin 53 = IOB_E0_1;
	pin 54 = IOB_E0_0;
	pin 55 = VCCIO1;
	pin 56 = GND;
	pin 57 = IOB_E1_3;
	pin 58 = IOB_E1_2;
	pin 59 = IOB_E1_1;
	pin 60 = IOB_E1_0;
	pin 61 = NC;
	pin 62 = IOB_E2_3;
	pin 63 = IOB_E2_2;
	pin 64 = IOB_E2_1;
	pin 65 = IOB_E2_0;
	pin 66 = IOB_E4_3;
	pin 67 = IOB_E4_2;
	pin 68 = IOB_E4_1;
	pin 69 = IOB_E4_0;
	pin 70 = IOB_E5_3;
	pin 71 = IOB_E5_2;
	pin 72 = GND;
	pin 73 = VCCIO1;
	pin 74 = IOB_E5_1;
	pin 75 = IOB_E5_0;
	pin 76 = IOB_N10_3;
	pin 77 = IOB_N10_2;
	pin 78 = IOB_N10_0;
	pin 79 = GND;
	pin 80 = VCCIO0;
	pin 81 = IOB_N9_3;
	pin 82 = IOB_N9_2;
	pin 83 = IOB_N9_1;
	pin 84 = IOB_N9_0;
	pin 85 = IOB_N8_3;
	pin 86 = IOB_N8_2;
	pin 87 = IOB_N8_1;
	pin 88 = IOB_N8_0;
	pin 89 = NC;
	pin 90 = IOB_N6_3;
	pin 91 = IOB_N6_2;
	pin 92 = GND;
	pin 93 = VCCIO0;
	pin 94 = IOB_N6_1;
	pin 95 = IOB_N6_0;
	pin 96 = IOB_N5_3;
	pin 97 = IOB_N5_2;
	pin 98 = IOB_N5_1;
	pin 99 = IOB_N5_0;
	pin 100 = VCCINT;
}

// LCMXO2-640HC-CSBGA132 LCMXO2-640ZE-CSBGA132
bond BOND7 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = IOB_N5_0;
	pin A3 = IOB_N5_2;
	pin A4 = IOB_N6_0;
	pin A5 = GND;
	pin A6 = IOB_N6_3;
	pin A7 = IOB_N8_0;
	pin A8 = NC;
	pin A9 = IOB_N9_1;
	pin A10 = NC;
	pin A11 = IOB_N10_0;
	pin A12 = NC;
	pin A13 = IOB_N10_3;
	pin A14 = NC;
	pin B1 = NC;
	pin B2 = NC;
	pin B3 = IOB_N5_1;
	pin B4 = IOB_N6_1;
	pin B5 = NC;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N8_1;
	pin B8 = IOB_N8_3;
	pin B9 = IOB_N9_2;
	pin B10 = VCCIO0;
	pin B11 = GND;
	pin B12 = IOB_N10_1;
	pin B13 = IOB_N10_2;
	pin B14 = IOB_E5_0;
	pin C1 = IOB_W5_0;
	pin C2 = IOB_W5_2;
	pin C3 = IOB_W5_1;
	pin C4 = IOB_N5_3;
	pin C5 = VCCIO0;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N9_0;
	pin C10 = IOB_N9_3;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = IOB_E5_1;
	pin C14 = NC;
	pin D1 = IOB_W5_3;
	pin D2 = GND;
	pin D3 = VCCIO3;
	pin D12 = NC;
	pin D13 = GND;
	pin D14 = VCCIO1;
	pin E1 = IOB_W4_0;
	pin E2 = IOB_W4_1;
	pin E3 = IOB_W4_2;
	pin E12 = IOB_E5_2;
	pin E13 = IOB_E4_0;
	pin E14 = IOB_E5_3;
	pin F1 = NC;
	pin F2 = IOB_W4_3;
	pin F3 = NC;
	pin F12 = IOB_E4_1;
	pin F13 = IOB_E4_2;
	pin F14 = IOB_E4_3;
	pin G1 = NC;
	pin G2 = GND;
	pin G3 = IOB_W2_0;
	pin G12 = IOB_E2_0;
	pin G13 = IOB_E2_2;
	pin G14 = IOB_E2_1;
	pin H1 = IOB_W2_2;
	pin H2 = IOB_W2_1;
	pin H3 = IOB_W2_3;
	pin H12 = IOB_E2_3;
	pin H13 = GND;
	pin H14 = NC;
	pin J1 = IOB_W1_0;
	pin J2 = IOB_W1_1;
	pin J3 = IOB_W1_2;
	pin J12 = NC;
	pin J13 = IOB_E1_0;
	pin J14 = NC;
	pin K1 = IOB_W0_0;
	pin K2 = IOB_W1_3;
	pin K3 = IOB_W0_1;
	pin K12 = IOB_E1_1;
	pin K13 = IOB_E1_2;
	pin K14 = IOB_E1_3;
	pin L1 = VCCIO3;
	pin L2 = GND;
	pin L3 = NC;
	pin L12 = VCCIO1;
	pin L13 = GND;
	pin L14 = IOB_E0_0;
	pin M1 = IOB_W0_2;
	pin M2 = IOB_W0_3;
	pin M3 = IOB_S3_1;
	pin M4 = IOB_S5_0;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = IOB_S9_2;
	pin M8 = IOB_S11_1;
	pin M9 = IOB_S11_2;
	pin M10 = IOB_S13_0;
	pin M11 = NC;
	pin M12 = NC;
	pin M13 = IOB_E0_1;
	pin M14 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = IOB_S3_2;
	pin N4 = IOB_S5_1;
	pin N5 = NC;
	pin N6 = IOB_S5_2;
	pin N7 = IOB_S9_1;
	pin N8 = IOB_S9_3;
	pin N9 = NC;
	pin N10 = IOB_S11_3;
	pin N11 = VCCIO2;
	pin N12 = IOB_S13_2;
	pin N13 = IOB_E0_2;
	pin N14 = IOB_E0_3;
	pin P1 = VCCIO2;
	pin P2 = NC;
	pin P3 = IOB_S3_0;
	pin P4 = IOB_S3_3;
	pin P5 = GND;
	pin P6 = IOB_S5_3;
	pin P7 = IOB_S9_0;
	pin P8 = IOB_S11_0;
	pin P9 = NC;
	pin P10 = GND;
	pin P11 = IOB_S13_1;
	pin P12 = NC;
	pin P13 = IOB_S13_3;
	pin P14 = VCCINT;
}

// LCMXO2-1200HC-TQFP144 LCMXO2-1200ZE-TQFP144 LCMXO2-640UHC-TQFP144
bond BOND8 {
	kind single;
	pin 1 = IOB_W9_0;
	pin 2 = IOB_W9_1;
	pin 3 = IOB_W9_2;
	pin 4 = IOB_W9_3;
	pin 5 = IOB_W8_0;
	pin 6 = IOB_W8_1;
	pin 7 = VCCIO3;
	pin 8 = GND;
	pin 9 = IOB_W8_2;
	pin 10 = IOB_W8_3;
	pin 11 = IOB_W7_0;
	pin 12 = IOB_W7_1;
	pin 13 = IOB_W7_2;
	pin 14 = IOB_W7_3;
	pin 15 = NC;
	pin 16 = VCCIO3;
	pin 17 = NC;
	pin 18 = GND;
	pin 19 = IOB_W6_0;
	pin 20 = IOB_W6_1;
	pin 21 = IOB_W6_2;
	pin 22 = IOB_W6_3;
	pin 23 = IOB_W3_0;
	pin 24 = IOB_W3_1;
	pin 25 = IOB_W3_2;
	pin 26 = IOB_W3_3;
	pin 27 = IOB_W2_0;
	pin 28 = IOB_W2_1;
	pin 29 = GND;
	pin 30 = VCCIO3;
	pin 31 = NC;
	pin 32 = IOB_W1_0;
	pin 33 = IOB_W1_1;
	pin 34 = IOB_W1_2;
	pin 35 = IOB_W1_3;
	pin 36 = VCCINT;
	pin 37 = VCCIO2;
	pin 38 = IOB_S3_0;
	pin 39 = IOB_S3_1;
	pin 40 = IOB_S3_2;
	pin 41 = IOB_S3_3;
	pin 42 = IOB_S5_0;
	pin 43 = IOB_S5_1;
	pin 44 = IOB_S5_2;
	pin 45 = IOB_S5_3;
	pin 46 = GND;
	pin 47 = IOB_S8_2;
	pin 48 = IOB_S8_3;
	pin 49 = IOB_S8_0;
	pin 50 = IOB_S8_1;
	pin 51 = VCCIO2;
	pin 52 = IOB_S10_2;
	pin 53 = GND;
	pin 54 = IOB_S10_3;
	pin 55 = IOB_S10_0;
	pin 56 = IOB_S10_1;
	pin 57 = IOB_S14_0;
	pin 58 = IOB_S14_1;
	pin 59 = IOB_S14_2;
	pin 60 = IOB_S14_3;
	pin 61 = IOB_S17_0;
	pin 62 = IOB_S17_1;
	pin 63 = NC;
	pin 64 = GND;
	pin 65 = IOB_S17_2;
	pin 66 = VCCIO2;
	pin 67 = IOB_S17_3;
	pin 68 = IOB_S19_0;
	pin 69 = IOB_S19_1;
	pin 70 = IOB_S19_2;
	pin 71 = IOB_S19_3;
	pin 72 = VCCINT;
	pin 73 = IOB_E1_3;
	pin 74 = IOB_E1_2;
	pin 75 = IOB_E1_1;
	pin 76 = IOB_E1_0;
	pin 77 = IOB_E2_3;
	pin 78 = IOB_E2_2;
	pin 79 = VCCIO1;
	pin 80 = GND;
	pin 81 = IOB_E2_1;
	pin 82 = IOB_E2_0;
	pin 83 = IOB_E3_3;
	pin 84 = IOB_E3_2;
	pin 85 = IOB_E3_1;
	pin 86 = IOB_E3_0;
	pin 87 = NC;
	pin 88 = VCCIO1;
	pin 89 = NC;
	pin 90 = GND;
	pin 91 = IOB_E6_3;
	pin 92 = IOB_E6_2;
	pin 93 = IOB_E6_1;
	pin 94 = IOB_E6_0;
	pin 95 = IOB_E7_3;
	pin 96 = IOB_E7_2;
	pin 97 = IOB_E7_1;
	pin 98 = IOB_E7_0;
	pin 99 = IOB_E8_1;
	pin 100 = IOB_E8_0;
	pin 101 = GND;
	pin 102 = VCCIO1;
	pin 103 = NC;
	pin 104 = IOB_E9_3;
	pin 105 = IOB_E9_2;
	pin 106 = IOB_E9_1;
	pin 107 = IOB_E9_0;
	pin 108 = VCCINT;
	pin 109 = IOB_N16_3;
	pin 110 = IOB_N16_2;
	pin 111 = IOB_N16_1;
	pin 112 = IOB_N16_0;
	pin 113 = IOB_N15_3;
	pin 114 = IOB_N15_2;
	pin 115 = IOB_N15_1;
	pin 116 = GND;
	pin 117 = IOB_N15_0;
	pin 118 = VCCIO0;
	pin 119 = IOB_N14_3;
	pin 120 = IOB_N14_2;
	pin 121 = IOB_N14_1;
	pin 122 = IOB_N14_0;
	pin 123 = VCCIO0;
	pin 124 = GND;
	pin 125 = IOB_N11_3;
	pin 126 = IOB_N11_2;
	pin 127 = IOB_N11_1;
	pin 128 = IOB_N11_0;
	pin 129 = NC;
	pin 130 = IOB_N10_3;
	pin 131 = IOB_N10_2;
	pin 132 = IOB_N10_1;
	pin 133 = IOB_N10_0;
	pin 134 = GND;
	pin 135 = VCCIO0;
	pin 136 = IOB_N9_3;
	pin 137 = IOB_N9_2;
	pin 138 = IOB_N9_1;
	pin 139 = IOB_N9_0;
	pin 140 = IOB_N8_3;
	pin 141 = IOB_N8_2;
	pin 142 = IOB_N8_1;
	pin 143 = IOB_N8_0;
	pin 144 = VCCINT;
}

// LCMXO2-1200HC-WLCSP25 LCMXO2-1200ZE-WLCSP25
bond BOND9 {
	kind single;
	pin A1 = IOB_N16_2;
	pin A2 = IOB_N14_3;
	pin A3 = IOB_N11_3;
	pin A4 = IOB_N10_2;
	pin A5 = IOB_N9_2;
	pin B1 = IOB_N16_3;
	pin B2 = IOB_N14_2;
	pin B3 = IOB_N11_2;
	pin B4 = IOB_N10_3;
	pin B5 = VCCINT;
	pin C1 = IOB_N15_0;
	pin C2 = VCCIO0;
	pin C3 = GND;
	pin C4 = VCCIO2;
	pin C5 = IOB_N9_3;
	pin D1 = VCCINT;
	pin D2 = IOB_N11_0;
	pin D3 = GND;
	pin D4 = IOB_S5_3;
	pin D5 = IOB_S5_2;
	pin E1 = IOB_S19_3;
	pin E2 = IOB_S19_2;
	pin E3 = IOB_S10_0;
	pin E4 = IOB_S8_0;
	pin E5 = IOB_S3_2;
}

// LCMXO2-1200HC-QFN32 LCMXO2-1200ZE-QFN32
bond BOND10 {
	kind single;
	pin 1 = IOB_N9_2;
	pin 2 = VCCINT;
	pin 3 = GND;
	pin 4 = IOB_W2_0;
	pin 5 = IOB_W2_1;
	pin 6 = VCCIO3;
	pin 7 = VCCIO2;
	pin 8 = IOB_S3_2;
	pin 9 = IOB_S5_2;
	pin 10 = IOB_S5_3;
	pin 11 = IOB_S8_0;
	pin 12 = IOB_S8_1;
	pin 13 = IOB_S10_0;
	pin 14 = IOB_S10_1;
	pin 15 = VCCIO2;
	pin 16 = IOB_S19_2;
	pin 17 = IOB_S19_3;
	pin 18 = VCCINT;
	pin 19 = VCCIO1;
	pin 20 = IOB_E6_3;
	pin 21 = IOB_E6_2;
	pin 22 = GND;
	pin 23 = IOB_N16_3;
	pin 24 = VCCIO0;
	pin 25 = IOB_N14_3;
	pin 26 = IOB_N14_2;
	pin 27 = IOB_N11_3;
	pin 28 = IOB_N11_2;
	pin 29 = IOB_N10_3;
	pin 30 = IOB_N10_2;
	pin 31 = VCCIO0;
	pin 32 = IOB_N9_3;
}

// LCMXO2-1200HC-TQFP100 LCMXO2-1200ZE-TQFP100
bond BOND11 {
	kind single;
	pin 1 = IOB_W9_2;
	pin 2 = IOB_W9_3;
	pin 3 = IOB_W8_0;
	pin 4 = IOB_W8_1;
	pin 5 = VCCIO3;
	pin 6 = GND;
	pin 7 = IOB_W8_2;
	pin 8 = IOB_W8_3;
	pin 9 = IOB_W7_0;
	pin 10 = IOB_W7_1;
	pin 11 = VCCIO3;
	pin 12 = IOB_W6_0;
	pin 13 = IOB_W6_1;
	pin 14 = IOB_W6_2;
	pin 15 = IOB_W6_3;
	pin 16 = IOB_W3_0;
	pin 17 = IOB_W3_1;
	pin 18 = IOB_W3_2;
	pin 19 = IOB_W3_3;
	pin 20 = IOB_W2_0;
	pin 21 = IOB_W2_1;
	pin 22 = GND;
	pin 23 = VCCIO3;
	pin 24 = IOB_W1_2;
	pin 25 = IOB_W1_3;
	pin 26 = VCCIO2;
	pin 27 = IOB_S3_2;
	pin 28 = IOB_S3_3;
	pin 29 = IOB_S5_0;
	pin 30 = IOB_S5_1;
	pin 31 = IOB_S5_2;
	pin 32 = IOB_S5_3;
	pin 33 = GND;
	pin 34 = IOB_S8_0;
	pin 35 = IOB_S8_1;
	pin 36 = IOB_S10_2;
	pin 37 = IOB_S10_3;
	pin 38 = IOB_S10_0;
	pin 39 = IOB_S10_1;
	pin 40 = IOB_S14_0;
	pin 41 = IOB_S14_1;
	pin 42 = IOB_S17_0;
	pin 43 = IOB_S17_1;
	pin 44 = GND;
	pin 45 = IOB_S17_2;
	pin 46 = VCCIO2;
	pin 47 = IOB_S17_3;
	pin 48 = IOB_S19_2;
	pin 49 = IOB_S19_3;
	pin 50 = VCCINT;
	pin 51 = IOB_E1_3;
	pin 52 = IOB_E1_2;
	pin 53 = IOB_E2_3;
	pin 54 = IOB_E2_2;
	pin 55 = VCCIO1;
	pin 56 = GND;
	pin 57 = IOB_E2_1;
	pin 58 = IOB_E2_0;
	pin 59 = IOB_E3_3;
	pin 60 = IOB_E3_2;
	pin 61 = IOB_E3_0;
	pin 62 = IOB_E6_3;
	pin 63 = IOB_E6_2;
	pin 64 = IOB_E6_1;
	pin 65 = IOB_E6_0;
	pin 66 = IOB_E7_3;
	pin 67 = IOB_E7_2;
	pin 68 = IOB_E7_1;
	pin 69 = IOB_E7_0;
	pin 70 = IOB_E8_1;
	pin 71 = IOB_E8_0;
	pin 72 = GND;
	pin 73 = VCCIO1;
	pin 74 = IOB_E9_1;
	pin 75 = IOB_E9_0;
	pin 76 = IOB_N16_3;
	pin 77 = IOB_N16_2;
	pin 78 = IOB_N15_2;
	pin 79 = GND;
	pin 80 = VCCIO0;
	pin 81 = IOB_N14_3;
	pin 82 = IOB_N14_2;
	pin 83 = IOB_N14_1;
	pin 84 = IOB_N14_0;
	pin 85 = IOB_N11_3;
	pin 86 = IOB_N11_2;
	pin 87 = IOB_N11_1;
	pin 88 = IOB_N11_0;
	pin 89 = NC;
	pin 90 = IOB_N10_3;
	pin 91 = IOB_N10_2;
	pin 92 = GND;
	pin 93 = VCCIO0;
	pin 94 = IOB_N9_3;
	pin 95 = IOB_N9_2;
	pin 96 = IOB_N9_1;
	pin 97 = IOB_N9_0;
	pin 98 = IOB_N8_1;
	pin 99 = IOB_N8_0;
	pin 100 = VCCINT;
}

// LCMXO2-1200HC-CSBGA132 LCMXO2-1200ZE-CSBGA132
bond BOND12 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = IOB_N8_0;
	pin A3 = IOB_N9_0;
	pin A4 = IOB_N9_2;
	pin A5 = GND;
	pin A6 = IOB_N10_3;
	pin A7 = IOB_N11_0;
	pin A8 = VCCIO0;
	pin A9 = IOB_N14_1;
	pin A10 = IOB_N15_0;
	pin A11 = IOB_N15_2;
	pin A12 = IOB_N16_1;
	pin A13 = IOB_N16_3;
	pin A14 = VCCINT;
	pin B1 = IOB_W9_0;
	pin B2 = IOB_W9_1;
	pin B3 = IOB_N8_1;
	pin B4 = IOB_N9_3;
	pin B5 = IOB_N10_0;
	pin B6 = IOB_N10_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_3;
	pin B9 = IOB_N14_2;
	pin B10 = VCCIO0;
	pin B11 = GND;
	pin B12 = IOB_N15_3;
	pin B13 = IOB_N16_2;
	pin B14 = IOB_E9_0;
	pin C1 = IOB_W9_2;
	pin C2 = IOB_W8_0;
	pin C3 = IOB_W9_3;
	pin C4 = IOB_N9_1;
	pin C5 = VCCIO0;
	pin C6 = IOB_N10_1;
	pin C7 = NC;
	pin C8 = IOB_N11_2;
	pin C9 = IOB_N14_0;
	pin C10 = IOB_N14_3;
	pin C11 = IOB_N15_1;
	pin C12 = IOB_N16_0;
	pin C13 = IOB_E9_1;
	pin C14 = IOB_E9_2;
	pin D1 = IOB_W8_1;
	pin D2 = GND;
	pin D3 = VCCIO3;
	pin D12 = IOB_E9_3;
	pin D13 = GND;
	pin D14 = VCCIO1;
	pin E1 = IOB_W8_2;
	pin E2 = IOB_W8_3;
	pin E3 = IOB_W7_0;
	pin E12 = IOB_E8_0;
	pin E13 = IOB_E7_0;
	pin E14 = IOB_E8_1;
	pin F1 = IOB_W7_2;
	pin F2 = IOB_W7_1;
	pin F3 = IOB_W7_3;
	pin F12 = IOB_E7_1;
	pin F13 = IOB_E7_2;
	pin F14 = IOB_E7_3;
	pin G1 = VCCIO3;
	pin G2 = GND;
	pin G3 = IOB_W6_0;
	pin G12 = IOB_E6_0;
	pin G13 = IOB_E6_2;
	pin G14 = IOB_E6_1;
	pin H1 = IOB_W6_2;
	pin H2 = IOB_W6_1;
	pin H3 = IOB_W6_3;
	pin H12 = IOB_E6_3;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin J1 = IOB_W3_0;
	pin J2 = IOB_W3_1;
	pin J3 = IOB_W3_2;
	pin J12 = IOB_E3_0;
	pin J13 = IOB_E3_2;
	pin J14 = IOB_E3_1;
	pin K1 = IOB_W2_0;
	pin K2 = IOB_W3_3;
	pin K3 = IOB_W2_1;
	pin K12 = IOB_E3_3;
	pin K13 = IOB_E2_0;
	pin K14 = IOB_E2_1;
	pin L1 = VCCIO3;
	pin L2 = GND;
	pin L3 = IOB_W1_1;
	pin L12 = VCCIO1;
	pin L13 = GND;
	pin L14 = IOB_E2_2;
	pin M1 = IOB_W1_2;
	pin M2 = IOB_W1_3;
	pin M3 = IOB_S3_3;
	pin M4 = IOB_S5_2;
	pin M5 = IOB_S8_3;
	pin M6 = VCCIO2;
	pin M7 = IOB_S10_0;
	pin M8 = IOB_S14_1;
	pin M9 = IOB_S17_0;
	pin M10 = IOB_S17_2;
	pin M11 = IOB_S19_0;
	pin M12 = IOB_E1_0;
	pin M13 = IOB_E2_3;
	pin M14 = IOB_E1_1;
	pin N1 = VCCINT;
	pin N2 = IOB_S3_1;
	pin N3 = IOB_S5_0;
	pin N4 = IOB_S5_3;
	pin N5 = IOB_S8_2;
	pin N6 = IOB_S8_0;
	pin N7 = IOB_S10_3;
	pin N8 = IOB_S10_1;
	pin N9 = IOB_S14_3;
	pin N10 = IOB_S17_1;
	pin N11 = VCCIO2;
	pin N12 = IOB_S19_2;
	pin N13 = IOB_E1_2;
	pin N14 = IOB_E1_3;
	pin P1 = VCCIO2;
	pin P2 = IOB_S3_0;
	pin P3 = IOB_S3_2;
	pin P4 = IOB_S5_1;
	pin P5 = GND;
	pin P6 = IOB_S8_1;
	pin P7 = IOB_S10_2;
	pin P8 = IOB_S14_0;
	pin P9 = IOB_S14_2;
	pin P10 = GND;
	pin P11 = IOB_S17_3;
	pin P12 = IOB_S19_1;
	pin P13 = IOB_S19_3;
	pin P14 = VCCINT;
}

// LCMXO2-1200ZE-WLCSP36 LCMXO3L-1300E-WLCSP36 LCMXO3LF-1300E-WLCSP36
bond BOND13 {
	kind single;
	pin A1 = IOB_N16_3;
	pin A2 = IOB_N14_3;
	pin A3 = VCCIO0;
	pin A4 = IOB_N11_0;
	pin A5 = IOB_N9_3;
	pin A6 = IOB_N8_0;
	pin B1 = IOB_N16_2;
	pin B2 = IOB_N14_2;
	pin B3 = IOB_N11_1;
	pin B4 = IOB_N9_2;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_W9_3;
	pin C1 = VCCINT;
	pin C2 = IOB_N11_3;
	pin C3 = IOB_N10_3;
	pin C4 = IOB_N9_1;
	pin C5 = GND;
	pin C6 = IOB_W9_2;
	pin D1 = GND;
	pin D2 = IOB_N11_2;
	pin D3 = IOB_N10_2;
	pin D4 = IOB_N9_0;
	pin D5 = VCCINT;
	pin D6 = IOB_W2_0;
	pin E1 = IOB_S19_2;
	pin E2 = IOB_S10_0;
	pin E3 = IOB_S8_0;
	pin E4 = IOB_S5_3;
	pin E5 = IOB_S3_2;
	pin E6 = IOB_W2_1;
	pin F1 = IOB_S19_3;
	pin F2 = VCCIO2;
	pin F3 = IOB_S10_1;
	pin F4 = IOB_S8_1;
	pin F5 = IOB_S5_2;
	pin F6 = VCCIO3;
}

// LPTM21-FTBGA237
bond BOND14 {
	kind ASC;
	pin A1 = GND;
	pin A2 = NC;
	pin A3 = IOB_N9_3;
	pin A4 = IOB_N11_0;
	pin A5 = VCCIO0;
	pin A6 = GND;
	pin A7 = IOB_N15_0;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = ASC_HDRV;
	pin A12 = ASC_LDRV;
	pin A13 = GND;
	pin A14 = ASC_GPIO1;
	pin A15 = ASC_TRIM2;
	pin A16 = ASC_VSSA;
	pin B1 = IOB_N8_0;
	pin B2 = IOB_N8_3;
	pin B3 = IOB_N9_2;
	pin B4 = IOB_N10_3;
	pin B5 = IOB_N14_0;
	pin B6 = IOB_N14_1;
	pin B7 = IOB_N15_1;
	pin B8 = NC;
	pin B9 = NC;
	pin B10 = IOB_E6_3;
	pin B11 = IOB_E7_2_ASC_WDATA;
	pin B12 = ASC_GPIO7;
	pin B13 = ASC_GPIO5;
	pin B14 = NC;
	pin B15 = ASC_TRIM1;
	pin B16 = ASC_VMON9;
	pin C1 = IOB_N8_1;
	pin C2 = IOB_N8_2;
	pin C3 = NC;
	pin C4 = IOB_N10_2;
	pin C5 = IOB_N11_1;
	pin C6 = IOB_N11_3;
	pin C7 = IOB_N15_2;
	pin C8 = IOB_N15_3;
	pin C9 = IOB_N16_2;
	pin C10 = IOB_E9_1;
	pin C11 = IOB_E9_2;
	pin C12 = ASC_GPIO6;
	pin C13 = ASC_HVOUT2;
	pin C14 = NC;
	pin C15 = NC;
	pin C16 = ASC_VMON8;
	pin D1 = IOB_W9_2;
	pin D2 = IOB_W9_1;
	pin D3 = IOB_N9_0;
	pin D4 = NC;
	pin D5 = IOB_N10_0;
	pin D6 = IOB_N11_2;
	pin D7 = IOB_N14_2;
	pin D8 = IOB_N16_0;
	pin D9 = IOB_N16_3;
	pin D10 = IOB_E9_0;
	pin D11 = IOB_E9_3;
	pin D12 = ASC_HVOUT1;
	pin D13 = ASC_VDC;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = NC;
	pin E1 = IOB_W9_3;
	pin E2 = IOB_W9_0;
	pin E3 = GND;
	pin E4 = IOB_N9_1;
	pin E5 = NC;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N14_3;
	pin E8 = IOB_N16_1;
	pin E9 = IOB_E8_1;
	pin E10 = IOB_E8_0;
	pin E11 = IOB_E7_0;
	pin E12 = NC;
	pin E13 = ASC_GPIO3;
	pin E14 = NC;
	pin E15 = ASC_VMON6;
	pin E16 = ASC_VMON7;
	pin F1 = IOB_W8_2;
	pin F2 = IOB_W8_0;
	pin F3 = IOB_W8_1;
	pin F4 = VCCIO0;
	pin F5 = VCCIO0;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F10 = IOB_E7_1;
	pin F11 = IOB_E6_1_ASC_WRCLK;
	pin F12 = ASC_GPIO2;
	pin F13 = ASC_RESET_B;
	pin F14 = ASC_TRIM3;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = IOB_W8_3;
	pin G2 = IOB_W7_0;
	pin G3 = IOB_W7_1;
	pin G4 = NC;
	pin G5 = VCCINT;
	pin G6 = VCCINT;
	pin G7 = VCCINT;
	pin G8 = VCCIO1;
	pin G11 = IOB_E6_0_ASC_RDAT;
	pin G12 = ASC_GPIO4;
	pin G14 = ASC_TRIM4;
	pin G15 = ASC_VMON5;
	pin G16 = ASC_VDDA;
	pin H1 = NC;
	pin H2 = IOB_W7_3;
	pin H3 = IOB_W7_2;
	pin H4 = NC;
	pin H5 = GND;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = VCCIO1;
	pin H11 = GND;
	pin H12 = ASC_VDDD;
	pin H14 = ASC_VSSA;
	pin H15 = NC;
	pin H16 = ASC_VMON4;
	pin J1 = GND;
	pin J2 = IOB_W6_0;
	pin J3 = IOB_W6_1;
	pin J4 = VCCIO3;
	pin J5 = GND;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = VCCIO1;
	pin J11 = GND;
	pin J12 = ASC_VDDD;
	pin J14 = ASC_VSSA;
	pin J15 = NC;
	pin J16 = ASC_VMON4GS;
	pin K1 = IOB_W3_2;
	pin K2 = IOB_W3_1;
	pin K3 = IOB_W3_0;
	pin K4 = VCCIO3;
	pin K5 = VCCINT;
	pin K6 = VCCINT;
	pin K7 = VCCINT;
	pin K8 = VCCIO1;
	pin K11 = ASC_HVOUT3;
	pin K12 = NC;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = ASC_VMON3;
	pin L1 = IOB_W3_3;
	pin L2 = IOB_W2_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCIO2;
	pin L5 = VCCIO2;
	pin L6 = GND;
	pin L7 = VCCIO2;
	pin L8 = VCCIO2;
	pin L10 = IOB_E2_0;
	pin L11 = ASC_HVOUT4;
	pin L12 = NC;
	pin L14 = NC;
	pin L15 = ASC_VMON2;
	pin L16 = ASC_VMON3GS;
	pin M1 = IOB_W1_0;
	pin M2 = IOB_W1_3;
	pin M3 = GND;
	pin M4 = NC;
	pin M5 = IOB_S3_3;
	pin M6 = IOB_S8_3;
	pin M7 = IOB_S14_3;
	pin M8 = IOB_S19_1;
	pin M9 = IOB_E2_2;
	pin M10 = IOB_E2_3;
	pin M11 = ASC_GPIO9;
	pin M12 = NC;
	pin M14 = NC;
	pin M15 = ASC_VMON2GS;
	pin M16 = NC;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_2;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = IOB_S8_2;
	pin N6 = IOB_S10_0;
	pin N7 = IOB_S14_2;
	pin N8 = IOB_S19_0;
	pin N9 = IOB_E3_3;
	pin N10 = IOB_E1_0;
	pin N11 = ASC_GPIO10;
	pin N12 = ASC_SDA;
	pin N14 = NC;
	pin N15 = ASC_TMON2N;
	pin N16 = NC;
	pin P1 = IOB_S3_1;
	pin P2 = IOB_S3_2;
	pin P3 = IOB_S5_0;
	pin P4 = IOB_S8_0;
	pin P5 = IOB_S10_3;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S17_2;
	pin P8 = IOB_S17_3;
	pin P9 = IOB_E1_2;
	pin P10 = IOB_E1_1;
	pin P11 = IOB_E6_2_ASC_ASCCLK;
	pin P12 = ASC_SCL;
	pin P14 = ASC_IMON1N;
	pin P15 = ASC_TMON2P;
	pin P16 = ASC_VMON1;
	pin R1 = IOB_S3_0;
	pin R2 = NC;
	pin R3 = IOB_S5_2;
	pin R4 = IOB_S8_1;
	pin R5 = IOB_S14_0;
	pin R6 = IOB_S14_1;
	pin R7 = IOB_S17_1;
	pin R8 = NC;
	pin R9 = IOB_S19_3;
	pin R10 = IOB_E1_3;
	pin R11 = ASC_GPIO8;
	pin R12 = NC;
	pin R14 = ASC_IMON1P;
	pin R15 = ASC_TMON1N;
	pin R16 = ASC_VMON1GS;
	pin T1 = GND;
	pin T2 = IOB_S5_1;
	pin T3 = IOB_S5_3;
	pin T4 = IOB_S10_2;
	pin T5 = VCCIO2;
	pin T6 = GND;
	pin T7 = IOB_S17_0;
	pin T8 = NC;
	pin T9 = IOB_S19_2;
	pin T10 = IOB_E2_1;
	pin T11 = NC;
	pin T12 = GND;
	pin T13 = ASC_HVIMONP;
	pin T14 = ASC_HIMONN;
	pin T15 = ASC_TMON1P;
	pin T16 = ASC_VSSA;
}

// LPTM21L-CABGA100
bond BOND15 {
	kind ASC;
	pin A1 = GND;
	pin A2 = IOB_W8_2;
	pin A3 = IOB_N9_2;
	pin A4 = IOB_N10_2;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N14_3;
	pin A7 = ASC_HVOUT2;
	pin A8 = ASC_HVOUT1;
	pin A9 = ASC_TRIM4;
	pin A10 = ASC_VSSA;
	pin B1 = IOB_W8_0;
	pin B2 = IOB_W8_3;
	pin B3 = IOB_N9_3;
	pin B4 = IOB_N10_3;
	pin B5 = IOB_N11_1;
	pin B6 = IOB_N14_2;
	pin B7 = ASC_GPIO1;
	pin B8 = ASC_TRIM3;
	pin B9 = ASC_VMON9;
	pin B10 = ASC_VMON6;
	pin C1 = IOB_W7_0_ASC_RESET_B;
	pin C2 = IOB_W6_0;
	pin C3 = IOB_N11_3_ASC_SDA;
	pin C4 = IOB_N11_2_ASC_SCL;
	pin C5 = IOB_N16_2;
	pin C6 = IOB_N16_3;
	pin C7 = ASC_GPIO2;
	pin C8 = ASC_TRIM2;
	pin C9 = ASC_VMON8;
	pin C10 = ASC_VMON5;
	pin D1 = IOB_W7_1;
	pin D2 = VCCIO3;
	pin D3 = IOB_W6_1;
	pin D4 = IOB_N10_0;
	pin D5 = VCCIO0;
	pin D6 = ASC_GPIO3;
	pin D7 = VCCINT;
	pin D8 = ASC_TRIM1;
	pin D9 = ASC_VMON7;
	pin D10 = ASC_VMON4GS;
	pin E1 = IOB_W7_2;
	pin E2 = GND;
	pin E3 = IOB_W3_0;
	pin E4 = IOB_S14_1;
	pin E5 = VCCIO0;
	pin E6 = ASC_GPIO4;
	pin E7 = GND;
	pin E8 = ASC_VDDD;
	pin E9 = ASC_VDDA;
	pin E10 = ASC_VMON4;
	pin F1 = IOB_W7_3;
	pin F2 = VCCIO3;
	pin F3 = IOB_S14_0;
	pin F4 = VCCIO2;
	pin F5 = ASC_GPIO6;
	pin F6 = ASC_GPIO5;
	pin F7 = GND;
	pin F8 = ASC_VDDD;
	pin F9 = ASC_VSSA;
	pin F10 = ASC_TMON1N;
	pin G1 = IOB_W2_0_ASC_ASCCLK;
	pin G2 = IOB_W3_1_ASC_WRCLK;
	pin G3 = IOB_S8_0;
	pin G4 = GND;
	pin G5 = ASC_HVOUT3;
	pin G6 = ASC_GPIO7;
	pin G7 = VCCINT;
	pin G8 = ASC_VMON2GS;
	pin G9 = ASC_HIMONN;
	pin G10 = ASC_TMON1P;
	pin H1 = IOB_W1_0_ASC_WDATA;
	pin H2 = IOB_W3_2;
	pin H3 = IOB_S8_1;
	pin H4 = VCCIO2;
	pin H5 = ASC_HVOUT4;
	pin H6 = ASC_GPIO8;
	pin H7 = ASC_GPIO10;
	pin H8 = ASC_VMON2;
	pin H9 = ASC_HVIMONP;
	pin H10 = ASC_IMON1N;
	pin J1 = IOB_W1_1_ASC_RDAT;
	pin J2 = IOB_S3_2;
	pin J3 = IOB_S5_2;
	pin J4 = IOB_S19_0;
	pin J5 = IOB_S19_2;
	pin J6 = ASC_GPIO9;
	pin J7 = ASC_VMON3;
	pin J8 = ASC_VMON1GS;
	pin J9 = ASC_TMON2N;
	pin J10 = ASC_IMON1P;
	pin K1 = GND;
	pin K2 = IOB_S5_3;
	pin K3 = IOB_S10_1;
	pin K4 = IOB_S10_0;
	pin K5 = IOB_S19_3;
	pin K6 = ASC_I2C_ADDR;
	pin K7 = ASC_VMON3GS;
	pin K8 = ASC_VMON1;
	pin K9 = ASC_TMON2P;
	pin K10 = ASC_VSSA;
}

// LCMXO2-1200UHC-FTBGA256 LCMXO2-2000HC-CABGA256 LCMXO2-2000HC-FTBGA256 LCMXO2-2000ZE-CABGA256 LCMXO2-2000ZE-FTBGA256 LAMXO3LF-1300C-CABGA256 LAMXO3LF-1300E-CABGA256 LAMXO3LF-2100C-CABGA256 LAMXO3LF-2100E-CABGA256 LCMXO3L-1300C-CABGA256 LCMXO3L-2100C-CABGA256 LCMXO3LF-1300C-CABGA256 LCMXO3LF-2100C-CABGA256
bond BOND16 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = NC;
	pin A3 = IOB_N10_2;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_0;
	pin A6 = IOB_N11_3;
	pin A7 = IOB_N15_2;
	pin A8 = IOB_N16_1;
	pin A9 = IOB_N17_2;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N21_1;
	pin A13 = IOB_N23_2;
	pin A14 = IOB_N21_3;
	pin A15 = IOB_N23_1;
	pin A16 = VCCINT;
	pin B1 = IOB_W13_2;
	pin B2 = GND;
	pin B3 = IOB_N8_2;
	pin B4 = IOB_N10_3;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N15_3;
	pin B9 = IOB_N18_0;
	pin B10 = IOB_N19_3;
	pin B11 = IOB_N21_0;
	pin B12 = IOB_N22_1;
	pin B13 = IOB_N21_2;
	pin B14 = IOB_N23_0;
	pin B15 = GND;
	pin B16 = IOB_E13_3;
	pin C1 = IOB_W12_2;
	pin C2 = IOB_W13_3;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N11_2;
	pin C7 = IOB_N12_1;
	pin C8 = IOB_N16_0;
	pin C9 = IOB_N17_3;
	pin C10 = IOB_N19_2;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_N23_3;
	pin C14 = GND;
	pin C15 = IOB_E13_2;
	pin C16 = IOB_E12_2;
	pin D1 = IOB_W13_1;
	pin D2 = IOB_W12_3;
	pin D3 = IOB_W13_0;
	pin D4 = GND;
	pin D5 = VCCIO0;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N12_3;
	pin D8 = IOB_N16_2;
	pin D9 = IOB_N17_1;
	pin D10 = IOB_N19_0;
	pin D11 = IOB_N20_3;
	pin D12 = VCCIO0;
	pin D13 = GND;
	pin D14 = IOB_E13_0;
	pin D15 = IOB_E12_3;
	pin D16 = IOB_E12_0;
	pin E1 = IOB_W11_0;
	pin E2 = IOB_W12_0;
	pin E3 = IOB_W12_1;
	pin E4 = VCCIO5;
	pin E5 = GND;
	pin E6 = IOB_N12_2;
	pin E7 = IOB_N11_1;
	pin E8 = IOB_N15_1;
	pin E9 = IOB_N16_3;
	pin E10 = IOB_N19_1;
	pin E11 = IOB_N18_3;
	pin E12 = GND;
	pin E13 = VCCIO1;
	pin E14 = IOB_E12_1;
	pin E15 = IOB_E13_1;
	pin E16 = IOB_E11_0;
	pin F1 = IOB_W10_1;
	pin F2 = IOB_W11_1;
	pin F3 = IOB_W10_0;
	pin F4 = IOB_W11_2;
	pin F5 = IOB_W9_2;
	pin F6 = GND;
	pin F7 = IOB_N15_0;
	pin F8 = IOB_N17_0;
	pin F9 = IOB_N18_2;
	pin F10 = IOB_N20_2;
	pin F11 = GND;
	pin F12 = IOB_E10_2;
	pin F13 = IOB_E11_2;
	pin F14 = IOB_E10_0;
	pin F15 = IOB_E11_1;
	pin F16 = IOB_E10_1;
	pin G1 = IOB_W8_0;
	pin G2 = IOB_W9_0;
	pin G3 = IOB_W9_1;
	pin G4 = IOB_W10_3;
	pin G5 = IOB_W10_2;
	pin G6 = IOB_W11_3;
	pin G7 = VCCINT;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCINT;
	pin G11 = IOB_E9_2;
	pin G12 = IOB_E11_3;
	pin G13 = IOB_E10_3;
	pin G14 = IOB_E9_1;
	pin G15 = IOB_E9_0;
	pin G16 = IOB_E8_0;
	pin H1 = IOB_W7_1;
	pin H2 = IOB_W8_1;
	pin H3 = IOB_W7_0;
	pin H4 = IOB_W8_2;
	pin H5 = IOB_W5_2;
	pin H6 = IOB_W9_3;
	pin H7 = VCCIO4;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E5_2;
	pin H12 = IOB_E9_3;
	pin H13 = IOB_E8_2;
	pin H14 = IOB_E7_0;
	pin H15 = IOB_E8_1;
	pin H16 = IOB_E7_1;
	pin J1 = IOB_W7_2;
	pin J2 = IOB_W5_0;
	pin J3 = IOB_W7_3;
	pin J4 = IOB_W5_3;
	pin J5 = IOB_W4_2;
	pin J6 = IOB_W8_3;
	pin J7 = VCCIO4;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCIO1;
	pin J11 = IOB_E4_2;
	pin J12 = IOB_E8_3;
	pin J13 = IOB_E5_3;
	pin J14 = IOB_E7_3;
	pin J15 = IOB_E5_0;
	pin J16 = IOB_E7_2;
	pin K1 = IOB_W5_1;
	pin K2 = IOB_W4_1;
	pin K3 = IOB_W4_0;
	pin K4 = IOB_W3_2;
	pin K5 = IOB_W2_2;
	pin K6 = IOB_W4_3;
	pin K7 = VCCINT;
	pin K8 = VCCIO2;
	pin K9 = VCCIO2;
	pin K10 = VCCINT;
	pin K11 = IOB_E2_2;
	pin K12 = IOB_E3_3;
	pin K13 = IOB_E3_2;
	pin K14 = IOB_E4_0;
	pin K15 = IOB_E4_1;
	pin K16 = IOB_E5_1;
	pin L1 = IOB_W3_0;
	pin L2 = IOB_W2_0;
	pin L3 = IOB_W3_1;
	pin L4 = IOB_W2_3;
	pin L5 = IOB_W3_3;
	pin L6 = GND;
	pin L7 = IOB_S7_3;
	pin L8 = IOB_S10_3;
	pin L9 = IOB_S11_3;
	pin L10 = IOB_S17_3;
	pin L11 = GND;
	pin L12 = IOB_E4_3;
	pin L13 = IOB_E2_3;
	pin L14 = IOB_E3_1;
	pin L15 = IOB_E2_0;
	pin L16 = IOB_E3_0;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_W0_0;
	pin M3 = IOB_W1_0;
	pin M4 = VCCIO3;
	pin M5 = GND;
	pin M6 = IOB_S10_2;
	pin M7 = IOB_S8_2;
	pin M8 = IOB_S15_2;
	pin M9 = IOB_S17_2;
	pin M10 = IOB_S20_2;
	pin M11 = IOB_S18_3;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M14 = IOB_E1_0;
	pin M15 = IOB_E1_1;
	pin M16 = IOB_E2_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_2;
	pin N3 = IOB_W0_1;
	pin N4 = GND;
	pin N5 = VCCIO2;
	pin N6 = IOB_S7_2;
	pin N7 = IOB_S8_3;
	pin N8 = IOB_S11_2;
	pin N9 = IOB_S15_3;
	pin N10 = IOB_S18_2;
	pin N11 = IOB_S20_3;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N14 = IOB_E0_1;
	pin N15 = IOB_E1_2;
	pin N16 = IOB_E0_0;
	pin P1 = IOB_W1_3;
	pin P2 = IOB_W0_3;
	pin P3 = GND;
	pin P4 = IOB_S2_0;
	pin P5 = IOB_S4_1;
	pin P6 = IOB_S7_0;
	pin P7 = IOB_S8_1;
	pin P8 = IOB_S11_0;
	pin P9 = IOB_S15_1;
	pin P10 = IOB_S18_0;
	pin P11 = IOB_S20_1;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S24_1;
	pin P14 = GND;
	pin P15 = IOB_E0_2;
	pin P16 = IOB_E1_3;
	pin R1 = IOB_W0_2;
	pin R2 = GND;
	pin R3 = IOB_S2_3;
	pin R4 = IOB_S5_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S5_1;
	pin R7 = IOB_S8_0;
	pin R8 = IOB_S10_1;
	pin R9 = IOB_S17_0;
	pin R10 = IOB_S18_1;
	pin R11 = IOB_S21_0;
	pin R12 = IOB_S24_0;
	pin R13 = IOB_S21_2;
	pin R14 = IOB_S24_3;
	pin R15 = GND;
	pin R16 = IOB_E0_3;
	pin T1 = VCCINT;
	pin T2 = IOB_S2_2;
	pin T3 = IOB_S5_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S5_0;
	pin T6 = IOB_S7_1;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S11_1;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S17_1;
	pin T11 = IOB_S20_0;
	pin T12 = IOB_S21_1;
	pin T13 = IOB_S23_1;
	pin T14 = IOB_S21_3;
	pin T15 = IOB_S24_2;
	pin T16 = VCCINT;
}

// LCMXO2-2000HC-TQFP100 LCMXO2-2000ZE-TQFP100
bond BOND17 {
	kind single;
	pin 1 = IOB_W12_0;
	pin 2 = IOB_W12_1;
	pin 3 = IOB_W11_0;
	pin 4 = IOB_W11_1;
	pin 5 = VCCIO5;
	pin 6 = GND;
	pin 7 = IOB_W10_0;
	pin 8 = IOB_W10_1;
	pin 9 = IOB_W9_0;
	pin 10 = IOB_W9_1;
	pin 11 = VCCIO4;
	pin 12 = IOB_W7_2;
	pin 13 = IOB_W7_3;
	pin 14 = IOB_W5_0;
	pin 15 = IOB_W5_1;
	pin 16 = IOB_W4_0;
	pin 17 = IOB_W4_1;
	pin 18 = IOB_W3_0;
	pin 19 = IOB_W3_1;
	pin 20 = IOB_W2_0;
	pin 21 = IOB_W2_1;
	pin 22 = GND;
	pin 23 = VCCIO3;
	pin 24 = IOB_W0_0;
	pin 25 = IOB_W0_1;
	pin 26 = VCCIO2;
	pin 27 = IOB_S4_0;
	pin 28 = IOB_S4_1;
	pin 29 = IOB_S5_0;
	pin 30 = IOB_S5_1;
	pin 31 = IOB_S7_0;
	pin 32 = IOB_S7_1;
	pin 33 = GND;
	pin 34 = IOB_S10_0;
	pin 35 = IOB_S10_1;
	pin 36 = IOB_S11_0;
	pin 37 = IOB_S11_1;
	pin 38 = IOB_S15_0;
	pin 39 = IOB_S15_1;
	pin 40 = IOB_S17_0;
	pin 41 = IOB_S17_1;
	pin 42 = IOB_S20_0;
	pin 43 = IOB_S20_1;
	pin 44 = GND;
	pin 45 = IOB_S21_0;
	pin 46 = VCCIO2;
	pin 47 = IOB_S21_1;
	pin 48 = IOB_S24_0;
	pin 49 = IOB_S24_1;
	pin 50 = VCCINT;
	pin 51 = IOB_E0_1;
	pin 52 = IOB_E0_0;
	pin 53 = IOB_E2_1;
	pin 54 = IOB_E2_0;
	pin 55 = VCCIO1;
	pin 56 = GND;
	pin 57 = IOB_E3_1;
	pin 58 = IOB_E3_0;
	pin 59 = IOB_E4_1;
	pin 60 = IOB_E4_0;
	pin 61 = IOB_E5_0;
	pin 62 = IOB_E7_1;
	pin 63 = IOB_E7_0;
	pin 64 = IOB_E8_1;
	pin 65 = IOB_E8_0;
	pin 66 = IOB_E9_1;
	pin 67 = IOB_E9_0;
	pin 68 = IOB_E10_1;
	pin 69 = IOB_E10_0;
	pin 70 = IOB_E11_1;
	pin 71 = IOB_E11_0;
	pin 72 = GND;
	pin 73 = VCCIO1;
	pin 74 = IOB_E13_1;
	pin 75 = IOB_E13_0;
	pin 76 = IOB_N23_3;
	pin 77 = IOB_N23_2;
	pin 78 = IOB_N21_0;
	pin 79 = GND;
	pin 80 = VCCIO0;
	pin 81 = IOB_N19_3;
	pin 82 = IOB_N19_2;
	pin 83 = IOB_N18_1;
	pin 84 = IOB_N18_0;
	pin 85 = IOB_N17_3;
	pin 86 = IOB_N17_2;
	pin 87 = IOB_N16_1;
	pin 88 = IOB_N16_0;
	pin 89 = NC;
	pin 90 = IOB_N15_3;
	pin 91 = IOB_N15_2;
	pin 92 = GND;
	pin 93 = VCCIO0;
	pin 94 = IOB_N11_3;
	pin 95 = IOB_N11_2;
	pin 96 = IOB_N10_1;
	pin 97 = IOB_N10_0;
	pin 98 = IOB_N8_1;
	pin 99 = IOB_N8_0;
	pin 100 = VCCINT;
}

// LCMXO2-2000HC-TQFP144 LCMXO2-2000ZE-TQFP144
bond BOND18 {
	kind single;
	pin 1 = IOB_W13_0;
	pin 2 = IOB_W13_1;
	pin 3 = IOB_W12_0;
	pin 4 = IOB_W12_1;
	pin 5 = IOB_W11_0;
	pin 6 = IOB_W11_1;
	pin 7 = VCCIO5;
	pin 8 = GND;
	pin 9 = IOB_W10_0;
	pin 10 = IOB_W10_1;
	pin 11 = IOB_W9_0;
	pin 12 = IOB_W9_1;
	pin 13 = IOB_W8_0;
	pin 14 = IOB_W8_1;
	pin 15 = IOB_W7_0;
	pin 16 = VCCIO4;
	pin 17 = IOB_W7_1;
	pin 18 = GND;
	pin 19 = IOB_W7_2;
	pin 20 = IOB_W7_3;
	pin 21 = IOB_W5_0;
	pin 22 = IOB_W5_1;
	pin 23 = IOB_W4_0;
	pin 24 = IOB_W4_1;
	pin 25 = IOB_W3_0;
	pin 26 = IOB_W3_1;
	pin 27 = IOB_W2_0;
	pin 28 = IOB_W2_1;
	pin 29 = GND;
	pin 30 = VCCIO3;
	pin 31 = NC;
	pin 32 = IOB_W1_0;
	pin 33 = IOB_W1_1;
	pin 34 = IOB_W0_0;
	pin 35 = IOB_W0_1;
	pin 36 = VCCINT;
	pin 37 = VCCIO2;
	pin 38 = IOB_S2_0;
	pin 39 = IOB_S2_1;
	pin 40 = IOB_S4_0;
	pin 41 = IOB_S4_1;
	pin 42 = IOB_S5_0;
	pin 43 = IOB_S5_1;
	pin 44 = IOB_S7_0;
	pin 45 = IOB_S7_1;
	pin 46 = GND;
	pin 47 = IOB_S8_0;
	pin 48 = IOB_S8_1;
	pin 49 = IOB_S10_0;
	pin 50 = IOB_S10_1;
	pin 51 = VCCIO2;
	pin 52 = IOB_S11_0;
	pin 53 = GND;
	pin 54 = IOB_S11_1;
	pin 55 = IOB_S15_0;
	pin 56 = IOB_S15_1;
	pin 57 = IOB_S17_0;
	pin 58 = IOB_S17_1;
	pin 59 = IOB_S18_0;
	pin 60 = IOB_S18_1;
	pin 61 = IOB_S20_0;
	pin 62 = IOB_S20_1;
	pin 63 = NC;
	pin 64 = GND;
	pin 65 = IOB_S21_0;
	pin 66 = VCCIO2;
	pin 67 = IOB_S21_1;
	pin 68 = IOB_S23_0;
	pin 69 = IOB_S23_1;
	pin 70 = IOB_S24_0;
	pin 71 = IOB_S24_1;
	pin 72 = VCCINT;
	pin 73 = IOB_E0_1;
	pin 74 = IOB_E0_0;
	pin 75 = IOB_E1_1;
	pin 76 = IOB_E1_0;
	pin 77 = IOB_E2_1;
	pin 78 = IOB_E2_0;
	pin 79 = VCCIO1;
	pin 80 = GND;
	pin 81 = IOB_E3_1;
	pin 82 = IOB_E3_0;
	pin 83 = IOB_E4_1;
	pin 84 = IOB_E4_0;
	pin 85 = IOB_E5_1;
	pin 86 = IOB_E5_0;
	pin 87 = IOB_E7_3;
	pin 88 = VCCIO1;
	pin 89 = IOB_E7_2;
	pin 90 = GND;
	pin 91 = IOB_E7_1;
	pin 92 = IOB_E7_0;
	pin 93 = IOB_E8_1;
	pin 94 = IOB_E8_0;
	pin 95 = IOB_E9_1;
	pin 96 = IOB_E9_0;
	pin 97 = IOB_E10_1;
	pin 98 = IOB_E10_0;
	pin 99 = IOB_E11_1;
	pin 100 = IOB_E11_0;
	pin 101 = GND;
	pin 102 = VCCIO1;
	pin 103 = NC;
	pin 104 = IOB_E12_1;
	pin 105 = IOB_E12_0;
	pin 106 = IOB_E13_1;
	pin 107 = IOB_E13_0;
	pin 108 = VCCINT;
	pin 109 = IOB_N23_3;
	pin 110 = IOB_N23_2;
	pin 111 = IOB_N22_1;
	pin 112 = IOB_N22_0;
	pin 113 = IOB_N21_1;
	pin 114 = IOB_N21_0;
	pin 115 = IOB_N20_1;
	pin 116 = GND;
	pin 117 = IOB_N20_0;
	pin 118 = VCCIO0;
	pin 119 = IOB_N19_3;
	pin 120 = IOB_N19_2;
	pin 121 = IOB_N18_1;
	pin 122 = IOB_N18_0;
	pin 123 = VCCIO0;
	pin 124 = GND;
	pin 125 = IOB_N17_3;
	pin 126 = IOB_N17_2;
	pin 127 = IOB_N16_1;
	pin 128 = IOB_N16_0;
	pin 129 = NC;
	pin 130 = IOB_N15_3;
	pin 131 = IOB_N15_2;
	pin 132 = IOB_N12_1;
	pin 133 = IOB_N12_0;
	pin 134 = GND;
	pin 135 = VCCIO0;
	pin 136 = IOB_N11_3;
	pin 137 = IOB_N11_2;
	pin 138 = IOB_N10_1;
	pin 139 = IOB_N10_0;
	pin 140 = IOB_N9_1;
	pin 141 = IOB_N9_0;
	pin 142 = IOB_N8_1;
	pin 143 = IOB_N8_0;
	pin 144 = VCCINT;
}

// LCMXO2-2000HC-CSBGA132 LCMXO2-2000ZE-CSBGA132
bond BOND19 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = IOB_N8_0;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N11_2;
	pin A5 = GND;
	pin A6 = IOB_N15_3;
	pin A7 = IOB_N16_0;
	pin A8 = VCCIO0;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N22_1;
	pin A13 = IOB_N23_3;
	pin A14 = VCCINT;
	pin B1 = IOB_W13_0;
	pin B2 = IOB_W13_1;
	pin B3 = IOB_N8_1;
	pin B4 = IOB_N11_3;
	pin B5 = IOB_N12_0;
	pin B6 = IOB_N15_2;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N17_3;
	pin B9 = IOB_N19_2;
	pin B10 = VCCIO0;
	pin B11 = GND;
	pin B12 = IOB_N21_1;
	pin B13 = IOB_N23_2;
	pin B14 = IOB_E13_0;
	pin C1 = IOB_W12_0;
	pin C2 = IOB_W11_0;
	pin C3 = IOB_W12_1;
	pin C4 = IOB_N10_1;
	pin C5 = VCCIO0;
	pin C6 = IOB_N12_1;
	pin C7 = NC;
	pin C8 = IOB_N17_2;
	pin C9 = IOB_N18_0;
	pin C10 = IOB_N19_3;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_E13_1;
	pin C14 = IOB_E12_0;
	pin D1 = IOB_W11_1;
	pin D2 = GND;
	pin D3 = VCCIO5;
	pin D12 = IOB_E12_1;
	pin D13 = GND;
	pin D14 = VCCIO1;
	pin E1 = IOB_W10_0;
	pin E2 = IOB_W10_1;
	pin E3 = IOB_W9_0;
	pin E12 = IOB_E11_0;
	pin E13 = IOB_E10_0;
	pin E14 = IOB_E11_1;
	pin F1 = IOB_W8_0;
	pin F2 = IOB_W9_1;
	pin F3 = IOB_W8_1;
	pin F12 = IOB_E10_1;
	pin F13 = IOB_E9_0;
	pin F14 = IOB_E9_1;
	pin G1 = VCCIO4;
	pin G2 = GND;
	pin G3 = IOB_W7_2;
	pin G12 = IOB_E8_0;
	pin G13 = IOB_E7_0;
	pin G14 = IOB_E8_1;
	pin H1 = IOB_W5_0;
	pin H2 = IOB_W7_3;
	pin H3 = IOB_W5_1;
	pin H12 = IOB_E7_1;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin J1 = IOB_W4_0;
	pin J2 = IOB_W4_1;
	pin J3 = IOB_W3_0;
	pin J12 = IOB_E5_0;
	pin J13 = IOB_E4_0;
	pin J14 = IOB_E5_1;
	pin K1 = IOB_W2_0;
	pin K2 = IOB_W3_1;
	pin K3 = IOB_W2_1;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E3_0;
	pin K14 = IOB_E3_1;
	pin L1 = VCCIO3;
	pin L2 = GND;
	pin L3 = IOB_W1_1;
	pin L12 = VCCIO1;
	pin L13 = GND;
	pin L14 = IOB_E2_0;
	pin M1 = IOB_W0_0;
	pin M2 = IOB_W0_1;
	pin M3 = IOB_S4_1;
	pin M4 = IOB_S7_0;
	pin M5 = IOB_S8_1;
	pin M6 = VCCIO2;
	pin M7 = IOB_S15_0;
	pin M8 = IOB_S17_1;
	pin M9 = IOB_S20_0;
	pin M10 = IOB_S21_0;
	pin M11 = IOB_S23_0;
	pin M12 = IOB_E1_0;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E1_1;
	pin N1 = VCCINT;
	pin N2 = IOB_S2_1;
	pin N3 = IOB_S5_0;
	pin N4 = IOB_S7_1;
	pin N5 = IOB_S8_0;
	pin N6 = IOB_S10_0;
	pin N7 = IOB_S11_1;
	pin N8 = IOB_S15_1;
	pin N9 = IOB_S18_1;
	pin N10 = IOB_S20_1;
	pin N11 = VCCIO2;
	pin N12 = IOB_S24_0;
	pin N13 = IOB_E0_0;
	pin N14 = IOB_E0_1;
	pin P1 = VCCIO2;
	pin P2 = IOB_S2_0;
	pin P3 = IOB_S4_0;
	pin P4 = IOB_S5_1;
	pin P5 = GND;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S11_0;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S18_0;
	pin P10 = GND;
	pin P11 = IOB_S21_1;
	pin P12 = IOB_S23_1;
	pin P13 = IOB_S24_1;
	pin P14 = VCCINT;
}

// LCMXO2-2000ZE-WLCSP49 LCMXO3L-2100E-WLCSP49 LCMXO3LF-2100E-WLCSP49
bond BOND20 {
	kind single;
	pin A1 = IOB_N23_3;
	pin A2 = VCCIO0;
	pin A3 = IOB_N19_0;
	pin A4 = GND;
	pin A5 = VCCIO0;
	pin A6 = IOB_N11_2;
	pin A7 = IOB_W12_0;
	pin B1 = IOB_N23_2;
	pin B2 = IOB_N19_1;
	pin B3 = IOB_N17_2;
	pin B4 = IOB_N15_2;
	pin B5 = IOB_N15_3;
	pin B6 = IOB_W12_1;
	pin B7 = VCCIO5;
	pin C1 = IOB_N23_0;
	pin C2 = IOB_N22_1;
	pin C3 = IOB_N17_3;
	pin C4 = IOB_N16_0;
	pin C5 = IOB_N11_3;
	pin C6 = IOB_W11_1;
	pin C7 = IOB_W11_0;
	pin D1 = VCCINT;
	pin D2 = IOB_N23_1;
	pin D3 = IOB_N16_1;
	pin D4 = IOB_N9_1;
	pin D5 = IOB_N9_0;
	pin D6 = GND;
	pin D7 = VCCINT;
	pin E1 = GND;
	pin E2 = IOB_N22_0;
	pin E3 = IOB_S10_1;
	pin E4 = IOB_S10_0;
	pin E5 = IOB_W9_1;
	pin E6 = IOB_W9_0;
	pin E7 = IOB_S2_0;
	pin F1 = IOB_N19_3;
	pin F2 = IOB_N19_2;
	pin F3 = IOB_S11_1;
	pin F4 = IOB_S11_0;
	pin F5 = IOB_S7_1;
	pin F6 = IOB_S7_0;
	pin F7 = IOB_S2_1;
	pin G1 = IOB_S24_1;
	pin G2 = IOB_S24_0;
	pin G3 = IOB_S15_1;
	pin G4 = IOB_S15_0;
	pin G5 = GND;
	pin G6 = VCCIO2;
	pin G7 = IOB_S4_0;
}

// LCMXO2-2000UHC-FPBGA484 LCMXO2-2000UHE-FPBGA484 LCMXO2-4000HC-FPBGA484 LCMXO2-4000HE-FPBGA484 LCMXO2-4000ZE-FPBGA484
bond BOND21 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N10_0;
	pin A3 = IOB_N10_1;
	pin A4 = NC;
	pin A5 = IOB_N11_2;
	pin A6 = IOB_N12_2;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N14_2;
	pin A9 = GND;
	pin A10 = IOB_N18_3;
	pin A11 = IOB_N18_1;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N19_2;
	pin A14 = GND;
	pin A15 = NC;
	pin A16 = IOB_N22_2;
	pin A17 = IOB_N23_1;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = IOB_N25_2;
	pin A21 = IOB_N25_3;
	pin A22 = GND;
	pin B1 = IOB_W17_0;
	pin B2 = GND;
	pin B3 = IOB_N8_1;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = VCCIO0;
	pin B7 = IOB_N13_0;
	pin B8 = NC;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N18_2;
	pin B11 = IOB_N18_0;
	pin B12 = IOB_N19_1;
	pin B13 = IOB_N19_3;
	pin B14 = IOB_N20_1;
	pin B15 = IOB_N21_2;
	pin B16 = IOB_N22_3;
	pin B17 = VCCIO0;
	pin B18 = NC;
	pin B19 = IOB_N24_1;
	pin B20 = IOB_N27_2;
	pin B21 = GND;
	pin B22 = IOB_E17_0;
	pin C1 = IOB_W17_1;
	pin C2 = IOB_W19_1;
	pin C3 = IOB_W19_0;
	pin C4 = IOB_N9_1;
	pin C5 = NC;
	pin C6 = IOB_N11_3;
	pin C7 = IOB_N12_3;
	pin C8 = NC;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N13_3;
	pin C12 = NC;
	pin C13 = IOB_N20_0;
	pin C14 = NC;
	pin C15 = IOB_N21_3;
	pin C16 = IOB_N23_0;
	pin C17 = NC;
	pin C18 = IOB_N24_0;
	pin C19 = IOB_N26_0;
	pin C20 = IOB_N27_3;
	pin C21 = IOB_E19_1;
	pin C22 = IOB_E17_1;
	pin D1 = IOB_W16_1;
	pin D2 = NC;
	pin D3 = IOB_W18_1;
	pin D4 = IOB_N8_0;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N11_1;
	pin D8 = NC;
	pin D9 = IOB_N12_1;
	pin D10 = VCCIO0;
	pin D11 = IOB_N14_1;
	pin D12 = IOB_N21_0;
	pin D13 = VCCIO0;
	pin D14 = NC;
	pin D15 = IOB_N23_2;
	pin D16 = IOB_N24_2;
	pin D17 = IOB_N24_3;
	pin D18 = IOB_N26_1;
	pin D19 = IOB_E19_0;
	pin D20 = IOB_E18_1;
	pin D21 = IOB_E16_0;
	pin D22 = NC;
	pin E1 = IOB_W15_0;
	pin E2 = IOB_W16_0;
	pin E3 = NC;
	pin E4 = IOB_W18_0;
	pin E5 = GND;
	pin E6 = IOB_N8_3;
	pin E7 = IOB_N10_3;
	pin E8 = NC;
	pin E9 = IOB_N12_0;
	pin E10 = IOB_N13_2;
	pin E11 = IOB_N14_0;
	pin E12 = IOB_N21_1;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = IOB_N23_3;
	pin E16 = IOB_N25_0;
	pin E17 = IOB_N27_0;
	pin E18 = GND;
	pin E19 = IOB_E18_0;
	pin E20 = IOB_E16_1;
	pin E21 = NC;
	pin E22 = IOB_E15_0;
	pin F1 = NC;
	pin F2 = VCCIO5;
	pin F3 = IOB_W15_1;
	pin F4 = IOB_W16_2;
	pin F5 = IOB_W19_3;
	pin F6 = IOB_W19_2;
	pin F7 = NC;
	pin F8 = IOB_N10_2;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = IOB_N17_2;
	pin F12 = IOB_N20_3;
	pin F13 = IOB_N22_1;
	pin F14 = NC;
	pin F15 = IOB_N25_1;
	pin F16 = IOB_N26_3;
	pin F17 = IOB_N27_1;
	pin F18 = IOB_E19_3;
	pin F19 = NC;
	pin F20 = IOB_E15_1;
	pin F21 = VCCIO1;
	pin F22 = NC;
	pin G1 = IOB_W14_1;
	pin G2 = IOB_W14_0;
	pin G3 = NC;
	pin G4 = IOB_W16_3;
	pin G5 = IOB_W17_3;
	pin G6 = IOB_W18_2;
	pin G7 = IOB_N8_2;
	pin G8 = IOB_N9_3;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N17_3;
	pin G12 = IOB_N20_2;
	pin G13 = IOB_N22_0;
	pin G14 = NC;
	pin G15 = IOB_N26_2;
	pin G16 = IOB_E19_2;
	pin G17 = IOB_E18_2;
	pin G18 = IOB_E17_3;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = IOB_E14_0;
	pin G22 = IOB_E14_1;
	pin H1 = IOB_W12_0;
	pin H2 = IOB_W13_1;
	pin H3 = IOB_W13_0;
	pin H4 = IOB_W15_3;
	pin H5 = IOB_W15_2;
	pin H6 = IOB_W17_2;
	pin H7 = IOB_W18_3;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCIO0;
	pin H15 = GND;
	pin H16 = IOB_E18_3;
	pin H17 = IOB_E17_2;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = IOB_E13_0;
	pin H21 = IOB_E13_1;
	pin H22 = NC;
	pin J1 = GND;
	pin J2 = IOB_W11_0;
	pin J3 = IOB_W12_1;
	pin J4 = IOB_W14_3;
	pin J5 = IOB_W14_2;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = VCCIO5;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCIO1;
	pin J16 = IOB_E16_3;
	pin J17 = IOB_E16_2;
	pin J18 = IOB_E15_2;
	pin J19 = IOB_E15_3;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = GND;
	pin K1 = IOB_W11_3;
	pin K2 = IOB_W11_2;
	pin K3 = IOB_W11_1;
	pin K4 = VCCIO4;
	pin K5 = IOB_W13_2;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = VCCIO5;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCIO1;
	pin K16 = IOB_E14_3;
	pin K17 = IOB_E14_2;
	pin K18 = NC;
	pin K19 = VCCIO1;
	pin K20 = NC;
	pin K21 = IOB_E12_0;
	pin K22 = IOB_E12_1;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = IOB_W13_3;
	pin L4 = IOB_W12_3;
	pin L5 = IOB_W12_2;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = VCCIO4;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCIO1;
	pin L16 = IOB_E13_3;
	pin L17 = IOB_E13_2;
	pin L18 = NC;
	pin L19 = NC;
	pin L20 = NC;
	pin L21 = IOB_E12_2;
	pin L22 = IOB_E12_3;
	pin M1 = IOB_W8_2;
	pin M2 = IOB_W8_3;
	pin M3 = IOB_W6_2;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = IOB_W7_3;
	pin M7 = IOB_W7_2;
	pin M8 = VCCIO4;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO1;
	pin M16 = NC;
	pin M17 = NC;
	pin M18 = IOB_E8_3;
	pin M19 = IOB_E8_2;
	pin M20 = IOB_E7_2;
	pin M21 = NC;
	pin M22 = NC;
	pin N1 = IOB_W8_0;
	pin N2 = IOB_W8_1;
	pin N3 = NC;
	pin N4 = VCCIO4;
	pin N5 = IOB_W6_3;
	pin N6 = IOB_W5_3;
	pin N7 = IOB_W5_2;
	pin N8 = VCCIO3;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCIO1;
	pin N16 = NC;
	pin N17 = NC;
	pin N18 = IOB_E7_3;
	pin N19 = VCCIO1;
	pin N20 = IOB_E11_2;
	pin N21 = IOB_E11_1;
	pin N22 = IOB_E11_0;
	pin P1 = GND;
	pin P2 = NC;
	pin P3 = IOB_W7_0;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = IOB_W4_3;
	pin P7 = IOB_W4_2;
	pin P8 = VCCIO3;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCIO1;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = IOB_E6_3;
	pin P19 = IOB_E6_2;
	pin P20 = IOB_E8_0;
	pin P21 = IOB_E11_3;
	pin P22 = GND;
	pin R1 = IOB_W7_1;
	pin R2 = IOB_W6_0;
	pin R3 = IOB_W6_1;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = IOB_W3_3;
	pin R7 = IOB_W2_2;
	pin R8 = GND;
	pin R9 = VCCIO2;
	pin R10 = VCCIO2;
	pin R11 = VCCIO2;
	pin R12 = VCCIO2;
	pin R13 = VCCIO2;
	pin R14 = VCCIO2;
	pin R15 = GND;
	pin R16 = IOB_E2_2;
	pin R17 = IOB_E3_3;
	pin R18 = IOB_E5_3;
	pin R19 = IOB_E5_2;
	pin R20 = IOB_E7_1;
	pin R21 = IOB_E7_0;
	pin R22 = IOB_E8_1;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = IOB_W3_2;
	pin T6 = IOB_W2_3;
	pin T7 = IOB_W1_3;
	pin T8 = IOB_S3_3;
	pin T9 = NC;
	pin T10 = IOB_S9_3;
	pin T11 = IOB_S12_3;
	pin T12 = IOB_S19_2;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = IOB_S28_2;
	pin T16 = IOB_S29_3;
	pin T17 = IOB_E2_3;
	pin T18 = IOB_E3_2;
	pin T19 = IOB_E4_2;
	pin T20 = NC;
	pin T21 = IOB_E6_1;
	pin T22 = IOB_E6_0;
	pin U1 = NC;
	pin U2 = VCCIO3;
	pin U3 = IOB_W5_0;
	pin U4 = NC;
	pin U5 = IOB_W1_2;
	pin U6 = IOB_S2_2;
	pin U7 = IOB_S3_2;
	pin U8 = IOB_S5_0;
	pin U9 = NC;
	pin U10 = IOB_S9_2;
	pin U11 = IOB_S12_2;
	pin U12 = IOB_S19_3;
	pin U13 = NC;
	pin U14 = NC;
	pin U15 = IOB_S26_3;
	pin U16 = IOB_S28_3;
	pin U17 = IOB_E1_3;
	pin U18 = IOB_E1_2;
	pin U19 = IOB_E4_3;
	pin U20 = IOB_E5_0;
	pin U21 = VCCIO1;
	pin U22 = NC;
	pin V1 = IOB_W5_1;
	pin V2 = NC;
	pin V3 = IOB_W4_0;
	pin V4 = IOB_W2_1;
	pin V5 = GND;
	pin V6 = IOB_S2_3;
	pin V7 = IOB_S5_1;
	pin V8 = IOB_S8_2;
	pin V9 = NC;
	pin V10 = NC;
	pin V11 = IOB_S11_0;
	pin V12 = IOB_S20_3;
	pin V13 = IOB_S22_3;
	pin V14 = IOB_S23_3;
	pin V15 = NC;
	pin V16 = IOB_S26_2;
	pin V17 = IOB_S29_2;
	pin V18 = GND;
	pin V19 = IOB_E2_1;
	pin V20 = NC;
	pin V21 = IOB_E4_1;
	pin V22 = IOB_E5_1;
	pin W1 = NC;
	pin W2 = IOB_W4_1;
	pin W3 = IOB_W2_0;
	pin W4 = IOB_W1_1;
	pin W5 = IOB_S3_0;
	pin W6 = IOB_S6_2;
	pin W7 = IOB_S6_3;
	pin W8 = IOB_S8_3;
	pin W9 = NC;
	pin W10 = VCCIO2;
	pin W11 = IOB_S11_1;
	pin W12 = IOB_S20_2;
	pin W13 = VCCIO2;
	pin W14 = IOB_S23_2;
	pin W15 = NC;
	pin W16 = IOB_S25_0;
	pin W17 = IOB_S25_1;
	pin W18 = IOB_S28_1;
	pin W19 = IOB_S29_1;
	pin W20 = IOB_E2_0;
	pin W21 = NC;
	pin W22 = IOB_E4_0;
	pin Y1 = IOB_W3_0;
	pin Y2 = IOB_W1_0;
	pin Y3 = IOB_S2_0;
	pin Y4 = IOB_S3_1;
	pin Y5 = IOB_S6_1;
	pin Y6 = NC;
	pin Y7 = IOB_S8_1;
	pin Y8 = IOB_S11_2;
	pin Y9 = NC;
	pin Y10 = IOB_S12_1;
	pin Y11 = NC;
	pin Y12 = IOB_S22_2;
	pin Y13 = IOB_S19_0;
	pin Y14 = IOB_S20_0;
	pin Y15 = NC;
	pin Y16 = IOB_S23_0;
	pin Y17 = IOB_S25_2;
	pin Y18 = NC;
	pin Y19 = IOB_S28_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E1_0;
	pin Y22 = IOB_E3_0;
	pin AA1 = IOB_W3_1;
	pin AA2 = GND;
	pin AA3 = IOB_S2_1;
	pin AA4 = IOB_S6_0;
	pin AA5 = NC;
	pin AA6 = VCCIO2;
	pin AA7 = IOB_S9_0;
	pin AA8 = IOB_S11_3;
	pin AA9 = IOB_S12_0;
	pin AA10 = IOB_S14_0;
	pin AA11 = IOB_S14_2;
	pin AA12 = IOB_S17_1;
	pin AA13 = IOB_S17_3;
	pin AA14 = IOB_S19_1;
	pin AA15 = NC;
	pin AA16 = IOB_S22_1;
	pin AA17 = VCCIO2;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = IOB_S29_0;
	pin AA21 = GND;
	pin AA22 = IOB_E3_1;
	pin AB1 = GND;
	pin AB2 = IOB_S5_2;
	pin AB3 = IOB_S5_3;
	pin AB4 = NC;
	pin AB5 = NC;
	pin AB6 = IOB_S8_0;
	pin AB7 = IOB_S9_1;
	pin AB8 = NC;
	pin AB9 = GND;
	pin AB10 = IOB_S14_1;
	pin AB11 = IOB_S14_3;
	pin AB12 = IOB_S17_0;
	pin AB13 = IOB_S17_2;
	pin AB14 = GND;
	pin AB15 = IOB_S20_1;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S23_1;
	pin AB18 = IOB_S25_3;
	pin AB19 = NC;
	pin AB20 = IOB_S26_0;
	pin AB21 = IOB_S26_1;
	pin AB22 = GND;
}

// LCMXO2-4000HC-QFN84 LCMXO2-4000ZE-QFN84
bond BOND22 {
	kind single;
	pin A1 = IOB_N9_1;
	pin A2 = IOB_N9_0;
	pin A3 = IOB_N8_0;
	pin A4 = VCCIO5;
	pin A5 = IOB_W12_0;
	pin A6 = IOB_W11_1;
	pin A7 = IOB_W11_3;
	pin A8 = IOB_W8_0;
	pin A9 = IOB_W8_1;
	pin A10 = VCCINT;
	pin A11 = IOB_S2_1;
	pin A12 = IOB_S3_0;
	pin A13 = IOB_S3_1;
	pin A14 = VCCIO2;
	pin A15 = IOB_S6_1;
	pin A16 = IOB_S8_0;
	pin A17 = IOB_S12_0;
	pin A18 = IOB_S14_0;
	pin A19 = GND;
	pin A20 = IOB_S19_1;
	pin A21 = IOB_S20_0;
	pin A22 = IOB_S22_0;
	pin A23 = IOB_S22_1;
	pin A24 = IOB_S23_1;
	pin A25 = IOB_S29_0;
	pin A26 = IOB_S29_1;
	pin A27 = IOB_E11_0;
	pin A28 = IOB_E12_0;
	pin A29 = VCCIO1;
	pin A30 = IOB_E15_0;
	pin A31 = IOB_E18_0;
	pin A32 = IOB_N24_0;
	pin A33 = IOB_E19_0;
	pin A34 = IOB_N27_3;
	pin A35 = IOB_N25_1;
	pin A36 = IOB_N25_0;
	pin A37 = VCCIO0;
	pin A38 = IOB_N23_0;
	pin A39 = GND;
	pin A40 = IOB_N20_1;
	pin A41 = IOB_N20_0;
	pin A42 = IOB_N19_3;
	pin A43 = VCCIO0;
	pin A44 = IOB_N17_0;
	pin A45 = IOB_N14_2;
	pin A46 = IOB_N12_1;
	pin A47 = IOB_N12_3;
	pin A48 = IOB_N12_2;
	pin B1 = IOB_N8_1;
	pin B2 = NC;
	pin B3 = IOB_N10_1;
	pin B4 = IOB_W11_0;
	pin B5 = IOB_W11_2;
	pin B6 = VCCIO4;
	pin B7 = IOB_W7_0;
	pin B8 = IOB_W7_1;
	pin B9 = IOB_S2_0;
	pin B10 = IOB_S6_0;
	pin B11 = GND;
	pin B12 = IOB_S8_1;
	pin B13 = IOB_S12_1;
	pin B14 = IOB_S14_1;
	pin B15 = IOB_S19_0;
	pin B16 = IOB_S20_1;
	pin B17 = VCCIO2;
	pin B18 = IOB_S23_0;
	pin B19 = VCCINT;
	pin B20 = IOB_E11_1;
	pin B21 = IOB_E12_1;
	pin B22 = IOB_E13_0;
	pin B23 = IOB_E15_1;
	pin B24 = IOB_E18_1;
	pin B25 = IOB_N24_1;
	pin B26 = VCCINT;
	pin B27 = IOB_N27_2;
	pin B28 = IOB_N23_1;
	pin B29 = IOB_N22_3;
	pin B30 = IOB_N22_2;
	pin B31 = GND;
	pin B32 = IOB_N19_2;
	pin B33 = IOB_N17_1;
	pin B34 = IOB_N14_3;
	pin B35 = IOB_N12_0;
	pin B36 = VCCIO0;
}

// LCMXO2-4000HC-TQFP144 LCMXO2-4000HE-TQFP144 LCMXO2-4000ZE-TQFP144
bond BOND23 {
	kind single;
	pin 1 = IOB_W18_0;
	pin 2 = IOB_W18_1;
	pin 3 = IOB_W17_0;
	pin 4 = IOB_W17_1;
	pin 5 = IOB_W15_0;
	pin 6 = IOB_W15_1;
	pin 7 = VCCIO5;
	pin 8 = GND;
	pin 9 = IOB_W14_0;
	pin 10 = IOB_W14_1;
	pin 11 = IOB_W13_0;
	pin 12 = IOB_W13_1;
	pin 13 = IOB_W12_0;
	pin 14 = IOB_W12_1;
	pin 15 = IOB_W11_0;
	pin 16 = VCCIO4;
	pin 17 = IOB_W11_1;
	pin 18 = GND;
	pin 19 = IOB_W11_2;
	pin 20 = IOB_W11_3;
	pin 21 = IOB_W8_0;
	pin 22 = IOB_W8_1;
	pin 23 = IOB_W7_0;
	pin 24 = IOB_W7_1;
	pin 25 = IOB_W5_0;
	pin 26 = IOB_W5_1;
	pin 27 = IOB_W4_0;
	pin 28 = IOB_W4_1;
	pin 29 = GND;
	pin 30 = VCCIO3;
	pin 31 = IOB_W3_3;
	pin 32 = IOB_W2_0;
	pin 33 = IOB_W2_1;
	pin 34 = IOB_W1_0;
	pin 35 = IOB_W1_1;
	pin 36 = VCCINT;
	pin 37 = VCCIO2;
	pin 38 = IOB_S2_0;
	pin 39 = IOB_S2_1;
	pin 40 = IOB_S3_0;
	pin 41 = IOB_S3_1;
	pin 42 = IOB_S6_0;
	pin 43 = IOB_S6_1;
	pin 44 = IOB_S8_0;
	pin 45 = IOB_S8_1;
	pin 46 = GND;
	pin 47 = IOB_S9_0;
	pin 48 = IOB_S9_1;
	pin 49 = IOB_S12_0;
	pin 50 = IOB_S12_1;
	pin 51 = VCCIO2;
	pin 52 = IOB_S14_0;
	pin 53 = GND;
	pin 54 = IOB_S14_1;
	pin 55 = IOB_S19_0;
	pin 56 = IOB_S19_1;
	pin 57 = IOB_S20_0;
	pin 58 = IOB_S20_1;
	pin 59 = IOB_S22_0;
	pin 60 = IOB_S22_1;
	pin 61 = IOB_S23_0;
	pin 62 = IOB_S23_1;
	pin 63 = IOB_S23_3;
	pin 64 = GND;
	pin 65 = IOB_S26_0;
	pin 66 = VCCIO2;
	pin 67 = IOB_S26_1;
	pin 68 = IOB_S28_0;
	pin 69 = IOB_S28_1;
	pin 70 = IOB_S29_0;
	pin 71 = IOB_S29_1;
	pin 72 = VCCINT;
	pin 73 = IOB_E2_1;
	pin 74 = IOB_E2_0;
	pin 75 = IOB_E3_1;
	pin 76 = IOB_E3_0;
	pin 77 = IOB_E5_1;
	pin 78 = IOB_E5_0;
	pin 79 = VCCIO1;
	pin 80 = GND;
	pin 81 = IOB_E6_1;
	pin 82 = IOB_E6_0;
	pin 83 = IOB_E7_1;
	pin 84 = IOB_E7_0;
	pin 85 = IOB_E8_1;
	pin 86 = IOB_E8_0;
	pin 87 = IOB_E11_3;
	pin 88 = VCCIO1;
	pin 89 = IOB_E11_2;
	pin 90 = GND;
	pin 91 = IOB_E11_1;
	pin 92 = IOB_E11_0;
	pin 93 = IOB_E12_1;
	pin 94 = IOB_E12_0;
	pin 95 = IOB_E13_1;
	pin 96 = IOB_E13_0;
	pin 97 = IOB_E15_1;
	pin 98 = IOB_E15_0;
	pin 99 = IOB_E16_1;
	pin 100 = IOB_E16_0;
	pin 101 = GND;
	pin 102 = VCCIO1;
	pin 103 = IOB_E17_2;
	pin 104 = IOB_E18_1;
	pin 105 = IOB_E18_0;
	pin 106 = IOB_E19_1;
	pin 107 = IOB_E19_0;
	pin 108 = VCCINT;
	pin 109 = IOB_N27_3;
	pin 110 = IOB_N27_2;
	pin 111 = IOB_N26_1;
	pin 112 = IOB_N26_0;
	pin 113 = IOB_N24_1;
	pin 114 = IOB_N24_0;
	pin 115 = IOB_N23_1;
	pin 116 = GND;
	pin 117 = IOB_N23_0;
	pin 118 = VCCIO0;
	pin 119 = IOB_N22_3;
	pin 120 = IOB_N22_2;
	pin 121 = IOB_N20_1;
	pin 122 = IOB_N20_0;
	pin 123 = VCCIO0;
	pin 124 = GND;
	pin 125 = IOB_N19_3;
	pin 126 = IOB_N19_2;
	pin 127 = IOB_N17_1;
	pin 128 = IOB_N17_0;
	pin 129 = NC;
	pin 130 = IOB_N14_3;
	pin 131 = IOB_N14_2;
	pin 132 = IOB_N13_1;
	pin 133 = IOB_N13_0;
	pin 134 = GND;
	pin 135 = VCCIO0;
	pin 136 = IOB_N12_3;
	pin 137 = IOB_N12_2;
	pin 138 = IOB_N10_1;
	pin 139 = IOB_N10_0;
	pin 140 = IOB_N9_1;
	pin 141 = IOB_N9_0;
	pin 142 = IOB_N8_1;
	pin 143 = IOB_N8_0;
	pin 144 = VCCINT;
}

// LCMXO2-4000HC-CSBGA132 LCMXO2-4000HE-CSBGA132 LCMXO2-4000ZE-CSBGA132
bond BOND24 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = IOB_N8_0;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N12_2;
	pin A5 = GND;
	pin A6 = IOB_N14_3;
	pin A7 = IOB_N17_0;
	pin A8 = VCCIO0;
	pin A9 = IOB_N20_1;
	pin A10 = IOB_N23_0;
	pin A11 = IOB_N24_0;
	pin A12 = IOB_N26_1;
	pin A13 = IOB_N27_3;
	pin A14 = VCCINT;
	pin B1 = IOB_W18_0;
	pin B2 = IOB_W18_1;
	pin B3 = IOB_N8_1;
	pin B4 = IOB_N12_3;
	pin B5 = IOB_N13_0;
	pin B6 = IOB_N14_2;
	pin B7 = IOB_N17_1;
	pin B8 = IOB_N19_3;
	pin B9 = IOB_N22_2;
	pin B10 = VCCIO0;
	pin B11 = GND;
	pin B12 = IOB_N24_1;
	pin B13 = IOB_N27_2;
	pin B14 = IOB_E19_0;
	pin C1 = IOB_W17_0;
	pin C2 = IOB_W15_0;
	pin C3 = IOB_W17_1;
	pin C4 = IOB_N10_1;
	pin C5 = VCCIO0;
	pin C6 = IOB_N13_1;
	pin C7 = NC;
	pin C8 = IOB_N19_2;
	pin C9 = IOB_N20_0;
	pin C10 = IOB_N22_3;
	pin C11 = IOB_N23_1;
	pin C12 = IOB_N26_0;
	pin C13 = IOB_E19_1;
	pin C14 = IOB_E18_0;
	pin D1 = IOB_W15_1;
	pin D2 = GND;
	pin D3 = VCCIO5;
	pin D12 = IOB_E18_1;
	pin D13 = GND;
	pin D14 = VCCIO1;
	pin E1 = IOB_W14_0;
	pin E2 = IOB_W14_1;
	pin E3 = IOB_W13_0;
	pin E12 = IOB_E16_0;
	pin E13 = IOB_E15_0;
	pin E14 = IOB_E16_1;
	pin F1 = IOB_W12_0;
	pin F2 = IOB_W13_1;
	pin F3 = IOB_W12_1;
	pin F12 = IOB_E15_1;
	pin F13 = IOB_E13_0;
	pin F14 = IOB_E13_1;
	pin G1 = VCCIO4;
	pin G2 = GND;
	pin G3 = IOB_W11_2;
	pin G12 = IOB_E12_0;
	pin G13 = IOB_E11_0;
	pin G14 = IOB_E12_1;
	pin H1 = IOB_W8_0;
	pin H2 = IOB_W11_3;
	pin H3 = IOB_W8_1;
	pin H12 = IOB_E11_1;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin J1 = IOB_W7_0;
	pin J2 = IOB_W7_1;
	pin J3 = IOB_W5_0;
	pin J12 = IOB_E8_0;
	pin J13 = IOB_E7_0;
	pin J14 = IOB_E8_1;
	pin K1 = IOB_W4_0;
	pin K2 = IOB_W5_1;
	pin K3 = IOB_W4_1;
	pin K12 = IOB_E7_1;
	pin K13 = IOB_E6_0;
	pin K14 = IOB_E6_1;
	pin L1 = VCCIO3;
	pin L2 = GND;
	pin L3 = IOB_W2_1;
	pin L12 = VCCIO1;
	pin L13 = GND;
	pin L14 = IOB_E5_0;
	pin M1 = IOB_W1_0;
	pin M2 = IOB_W1_1;
	pin M3 = IOB_S3_1;
	pin M4 = IOB_S8_0;
	pin M5 = IOB_S9_1;
	pin M6 = VCCIO2;
	pin M7 = IOB_S19_0;
	pin M8 = IOB_S20_1;
	pin M9 = IOB_S23_0;
	pin M10 = IOB_S26_0;
	pin M11 = IOB_S28_0;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E5_1;
	pin M14 = IOB_E3_1;
	pin N1 = VCCINT;
	pin N2 = IOB_S2_1;
	pin N3 = IOB_S6_0;
	pin N4 = IOB_S8_1;
	pin N5 = IOB_S9_0;
	pin N6 = IOB_S12_0;
	pin N7 = IOB_S14_1;
	pin N8 = IOB_S19_1;
	pin N9 = IOB_S22_1;
	pin N10 = IOB_S23_1;
	pin N11 = VCCIO2;
	pin N12 = IOB_S29_0;
	pin N13 = IOB_E2_0;
	pin N14 = IOB_E2_1;
	pin P1 = VCCIO2;
	pin P2 = IOB_S2_0;
	pin P3 = IOB_S3_0;
	pin P4 = IOB_S6_1;
	pin P5 = GND;
	pin P6 = IOB_S12_1;
	pin P7 = IOB_S14_0;
	pin P8 = IOB_S20_0;
	pin P9 = IOB_S22_0;
	pin P10 = GND;
	pin P11 = IOB_S26_1;
	pin P12 = IOB_S28_1;
	pin P13 = IOB_S29_1;
	pin P14 = VCCINT;
}

// LCMXO2-4000HC-CABGA256 LCMXO2-4000HC-FTBGA256 LCMXO2-4000HE-CABGA256 LCMXO2-4000HE-FTBGA256 LCMXO2-4000ZE-CABGA256 LCMXO2-4000ZE-FTBGA256 LAMXO3LF-4300C-CABGA256 LAMXO3LF-4300E-CABGA256 LCMXO3L-4300C-CABGA256 LCMXO3LF-4300C-CABGA256 LCMXO3LFP-4300HC-CABGA256 LAMXO3D-4300HC-CABGA256 LAMXO3D-4300ZC-CABGA256 LCMXO3D-4300HC-CABGA256 LCMXO3D-4300HE-CABGA256 LCMXO3D-4300ZC-CABGA256 LCMXO3D-4300ZE-CABGA256
bond BOND25 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = NC;
	pin A3 = IOB_N11_0;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_0;
	pin A6 = IOB_N12_3;
	pin A7 = IOB_N14_2;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N19_2;
	pin A10 = IOB_N20_1;
	pin A11 = IOB_N23_0;
	pin A12 = IOB_N24_1;
	pin A13 = IOB_N27_2;
	pin A14 = IOB_N25_1;
	pin A15 = IOB_N27_1;
	pin A16 = VCCINT;
	pin B1 = IOB_W19_2;
	pin B2 = GND;
	pin B3 = IOB_N8_2;
	pin B4 = IOB_N11_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N13_0;
	pin B8 = IOB_N14_3;
	pin B9 = IOB_N20_0;
	pin B10 = IOB_N22_3;
	pin B11 = IOB_N24_0;
	pin B12 = IOB_N26_1;
	pin B13 = IOB_N25_0;
	pin B14 = IOB_N27_0;
	pin B15 = GND;
	pin B16 = IOB_E19_3;
	pin C1 = IOB_W17_2;
	pin C2 = IOB_W19_3;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N12_2;
	pin C7 = IOB_N13_1;
	pin C8 = IOB_N17_0;
	pin C9 = IOB_N19_3;
	pin C10 = IOB_N22_2;
	pin C11 = IOB_N23_1;
	pin C12 = IOB_N26_0;
	pin C13 = IOB_N27_3;
	pin C14 = GND;
	pin C15 = IOB_E19_2;
	pin C16 = IOB_E17_2;
	pin D1 = IOB_W18_1;
	pin D2 = IOB_W17_3;
	pin D3 = IOB_W18_0;
	pin D4 = GND;
	pin D5 = VCCIO0;
	pin D6 = IOB_N12_0;
	pin D7 = IOB_N13_3;
	pin D8 = IOB_N18_0;
	pin D9 = IOB_N19_1;
	pin D10 = IOB_N22_0;
	pin D11 = IOB_N23_3;
	pin D12 = VCCIO0;
	pin D13 = GND;
	pin D14 = IOB_E19_0;
	pin D15 = IOB_E17_3;
	pin D16 = IOB_E18_0;
	pin E1 = IOB_W15_0;
	pin E2 = IOB_W17_0;
	pin E3 = IOB_W17_1;
	pin E4 = VCCIO5;
	pin E5 = GND;
	pin E6 = IOB_N13_2;
	pin E7 = IOB_N12_1;
	pin E8 = IOB_N14_1;
	pin E9 = IOB_N18_1;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N21_1;
	pin E12 = GND;
	pin E13 = VCCIO1;
	pin E14 = IOB_E18_1;
	pin E15 = IOB_E19_1;
	pin E16 = IOB_E16_0;
	pin F1 = IOB_W14_1;
	pin F2 = IOB_W15_1;
	pin F3 = IOB_W14_0;
	pin F4 = IOB_W15_2;
	pin F5 = IOB_W13_2;
	pin F6 = GND;
	pin F7 = IOB_N14_0;
	pin F8 = IOB_N19_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N23_2;
	pin F11 = GND;
	pin F12 = IOB_E15_2;
	pin F13 = IOB_E16_2;
	pin F14 = IOB_E15_0;
	pin F15 = IOB_E16_1;
	pin F16 = IOB_E15_1;
	pin G1 = IOB_W12_0;
	pin G2 = IOB_W13_0;
	pin G3 = IOB_W13_1;
	pin G4 = IOB_W14_3;
	pin G5 = IOB_W14_2;
	pin G6 = IOB_W15_3;
	pin G7 = VCCINT;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCINT;
	pin G11 = IOB_E13_2;
	pin G12 = IOB_E16_3;
	pin G13 = IOB_E15_3;
	pin G14 = IOB_E13_1;
	pin G15 = IOB_E13_0;
	pin G16 = IOB_E12_0;
	pin H1 = IOB_W11_1;
	pin H2 = IOB_W12_1;
	pin H3 = IOB_W11_0;
	pin H4 = IOB_W12_2;
	pin H5 = IOB_W8_2;
	pin H6 = IOB_W13_3;
	pin H7 = VCCIO4;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E8_2;
	pin H12 = IOB_E13_3;
	pin H13 = IOB_E12_2;
	pin H14 = IOB_E11_0;
	pin H15 = IOB_E12_1;
	pin H16 = IOB_E11_1;
	pin J1 = IOB_W11_2;
	pin J2 = IOB_W8_0;
	pin J3 = IOB_W11_3;
	pin J4 = IOB_W8_3;
	pin J5 = IOB_W7_2;
	pin J6 = IOB_W12_3;
	pin J7 = VCCIO4;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCIO1;
	pin J11 = IOB_E7_2;
	pin J12 = IOB_E12_3;
	pin J13 = IOB_E8_3;
	pin J14 = IOB_E11_3;
	pin J15 = IOB_E8_0;
	pin J16 = IOB_E11_2;
	pin K1 = IOB_W8_1;
	pin K2 = IOB_W7_1;
	pin K3 = IOB_W7_0;
	pin K4 = IOB_W5_2;
	pin K5 = IOB_W4_2;
	pin K6 = IOB_W7_3;
	pin K7 = VCCINT;
	pin K8 = VCCIO2;
	pin K9 = VCCIO2;
	pin K10 = VCCINT;
	pin K11 = IOB_E5_2;
	pin K12 = IOB_E6_3;
	pin K13 = IOB_E6_2;
	pin K14 = IOB_E7_0;
	pin K15 = IOB_E7_1;
	pin K16 = IOB_E8_1;
	pin L1 = IOB_W5_0;
	pin L2 = IOB_W4_0;
	pin L3 = IOB_W5_1;
	pin L4 = IOB_W4_3;
	pin L5 = IOB_W5_3;
	pin L6 = GND;
	pin L7 = IOB_S8_3;
	pin L8 = IOB_S11_1;
	pin L9 = IOB_S14_3;
	pin L10 = IOB_S20_3;
	pin L11 = GND;
	pin L12 = IOB_E7_3;
	pin L13 = IOB_E5_3;
	pin L14 = IOB_E6_1;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E6_0;
	pin M1 = IOB_W4_1;
	pin M2 = IOB_W1_0;
	pin M3 = IOB_W2_0;
	pin M4 = VCCIO3;
	pin M5 = GND;
	pin M6 = IOB_S11_0;
	pin M7 = IOB_S9_2;
	pin M8 = IOB_S17_0;
	pin M9 = IOB_S20_2;
	pin M10 = IOB_S23_2;
	pin M11 = IOB_S22_3;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M14 = IOB_E3_0;
	pin M15 = IOB_E3_1;
	pin M16 = IOB_E5_1;
	pin N1 = IOB_W2_1;
	pin N2 = IOB_W3_2;
	pin N3 = IOB_W1_1;
	pin N4 = GND;
	pin N5 = VCCIO2;
	pin N6 = IOB_S8_2;
	pin N7 = IOB_S9_3;
	pin N8 = IOB_S14_2;
	pin N9 = IOB_S17_1;
	pin N10 = IOB_S22_2;
	pin N11 = IOB_S23_3;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N14 = IOB_E2_1;
	pin N15 = IOB_E3_2;
	pin N16 = IOB_E2_0;
	pin P1 = IOB_W3_3;
	pin P2 = IOB_W1_3;
	pin P3 = GND;
	pin P4 = IOB_S2_0;
	pin P5 = IOB_S3_1;
	pin P6 = IOB_S8_0;
	pin P7 = IOB_S9_1;
	pin P8 = IOB_S14_0;
	pin P9 = IOB_S19_1;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S23_1;
	pin P12 = IOB_S28_0;
	pin P13 = IOB_S29_1;
	pin P14 = GND;
	pin P15 = IOB_E1_2;
	pin P16 = IOB_E3_3;
	pin R1 = IOB_W1_2;
	pin R2 = GND;
	pin R3 = IOB_S2_3;
	pin R4 = IOB_S5_1;
	pin R5 = IOB_S3_0;
	pin R6 = IOB_S6_1;
	pin R7 = IOB_S9_0;
	pin R8 = IOB_S12_1;
	pin R9 = IOB_S20_0;
	pin R10 = IOB_S22_1;
	pin R11 = IOB_S26_0;
	pin R12 = IOB_S29_0;
	pin R13 = IOB_S25_0;
	pin R14 = IOB_S29_3;
	pin R15 = GND;
	pin R16 = IOB_E1_3;
	pin T1 = VCCINT;
	pin T2 = IOB_S2_2;
	pin T3 = IOB_S5_0;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S6_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S12_0;
	pin T8 = IOB_S14_1;
	pin T9 = IOB_S19_0;
	pin T10 = IOB_S20_1;
	pin T11 = IOB_S23_0;
	pin T12 = IOB_S26_1;
	pin T13 = IOB_S28_1;
	pin T14 = IOB_S25_1;
	pin T15 = IOB_S29_2;
	pin T16 = VCCINT;
}

// LCMXO2-4000HC-CABGA332 LCMXO2-4000HE-CABGA332 LCMXO2-4000ZE-CABGA332
bond BOND26 {
	kind single;
	pin A1 = GND;
	pin A2 = NC;
	pin A3 = IOB_N8_2;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N11_3;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N14_2;
	pin A9 = IOB_N17_1;
	pin A10 = GND;
	pin A11 = IOB_N19_0;
	pin A12 = IOB_N19_3;
	pin A13 = IOB_N21_2;
	pin A14 = IOB_N22_3;
	pin A15 = IOB_N24_0;
	pin A16 = IOB_N25_3;
	pin A17 = IOB_N27_2;
	pin A18 = IOB_N27_0;
	pin A19 = IOB_N26_2;
	pin A20 = GND;
	pin B1 = IOB_W18_3;
	pin B2 = IOB_N9_3;
	pin B3 = IOB_N8_3;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N10_0;
	pin B6 = IOB_N11_2;
	pin B7 = IOB_N12_3;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N18_1;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N20_0;
	pin B13 = IOB_N21_3;
	pin B14 = IOB_N23_0;
	pin B15 = IOB_N24_1;
	pin B16 = IOB_N26_0;
	pin B17 = IOB_N27_3;
	pin B18 = IOB_N26_3;
	pin B19 = IOB_E18_3;
	pin B20 = IOB_E18_2;
	pin C1 = IOB_W19_3;
	pin C2 = IOB_W18_2;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N12_0;
	pin C7 = IOB_N12_2;
	pin C8 = IOB_N13_3;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N19_2;
	pin C12 = IOB_N20_1;
	pin C13 = IOB_N22_2;
	pin C14 = IOB_N23_1;
	pin C15 = IOB_N25_2;
	pin C16 = IOB_N26_1;
	pin C17 = IOB_N27_1;
	pin C18 = GND;
	pin C19 = IOB_E19_3;
	pin C20 = IOB_E19_2;
	pin D1 = IOB_W19_1;
	pin D2 = IOB_W19_0;
	pin D3 = IOB_W19_2;
	pin D4 = IOB_W17_3;
	pin D5 = IOB_N10_3;
	pin D6 = IOB_N11_1;
	pin D7 = IOB_N12_1;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N17_2;
	pin D10 = IOB_N18_2;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N21_0;
	pin D13 = IOB_N21_1;
	pin D14 = IOB_N22_1;
	pin D15 = IOB_N23_3;
	pin D16 = IOB_N25_1;
	pin D17 = IOB_N25_0;
	pin D18 = IOB_E19_0;
	pin D19 = IOB_E19_1;
	pin D20 = IOB_E18_0;
	pin E1 = IOB_W17_0;
	pin E2 = IOB_W18_1;
	pin E3 = IOB_W18_0;
	pin E4 = IOB_W17_2;
	pin E6 = IOB_N10_2;
	pin E7 = IOB_N11_0;
	pin E8 = IOB_N13_2;
	pin E9 = IOB_N14_1;
	pin E10 = IOB_N17_3;
	pin E11 = GND;
	pin E12 = IOB_N22_0;
	pin E13 = IOB_N23_2;
	pin E14 = IOB_N24_2;
	pin E15 = IOB_N24_3;
	pin E17 = IOB_E17_2;
	pin E18 = IOB_E18_1;
	pin E19 = IOB_E17_0;
	pin E20 = IOB_E17_1;
	pin F1 = IOB_W16_1;
	pin F2 = IOB_W16_0;
	pin F3 = IOB_W17_1;
	pin F4 = IOB_W15_2;
	pin F5 = IOB_W16_2;
	pin F16 = IOB_E17_3;
	pin F17 = IOB_E16_2;
	pin F18 = IOB_E16_0;
	pin F19 = IOB_E16_1;
	pin F20 = IOB_E15_0;
	pin G1 = NC;
	pin G2 = IOB_W15_1;
	pin G3 = IOB_W15_0;
	pin G4 = IOB_W14_2;
	pin G5 = IOB_W16_3;
	pin G16 = IOB_E16_3;
	pin G17 = IOB_E15_2;
	pin G18 = IOB_E15_1;
	pin G19 = IOB_E14_0;
	pin G20 = IOB_E14_1;
	pin H1 = IOB_W14_1;
	pin H2 = IOB_W14_0;
	pin H3 = NC;
	pin H4 = IOB_W13_2;
	pin H5 = IOB_W15_3;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO0;
	pin H13 = GND;
	pin H16 = IOB_E15_3;
	pin H17 = IOB_E14_2;
	pin H18 = IOB_E13_0;
	pin H19 = IOB_E13_1;
	pin H20 = IOB_E12_0;
	pin J1 = IOB_W12_0;
	pin J2 = IOB_W13_1;
	pin J3 = IOB_W13_0;
	pin J4 = IOB_W13_3;
	pin J5 = IOB_W14_3;
	pin J8 = VCCIO5;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = GND;
	pin J13 = VCCIO1;
	pin J16 = IOB_E14_3;
	pin J17 = IOB_E13_2;
	pin J18 = IOB_E12_1;
	pin J19 = IOB_E11_0;
	pin J20 = IOB_E11_1;
	pin K1 = IOB_W12_3;
	pin K2 = IOB_W12_2;
	pin K3 = IOB_W12_1;
	pin K4 = IOB_W11_0;
	pin K5 = VCCIO4;
	pin K8 = VCCIO5;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K16 = IOB_E13_3;
	pin K17 = IOB_E11_2;
	pin K18 = IOB_E12_2;
	pin K19 = IOB_E12_3;
	pin K20 = GND;
	pin L1 = IOB_W7_2;
	pin L2 = IOB_W8_2;
	pin L3 = IOB_W8_3;
	pin L4 = IOB_W11_1;
	pin L5 = GND;
	pin L8 = VCCIO3;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCIO1;
	pin L16 = GND;
	pin L17 = IOB_E11_3;
	pin L18 = IOB_E8_0;
	pin L19 = IOB_E8_3;
	pin L20 = IOB_E8_2;
	pin M1 = IOB_W11_2;
	pin M2 = IOB_W11_3;
	pin M3 = IOB_W8_0;
	pin M4 = IOB_W7_3;
	pin M5 = IOB_W6_2;
	pin M8 = VCCIO3;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M16 = IOB_E6_2;
	pin M17 = IOB_E7_2;
	pin M18 = IOB_E7_1;
	pin M19 = IOB_E7_0;
	pin M20 = IOB_E8_1;
	pin N1 = IOB_W8_1;
	pin N2 = IOB_W7_0;
	pin N3 = IOB_W7_1;
	pin N4 = IOB_W6_3;
	pin N5 = IOB_W5_2;
	pin N8 = GND;
	pin N9 = VCCIO2;
	pin N10 = VCCIO2;
	pin N11 = VCCIO2;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N16 = IOB_E5_2;
	pin N17 = IOB_E7_3;
	pin N18 = NC;
	pin N19 = IOB_E6_1;
	pin N20 = IOB_E6_0;
	pin P1 = IOB_W6_0;
	pin P2 = IOB_W6_1;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W5_3;
	pin P5 = IOB_W4_2;
	pin P16 = IOB_E4_2;
	pin P17 = IOB_E6_3;
	pin P18 = IOB_E5_1;
	pin P19 = IOB_E5_0;
	pin P20 = NC;
	pin R1 = IOB_W5_1;
	pin R2 = IOB_W4_0;
	pin R3 = IOB_W4_1;
	pin R4 = IOB_W4_3;
	pin R5 = IOB_W3_2;
	pin R16 = IOB_E4_3;
	pin R17 = IOB_E5_3;
	pin R18 = IOB_E3_0;
	pin R19 = IOB_E4_1;
	pin R20 = IOB_E4_0;
	pin T1 = IOB_W3_0;
	pin T2 = IOB_W3_1;
	pin T3 = IOB_W2_0;
	pin T4 = IOB_W3_3;
	pin T6 = IOB_S5_0;
	pin T7 = IOB_S6_3;
	pin T8 = IOB_S8_3;
	pin T9 = IOB_S9_3;
	pin T10 = GND;
	pin T11 = IOB_S19_2;
	pin T12 = IOB_S20_2;
	pin T13 = IOB_S22_3;
	pin T14 = IOB_S25_1;
	pin T15 = IOB_S26_3;
	pin T17 = IOB_E3_3;
	pin T18 = IOB_E2_1;
	pin T19 = IOB_E2_0;
	pin T20 = IOB_E3_1;
	pin U1 = IOB_W2_1;
	pin U2 = IOB_W1_0;
	pin U3 = IOB_W1_1;
	pin U4 = IOB_S6_2;
	pin U5 = IOB_S5_1;
	pin U6 = IOB_S8_2;
	pin U7 = IOB_S9_2;
	pin U8 = IOB_S11_0;
	pin U9 = IOB_S11_1;
	pin U10 = IOB_S17_2;
	pin U11 = IOB_S17_3;
	pin U12 = IOB_S19_3;
	pin U13 = IOB_S20_3;
	pin U14 = IOB_S23_2;
	pin U15 = IOB_S25_0;
	pin U16 = IOB_S26_2;
	pin U17 = IOB_E3_2;
	pin U18 = IOB_E1_3;
	pin U19 = IOB_E1_1;
	pin U20 = IOB_E1_0;
	pin V1 = IOB_W1_3;
	pin V2 = IOB_W1_2;
	pin V3 = GND;
	pin V4 = IOB_S2_2;
	pin V5 = IOB_S3_0;
	pin V6 = IOB_S5_3;
	pin V7 = IOB_S8_0;
	pin V8 = IOB_S9_1;
	pin V9 = IOB_S12_0;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S17_1;
	pin V12 = IOB_S20_0;
	pin V13 = IOB_S22_2;
	pin V14 = IOB_S23_1;
	pin V15 = IOB_S23_3;
	pin V16 = IOB_S28_0;
	pin V17 = IOB_S29_1;
	pin V18 = GND;
	pin V19 = IOB_E2_3;
	pin V20 = IOB_E1_2;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = IOB_S3_2;
	pin W4 = IOB_S2_0;
	pin W5 = IOB_S3_1;
	pin W6 = IOB_S6_0;
	pin W7 = IOB_S8_1;
	pin W8 = IOB_S11_2;
	pin W9 = IOB_S12_1;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S17_0;
	pin W12 = IOB_S19_1;
	pin W13 = IOB_S22_0;
	pin W14 = IOB_S23_0;
	pin W15 = IOB_S25_3;
	pin W16 = IOB_S26_1;
	pin W17 = IOB_S29_0;
	pin W18 = IOB_S29_2;
	pin W19 = IOB_S28_2;
	pin W20 = IOB_E2_2;
	pin Y1 = GND;
	pin Y2 = IOB_S3_3;
	pin Y3 = IOB_S2_3;
	pin Y4 = IOB_S2_1;
	pin Y5 = IOB_S5_2;
	pin Y6 = IOB_S6_1;
	pin Y7 = IOB_S9_0;
	pin Y8 = IOB_S11_3;
	pin Y9 = IOB_S14_0;
	pin Y10 = IOB_S14_3;
	pin Y11 = GND;
	pin Y12 = IOB_S19_0;
	pin Y13 = IOB_S20_1;
	pin Y14 = IOB_S22_1;
	pin Y15 = IOB_S25_2;
	pin Y16 = IOB_S26_0;
	pin Y17 = IOB_S28_1;
	pin Y18 = IOB_S29_3;
	pin Y19 = IOB_S28_3;
	pin Y20 = GND;
}

// LCMXO2-4000HE-CSBGA184
bond BOND27 {
	kind single;
	pin A1 = IOB_W18_1;
	pin A2 = IOB_N8_1;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N11_3;
	pin A5 = IOB_N12_2;
	pin A6 = IOB_N14_3;
	pin A7 = IOB_N17_0;
	pin A8 = IOB_N19_3;
	pin A9 = IOB_N21_2;
	pin A10 = IOB_N22_2;
	pin A11 = IOB_N24_1;
	pin A12 = IOB_N25_2;
	pin A13 = IOB_N26_1;
	pin A14 = IOB_N27_2;
	pin B1 = IOB_W17_0;
	pin B2 = IOB_W17_1;
	pin B3 = IOB_N10_0;
	pin B4 = IOB_N11_2;
	pin B5 = IOB_N12_3;
	pin B6 = IOB_N14_2;
	pin B7 = IOB_N17_1;
	pin B8 = IOB_N19_2;
	pin B9 = IOB_N21_3;
	pin B10 = IOB_N22_3;
	pin B11 = IOB_N24_0;
	pin B12 = IOB_N25_3;
	pin B13 = IOB_N26_0;
	pin B14 = IOB_E19_0;
	pin C1 = IOB_W15_1;
	pin C2 = IOB_W15_0;
	pin C3 = IOB_W18_0;
	pin C4 = VCCINT;
	pin C5 = IOB_N8_3;
	pin C6 = IOB_N13_2;
	pin C7 = IOB_N14_0;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N21_0;
	pin C10 = IOB_N22_1;
	pin C11 = VCCIO0;
	pin C12 = IOB_N27_3;
	pin C13 = IOB_E19_1;
	pin C14 = IOB_E19_3;
	pin D1 = IOB_W14_0;
	pin D2 = IOB_W14_1;
	pin D3 = VCCIO5;
	pin D4 = IOB_N8_2;
	pin D5 = VCCIO0;
	pin D6 = IOB_N13_3;
	pin D7 = IOB_N19_1;
	pin D8 = IOB_N21_1;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N26_3;
	pin D11 = IOB_E19_2;
	pin D12 = VCCINT;
	pin D13 = IOB_E18_0;
	pin D14 = IOB_E18_1;
	pin E1 = IOB_W13_1;
	pin E2 = IOB_W13_0;
	pin E3 = IOB_W15_2;
	pin E4 = IOB_W19_3;
	pin E7 = IOB_N14_1;
	pin E8 = VCCIO0;
	pin E11 = IOB_E16_2;
	pin E12 = VCCIO1;
	pin E13 = IOB_E16_1;
	pin E14 = IOB_E16_0;
	pin F1 = IOB_W12_1;
	pin F2 = IOB_W12_0;
	pin F3 = IOB_W14_3;
	pin F4 = IOB_W15_3;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F11 = IOB_E15_2;
	pin F12 = IOB_E16_3;
	pin F13 = IOB_E15_0;
	pin F14 = IOB_E15_1;
	pin G1 = IOB_W11_2;
	pin G2 = IOB_W11_3;
	pin G3 = VCCIO4;
	pin G4 = IOB_W14_2;
	pin G5 = IOB_W12_2;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = VCCIO1;
	pin G11 = IOB_E11_1;
	pin G12 = IOB_E15_3;
	pin G13 = IOB_E13_1;
	pin G14 = IOB_E13_0;
	pin H1 = IOB_W8_1;
	pin H2 = IOB_W8_0;
	pin H3 = IOB_W7_3;
	pin H4 = IOB_W12_3;
	pin H5 = IOB_W7_2;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = IOB_E8_2;
	pin H11 = IOB_E7_2;
	pin H12 = IOB_E11_0;
	pin H13 = IOB_E12_0;
	pin H14 = IOB_E12_1;
	pin J1 = IOB_W7_0;
	pin J2 = IOB_W7_1;
	pin J3 = IOB_W5_2;
	pin J4 = IOB_W6_3;
	pin J6 = GND;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J11 = VCCIO1;
	pin J12 = IOB_E8_3;
	pin J13 = IOB_E8_1;
	pin J14 = IOB_E8_0;
	pin K1 = IOB_W5_1;
	pin K2 = IOB_W5_0;
	pin K3 = VCCIO3;
	pin K4 = IOB_W5_3;
	pin K7 = IOB_S12_2;
	pin K8 = VCCIO2;
	pin K11 = IOB_E2_0;
	pin K12 = IOB_E6_2;
	pin K13 = IOB_E7_1;
	pin K14 = IOB_E7_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = VCCINT;
	pin L4 = IOB_S2_0;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S9_1;
	pin L7 = IOB_S11_0;
	pin L8 = IOB_S12_3;
	pin L9 = IOB_S22_3;
	pin L10 = IOB_S23_1;
	pin L11 = IOB_S29_2;
	pin L12 = IOB_E6_3;
	pin L13 = IOB_E6_0;
	pin L14 = IOB_E6_1;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_1;
	pin M3 = IOB_S2_1;
	pin M4 = VCCIO2;
	pin M5 = IOB_S9_0;
	pin M6 = IOB_S11_1;
	pin M7 = IOB_S17_0;
	pin M8 = IOB_S22_2;
	pin M9 = IOB_S23_0;
	pin M10 = VCCIO2;
	pin M11 = VCCINT;
	pin M12 = IOB_E2_1;
	pin M13 = IOB_E5_1;
	pin M14 = IOB_E5_0;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_S3_1;
	pin N3 = IOB_S5_2;
	pin N4 = IOB_S8_1;
	pin N5 = IOB_S11_2;
	pin N6 = IOB_S12_0;
	pin N7 = IOB_S17_3;
	pin N8 = IOB_S19_0;
	pin N9 = IOB_S20_1;
	pin N10 = IOB_S26_0;
	pin N11 = IOB_S28_1;
	pin N12 = IOB_S29_1;
	pin N13 = IOB_E3_0;
	pin N14 = IOB_E3_1;
	pin P1 = IOB_S2_3;
	pin P2 = IOB_S3_0;
	pin P3 = IOB_S5_3;
	pin P4 = IOB_S8_0;
	pin P5 = IOB_S11_3;
	pin P6 = IOB_S12_1;
	pin P7 = IOB_S17_2;
	pin P8 = IOB_S19_1;
	pin P9 = IOB_S20_0;
	pin P10 = IOB_S26_1;
	pin P11 = IOB_S28_0;
	pin P12 = IOB_S29_0;
	pin P13 = IOB_S29_3;
	pin P14 = NC;
}

// LCMXO2-4000ZE-WLCSP81 LCMXO3L-4300E-WLCSP81 LCMXO3LF-4300E-WLCSP81
bond BOND28 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N26_0;
	pin A3 = IOB_N23_1;
	pin A4 = VCCIO0;
	pin A5 = IOB_N19_2;
	pin A6 = IOB_N17_0;
	pin A7 = IOB_N12_3;
	pin A8 = IOB_N10_0;
	pin A9 = GND;
	pin B1 = IOB_N27_3;
	pin B2 = IOB_N26_1;
	pin B3 = IOB_N23_0;
	pin B4 = IOB_N20_1;
	pin B5 = IOB_N19_3;
	pin B6 = IOB_N17_1;
	pin B7 = IOB_N12_2;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_W17_0;
	pin C1 = IOB_N27_2;
	pin C2 = IOB_N22_3;
	pin C3 = IOB_N20_0;
	pin C4 = VCCINT;
	pin C5 = VCCIO0;
	pin C6 = IOB_N9_1;
	pin C7 = VCCIO0;
	pin C8 = IOB_W17_1;
	pin C9 = VCCIO5;
	pin D1 = VCCINT;
	pin D2 = IOB_N22_2;
	pin D3 = IOB_N18_1;
	pin D4 = IOB_N14_3;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N8_1;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_W16_0;
	pin D9 = IOB_W13_2;
	pin E1 = IOB_N24_1;
	pin E2 = IOB_N21_1;
	pin E3 = IOB_N18_0;
	pin E4 = IOB_N14_2;
	pin E5 = GND;
	pin E6 = IOB_W14_0;
	pin E7 = IOB_W14_1;
	pin E8 = IOB_W13_3;
	pin E9 = VCCINT;
	pin F1 = IOB_N24_0;
	pin F2 = IOB_N21_0;
	pin F3 = VCCINT;
	pin F4 = IOB_W3_1;
	pin F5 = IOB_W3_0;
	pin F6 = IOB_W5_0;
	pin F7 = IOB_W6_1;
	pin F8 = IOB_W6_0;
	pin F9 = VCCIO3;
	pin G1 = IOB_S29_0;
	pin G2 = IOB_S22_1;
	pin G3 = IOB_S22_0;
	pin G4 = IOB_S19_0;
	pin G5 = GND;
	pin G6 = VCCIO2;
	pin G7 = IOB_S6_1;
	pin G8 = IOB_W4_1;
	pin G9 = IOB_W4_0;
	pin H1 = IOB_S29_1;
	pin H2 = IOB_S26_0;
	pin H3 = IOB_S23_0;
	pin H4 = IOB_S19_1;
	pin H5 = IOB_S14_0;
	pin H6 = IOB_S12_1;
	pin H7 = IOB_S8_0;
	pin H8 = IOB_S6_0;
	pin H9 = IOB_S3_0;
	pin J1 = GND;
	pin J2 = IOB_S26_1;
	pin J3 = IOB_S23_1;
	pin J4 = VCCIO2;
	pin J5 = IOB_S14_1;
	pin J6 = IOB_S12_0;
	pin J7 = IOB_S8_1;
	pin J8 = IOB_S3_1;
	pin J9 = GND;
}

// LCMXO2-4000UHC-CABGA400 LCMXO2-7000HC-CABGA400 LCMXO3L-4300C-CABGA400 LCMXO3L-6900C-CABGA400 LCMXO3LF-4300C-CABGA400 LCMXO3LF-6900C-CABGA400
bond BOND29 {
	kind single;
	pin A1 = IOB_N8_1;
	pin A2 = IOB_N9_1;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N12_1;
	pin A6 = IOB_N13_1;
	pin A7 = IOB_N14_1;
	pin A8 = IOB_N15_1;
	pin A9 = IOB_N16_1;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N20_1;
	pin A12 = IOB_N21_0;
	pin A13 = IOB_N24_0;
	pin A14 = IOB_N25_0;
	pin A15 = IOB_N26_0;
	pin A16 = IOB_N27_0;
	pin A17 = IOB_N31_0;
	pin A18 = IOB_N33_0;
	pin A19 = IOB_N35_3;
	pin A20 = IOB_N35_1;
	pin B1 = IOB_N8_0;
	pin B2 = IOB_N9_0;
	pin B3 = IOB_N10_0;
	pin B4 = IOB_N11_0;
	pin B5 = IOB_N12_0;
	pin B6 = IOB_N13_0;
	pin B7 = IOB_N14_0;
	pin B8 = IOB_N15_0;
	pin B9 = IOB_N16_0;
	pin B10 = IOB_N17_0;
	pin B11 = IOB_N20_0;
	pin B12 = IOB_N21_1;
	pin B13 = IOB_N24_1;
	pin B14 = IOB_N25_1;
	pin B15 = IOB_N26_1;
	pin B16 = IOB_N27_1;
	pin B17 = IOB_N31_1;
	pin B18 = IOB_N33_1;
	pin B19 = IOB_N35_0;
	pin B20 = IOB_E22_0;
	pin C1 = IOB_W23_1;
	pin C2 = IOB_W23_0;
	pin C3 = IOB_W24_1;
	pin C4 = IOB_W24_0;
	pin C5 = GND;
	pin C6 = IOB_N11_2;
	pin C7 = IOB_N13_3;
	pin C8 = IOB_N15_3;
	pin C9 = IOB_N16_2;
	pin C10 = IOB_N20_3;
	pin C11 = IOB_N21_2;
	pin C12 = IOB_N25_3;
	pin C13 = IOB_N26_2;
	pin C14 = IOB_N31_2;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N32_1;
	pin C17 = IOB_N35_2;
	pin C18 = IOB_E24_1;
	pin C19 = IOB_E23_0;
	pin C20 = IOB_E22_1;
	pin D1 = IOB_W22_1;
	pin D2 = IOB_W22_0;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_N9_3;
	pin D6 = IOB_N10_2;
	pin D7 = IOB_N11_3;
	pin D8 = IOB_N15_2;
	pin D9 = IOB_N16_3;
	pin D10 = IOB_N20_2;
	pin D11 = IOB_N21_3;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N26_3;
	pin D14 = IOB_N31_3;
	pin D15 = IOB_N33_3;
	pin D16 = IOB_N34_1;
	pin D17 = IOB_E24_0;
	pin D18 = IOB_E23_3;
	pin D19 = IOB_E21_0;
	pin D20 = IOB_E21_2;
	pin E1 = IOB_W20_1;
	pin E2 = IOB_W20_0;
	pin E3 = IOB_W23_3;
	pin E4 = IOB_W23_2;
	pin E5 = GND;
	pin E6 = IOB_N9_2;
	pin E7 = IOB_N10_3;
	pin E8 = IOB_N13_2;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = GND;
	pin E14 = IOB_N33_2;
	pin E15 = IOB_N34_0;
	pin E16 = GND;
	pin E17 = IOB_E23_1;
	pin E18 = GND;
	pin E19 = IOB_E21_3;
	pin E20 = IOB_E20_3;
	pin F1 = IOB_W20_3;
	pin F2 = IOB_W20_2;
	pin F3 = IOB_W21_1;
	pin F4 = IOB_W21_0;
	pin F5 = IOB_W22_2;
	pin F6 = IOB_W24_2;
	pin F7 = IOB_N8_3;
	pin F8 = IOB_N12_3;
	pin F9 = IOB_N14_3;
	pin F10 = IOB_N17_3;
	pin F11 = IOB_N24_3;
	pin F12 = IOB_N27_3;
	pin F13 = IOB_N32_3;
	pin F14 = IOB_N34_3;
	pin F15 = IOB_E24_2;
	pin F16 = IOB_E23_2;
	pin F17 = IOB_E21_1;
	pin F18 = IOB_E20_1;
	pin F19 = IOB_E19_0;
	pin F20 = IOB_E19_1;
	pin G1 = IOB_W18_1;
	pin G2 = IOB_W18_0;
	pin G3 = IOB_W19_1;
	pin G4 = IOB_W19_0;
	pin G5 = IOB_W22_3;
	pin G6 = IOB_W24_3;
	pin G7 = IOB_N8_2;
	pin G8 = IOB_N12_2;
	pin G9 = IOB_N14_2;
	pin G10 = IOB_N17_2;
	pin G11 = IOB_N24_2;
	pin G12 = IOB_N27_2;
	pin G13 = IOB_N32_2;
	pin G14 = IOB_N34_2;
	pin G15 = IOB_E24_3;
	pin G16 = IOB_E20_0;
	pin G17 = IOB_E20_2;
	pin G18 = GND;
	pin G19 = IOB_E18_0;
	pin G20 = IOB_E18_3;
	pin H1 = IOB_W17_1;
	pin H2 = IOB_W17_0;
	pin H3 = IOB_W19_2;
	pin H4 = IOB_W19_3;
	pin H5 = GND;
	pin H6 = IOB_W21_2;
	pin H7 = IOB_W21_3;
	pin H8 = VCCIO0;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = IOB_E22_2;
	pin H15 = IOB_E22_3;
	pin H16 = IOB_E18_2;
	pin H17 = IOB_E18_1;
	pin H18 = IOB_E17_0;
	pin H19 = IOB_E17_1;
	pin H20 = IOB_E17_3;
	pin J1 = IOB_W16_1;
	pin J2 = IOB_W16_0;
	pin J3 = IOB_W17_3;
	pin J4 = IOB_W17_2;
	pin J5 = IOB_W18_3;
	pin J6 = IOB_W18_2;
	pin J7 = VCCIO5;
	pin J8 = VCCIO5;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCIO0;
	pin J13 = VCCIO1;
	pin J14 = IOB_E19_2;
	pin J15 = IOB_E19_3;
	pin J16 = IOB_E16_1;
	pin J17 = IOB_E17_2;
	pin J18 = IOB_E16_0;
	pin J19 = IOB_E15_0;
	pin J20 = IOB_E15_1;
	pin K1 = IOB_W15_1;
	pin K2 = IOB_W15_0;
	pin K3 = GND;
	pin K4 = IOB_W16_3;
	pin K5 = IOB_W16_2;
	pin K6 = IOB_W15_2;
	pin K7 = IOB_W15_3;
	pin K8 = VCCIO4;
	pin K9 = VCCIO4;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K14 = IOB_E16_2;
	pin K15 = IOB_E16_3;
	pin K16 = IOB_E14_2;
	pin K17 = IOB_E15_2;
	pin K18 = IOB_E15_3;
	pin K19 = IOB_E14_0;
	pin K20 = IOB_E14_1;
	pin L1 = IOB_W14_0;
	pin L2 = IOB_W14_1;
	pin L3 = IOB_W14_2;
	pin L4 = IOB_W14_3;
	pin L5 = IOB_W10_0;
	pin L6 = IOB_W10_2;
	pin L7 = IOB_W10_3;
	pin L8 = GND;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCIO1;
	pin L14 = IOB_E11_2;
	pin L15 = IOB_E11_3;
	pin L16 = IOB_E10_2;
	pin L17 = IOB_E14_3;
	pin L18 = GND;
	pin L19 = IOB_E11_0;
	pin L20 = IOB_E11_1;
	pin M1 = IOB_W11_0;
	pin M2 = IOB_W11_1;
	pin M3 = IOB_W11_2;
	pin M4 = IOB_W11_3;
	pin M5 = IOB_W10_1;
	pin M6 = IOB_W8_2;
	pin M7 = IOB_W8_3;
	pin M8 = VCCIO3;
	pin M9 = VCCIO3;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = VCCIO1;
	pin M14 = IOB_E7_3;
	pin M15 = IOB_E7_2;
	pin M16 = IOB_E9_2;
	pin M17 = IOB_E9_0;
	pin M18 = IOB_E10_3;
	pin M19 = IOB_E10_1;
	pin M20 = IOB_E10_0;
	pin N1 = IOB_W9_0;
	pin N2 = IOB_W9_1;
	pin N3 = IOB_W8_0;
	pin N4 = IOB_W8_1;
	pin N5 = IOB_W5_2;
	pin N6 = IOB_W5_3;
	pin N7 = GND;
	pin N8 = VCCIO2;
	pin N9 = VCCIO2;
	pin N10 = VCCIO2;
	pin N11 = VCCIO2;
	pin N12 = VCCIO2;
	pin N13 = VCCIO1;
	pin N14 = IOB_E3_3;
	pin N15 = IOB_E3_2;
	pin N16 = IOB_E5_0;
	pin N17 = IOB_E8_1;
	pin N18 = IOB_E8_0;
	pin N19 = IOB_E9_3;
	pin N20 = IOB_E9_1;
	pin P1 = IOB_W9_2;
	pin P2 = IOB_W9_3;
	pin P3 = IOB_W7_0;
	pin P4 = IOB_W7_1;
	pin P5 = IOB_W2_2;
	pin P6 = IOB_W2_3;
	pin P7 = IOB_S5_2;
	pin P8 = IOB_S8_2;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S15_2;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S28_2;
	pin P13 = IOB_S31_2;
	pin P14 = IOB_S36_2;
	pin P15 = IOB_E2_2;
	pin P16 = IOB_E3_1;
	pin P17 = IOB_E4_1;
	pin P18 = IOB_E7_0;
	pin P19 = IOB_E8_3;
	pin P20 = IOB_E8_2;
	pin R1 = IOB_W7_2;
	pin R2 = IOB_W7_3;
	pin R3 = IOB_W4_2;
	pin R4 = IOB_W4_3;
	pin R5 = IOB_W1_1;
	pin R6 = IOB_S3_2;
	pin R7 = IOB_S5_3;
	pin R8 = IOB_S8_3;
	pin R9 = IOB_S11_3;
	pin R10 = IOB_S15_3;
	pin R11 = IOB_S22_3;
	pin R12 = IOB_S28_3;
	pin R13 = IOB_S31_3;
	pin R14 = IOB_S36_3;
	pin R15 = IOB_S37_3;
	pin R16 = IOB_E2_3;
	pin R17 = IOB_E2_0;
	pin R18 = GND;
	pin R19 = IOB_E5_1;
	pin R20 = IOB_E7_1;
	pin T1 = IOB_W5_0;
	pin T2 = IOB_W5_1;
	pin T3 = IOB_W3_0;
	pin T4 = IOB_W3_1;
	pin T5 = IOB_W1_0;
	pin T6 = IOB_S3_3;
	pin T7 = IOB_S9_2;
	pin T8 = IOB_S9_3;
	pin T9 = IOB_S14_3;
	pin T10 = IOB_S20_3;
	pin T11 = IOB_S27_3;
	pin T12 = IOB_S30_2;
	pin T13 = IOB_S30_3;
	pin T14 = IOB_S34_2;
	pin T15 = GND;
	pin T16 = IOB_S37_2;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E4_2;
	pin T19 = IOB_E5_3;
	pin T20 = IOB_E5_2;
	pin U1 = IOB_W4_0;
	pin U2 = IOB_W4_1;
	pin U3 = GND;
	pin U4 = IOB_W1_2;
	pin U5 = IOB_W1_3;
	pin U6 = IOB_S6_3;
	pin U7 = GND;
	pin U8 = GND;
	pin U9 = IOB_S12_3;
	pin U10 = IOB_S17_2;
	pin U11 = IOB_S20_2;
	pin U12 = IOB_S27_2;
	pin U13 = GND;
	pin U14 = IOB_S33_1;
	pin U15 = IOB_S34_3;
	pin U16 = GND;
	pin U17 = IOB_E1_2;
	pin U18 = IOB_E2_1;
	pin U19 = IOB_E4_3;
	pin U20 = IOB_E4_0;
	pin V1 = IOB_W3_2;
	pin V2 = IOB_W3_3;
	pin V3 = IOB_W2_0;
	pin V4 = IOB_W2_1;
	pin V5 = GND;
	pin V6 = IOB_S6_2;
	pin V7 = GND;
	pin V8 = IOB_S12_2;
	pin V9 = IOB_S14_2;
	pin V10 = IOB_S17_3;
	pin V11 = GND;
	pin V12 = IOB_S25_2;
	pin V13 = IOB_S25_3;
	pin V14 = IOB_S33_0;
	pin V15 = IOB_S33_2;
	pin V16 = IOB_S33_3;
	pin V17 = IOB_E1_3;
	pin V18 = GND;
	pin V19 = IOB_E1_0;
	pin V20 = IOB_E3_0;
	pin W1 = IOB_S3_0;
	pin W2 = IOB_S5_0;
	pin W3 = IOB_S6_0;
	pin W4 = IOB_S8_0;
	pin W5 = IOB_S9_0;
	pin W6 = IOB_S11_0;
	pin W7 = IOB_S12_0;
	pin W8 = IOB_S14_0;
	pin W9 = IOB_S15_0;
	pin W10 = IOB_S17_1;
	pin W11 = IOB_S20_1;
	pin W12 = IOB_S22_1;
	pin W13 = IOB_S25_1;
	pin W14 = IOB_S27_1;
	pin W15 = IOB_S28_1;
	pin W16 = IOB_S30_1;
	pin W17 = IOB_S31_1;
	pin W18 = IOB_S34_1;
	pin W19 = IOB_S36_1;
	pin W20 = IOB_S37_1;
	pin Y1 = IOB_S3_1;
	pin Y2 = IOB_S5_1;
	pin Y3 = IOB_S6_1;
	pin Y4 = IOB_S8_1;
	pin Y5 = IOB_S9_1;
	pin Y6 = IOB_S11_1;
	pin Y7 = IOB_S12_1;
	pin Y8 = IOB_S14_1;
	pin Y9 = IOB_S15_1;
	pin Y10 = IOB_S17_0;
	pin Y11 = IOB_S20_0;
	pin Y12 = IOB_S22_0;
	pin Y13 = IOB_S25_0;
	pin Y14 = IOB_S27_0;
	pin Y15 = IOB_S28_0;
	pin Y16 = IOB_S30_0;
	pin Y17 = IOB_S31_0;
	pin Y18 = IOB_S34_0;
	pin Y19 = IOB_S36_0;
	pin Y20 = IOB_S37_0;
}

// LCMXO2-7000HC-TQFP144 LCMXO2-7000HE-TQFP144 LCMXO2-7000ZE-TQFP144
bond BOND30 {
	kind single;
	pin 1 = IOB_W23_0;
	pin 2 = IOB_W23_1;
	pin 3 = IOB_W22_0;
	pin 4 = IOB_W22_1;
	pin 5 = IOB_W20_0;
	pin 6 = IOB_W20_1;
	pin 7 = VCCIO5;
	pin 8 = GND;
	pin 9 = IOB_W18_0;
	pin 10 = IOB_W18_1;
	pin 11 = IOB_W17_0;
	pin 12 = IOB_W17_1;
	pin 13 = IOB_W16_0;
	pin 14 = IOB_W16_1;
	pin 15 = IOB_W15_0;
	pin 16 = VCCIO4;
	pin 17 = IOB_W15_1;
	pin 18 = GND;
	pin 19 = IOB_W14_0;
	pin 20 = IOB_W14_1;
	pin 21 = IOB_W11_0;
	pin 22 = IOB_W11_1;
	pin 23 = IOB_W9_0;
	pin 24 = IOB_W9_1;
	pin 25 = IOB_W7_0;
	pin 26 = IOB_W7_1;
	pin 27 = IOB_W4_0;
	pin 28 = IOB_W4_1;
	pin 29 = GND;
	pin 30 = VCCIO3;
	pin 31 = IOB_W3_3;
	pin 32 = IOB_W2_0;
	pin 33 = IOB_W2_1;
	pin 34 = IOB_W1_0;
	pin 35 = IOB_W1_1;
	pin 36 = VCCINT;
	pin 37 = VCCIO2;
	pin 38 = IOB_S3_0;
	pin 39 = IOB_S3_1;
	pin 40 = IOB_S5_0;
	pin 41 = IOB_S5_1;
	pin 42 = IOB_S8_0;
	pin 43 = IOB_S8_1;
	pin 44 = IOB_S11_0;
	pin 45 = IOB_S11_1;
	pin 46 = GND;
	pin 47 = IOB_S12_0;
	pin 48 = IOB_S12_1;
	pin 49 = IOB_S15_0;
	pin 50 = IOB_S15_1;
	pin 51 = VCCIO2;
	pin 52 = IOB_S17_0;
	pin 53 = GND;
	pin 54 = IOB_S17_1;
	pin 55 = IOB_S22_0;
	pin 56 = IOB_S22_1;
	pin 57 = IOB_S25_0;
	pin 58 = IOB_S25_1;
	pin 59 = IOB_S28_0;
	pin 60 = IOB_S28_1;
	pin 61 = IOB_S30_0;
	pin 62 = IOB_S30_1;
	pin 63 = IOB_S30_3;
	pin 64 = GND;
	pin 65 = IOB_S34_0;
	pin 66 = VCCIO2;
	pin 67 = IOB_S34_1;
	pin 68 = IOB_S36_0;
	pin 69 = IOB_S36_1;
	pin 70 = IOB_S37_0;
	pin 71 = IOB_S37_1;
	pin 72 = VCCINT;
	pin 73 = IOB_E2_1;
	pin 74 = IOB_E2_0;
	pin 75 = IOB_E3_1;
	pin 76 = IOB_E3_0;
	pin 77 = IOB_E5_1;
	pin 78 = IOB_E5_0;
	pin 79 = VCCIO1;
	pin 80 = GND;
	pin 81 = IOB_E8_1;
	pin 82 = IOB_E8_0;
	pin 83 = IOB_E9_1;
	pin 84 = IOB_E9_0;
	pin 85 = IOB_E10_1;
	pin 86 = IOB_E10_0;
	pin 87 = IOB_E11_1;
	pin 88 = VCCIO1;
	pin 89 = IOB_E11_0;
	pin 90 = GND;
	pin 91 = IOB_E14_1;
	pin 92 = IOB_E14_0;
	pin 93 = IOB_E15_1;
	pin 94 = IOB_E15_0;
	pin 95 = IOB_E17_1;
	pin 96 = IOB_E17_0;
	pin 97 = IOB_E19_1;
	pin 98 = IOB_E19_0;
	pin 99 = IOB_E21_1;
	pin 100 = IOB_E21_0;
	pin 101 = GND;
	pin 102 = VCCIO1;
	pin 103 = IOB_E22_2;
	pin 104 = IOB_E23_1;
	pin 105 = IOB_E23_0;
	pin 106 = IOB_E24_1;
	pin 107 = IOB_E24_0;
	pin 108 = VCCINT;
	pin 109 = IOB_N35_3;
	pin 110 = IOB_N35_2;
	pin 111 = IOB_N34_1;
	pin 112 = IOB_N34_0;
	pin 113 = IOB_N32_1;
	pin 114 = IOB_N32_0;
	pin 115 = IOB_N27_1;
	pin 116 = GND;
	pin 117 = IOB_N27_0;
	pin 118 = VCCIO0;
	pin 119 = IOB_N26_3;
	pin 120 = IOB_N26_2;
	pin 121 = IOB_N24_1;
	pin 122 = IOB_N24_0;
	pin 123 = VCCIO0;
	pin 124 = GND;
	pin 125 = IOB_N21_3;
	pin 126 = IOB_N21_2;
	pin 127 = IOB_N17_1;
	pin 128 = IOB_N17_0;
	pin 129 = NC;
	pin 130 = IOB_N16_3;
	pin 131 = IOB_N16_2;
	pin 132 = IOB_N14_1;
	pin 133 = IOB_N14_0;
	pin 134 = GND;
	pin 135 = VCCIO0;
	pin 136 = IOB_N13_3;
	pin 137 = IOB_N13_2;
	pin 138 = IOB_N10_1;
	pin 139 = IOB_N10_0;
	pin 140 = IOB_N9_1;
	pin 141 = IOB_N9_0;
	pin 142 = IOB_N8_1;
	pin 143 = IOB_N8_0;
	pin 144 = VCCINT;
}

// LCMXO2-7000HC-CABGA256 LCMXO2-7000HC-FTBGA256 LCMXO2-7000HE-CABGA256 LCMXO2-7000HE-FTBGA256 LCMXO2-7000ZE-CABGA256 LCMXO2-7000ZE-FTBGA256 LCMXO3L-6900C-CABGA256 LCMXO3LF-6900C-CABGA256
bond BOND31 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = NC;
	pin A3 = IOB_N11_0;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_0;
	pin A6 = IOB_N13_3;
	pin A7 = IOB_N16_2;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N21_2;
	pin A10 = IOB_N24_1;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N32_1;
	pin A13 = IOB_N35_2;
	pin A14 = IOB_N33_1;
	pin A15 = IOB_N35_1;
	pin A16 = VCCINT;
	pin B1 = IOB_W24_2;
	pin B2 = GND;
	pin B3 = IOB_N8_2;
	pin B4 = IOB_N11_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N14_0;
	pin B8 = IOB_N16_3;
	pin B9 = IOB_N24_0;
	pin B10 = IOB_N26_3;
	pin B11 = IOB_N32_0;
	pin B12 = IOB_N34_1;
	pin B13 = IOB_N33_0;
	pin B14 = IOB_N35_0;
	pin B15 = GND;
	pin B16 = IOB_E24_3;
	pin C1 = IOB_W22_2;
	pin C2 = IOB_W24_3;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N13_2;
	pin C7 = IOB_N14_1;
	pin C8 = IOB_N17_0;
	pin C9 = IOB_N21_3;
	pin C10 = IOB_N26_2;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N34_0;
	pin C13 = IOB_N35_3;
	pin C14 = GND;
	pin C15 = IOB_E24_2;
	pin C16 = IOB_E22_2;
	pin D1 = IOB_W23_1;
	pin D2 = IOB_W22_3;
	pin D3 = IOB_W23_0;
	pin D4 = GND;
	pin D5 = VCCIO0;
	pin D6 = IOB_N13_0;
	pin D7 = IOB_N15_1;
	pin D8 = IOB_N20_0;
	pin D9 = IOB_N21_1;
	pin D10 = IOB_N26_0;
	pin D11 = IOB_N31_1;
	pin D12 = VCCIO0;
	pin D13 = GND;
	pin D14 = IOB_E24_0;
	pin D15 = IOB_E22_3;
	pin D16 = IOB_E23_0;
	pin E1 = IOB_W20_0;
	pin E2 = IOB_W22_0;
	pin E3 = IOB_W22_1;
	pin E4 = VCCIO5;
	pin E5 = GND;
	pin E6 = IOB_N15_0;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N16_1;
	pin E9 = IOB_N20_1;
	pin E10 = IOB_N26_1;
	pin E11 = IOB_N25_1;
	pin E12 = GND;
	pin E13 = VCCIO1;
	pin E14 = IOB_E23_1;
	pin E15 = IOB_E24_1;
	pin E16 = IOB_E21_0;
	pin F1 = IOB_W18_1;
	pin F2 = IOB_W20_1;
	pin F3 = IOB_W18_0;
	pin F4 = IOB_W20_2;
	pin F5 = IOB_W17_2;
	pin F6 = GND;
	pin F7 = IOB_N16_0;
	pin F8 = IOB_N21_0;
	pin F9 = IOB_N25_0;
	pin F10 = IOB_N31_0;
	pin F11 = GND;
	pin F12 = IOB_E19_2;
	pin F13 = IOB_E20_2;
	pin F14 = IOB_E19_0;
	pin F15 = IOB_E21_1;
	pin F16 = IOB_E19_1;
	pin G1 = IOB_W16_0;
	pin G2 = IOB_W17_0;
	pin G3 = IOB_W17_1;
	pin G4 = IOB_W19_3;
	pin G5 = IOB_W19_2;
	pin G6 = IOB_W20_3;
	pin G7 = VCCINT;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCINT;
	pin G11 = IOB_E16_2;
	pin G12 = IOB_E20_3;
	pin G13 = IOB_E19_3;
	pin G14 = IOB_E17_1;
	pin G15 = IOB_E17_0;
	pin G16 = IOB_E15_0;
	pin H1 = IOB_W15_1;
	pin H2 = IOB_W16_1;
	pin H3 = IOB_W15_0;
	pin H4 = IOB_W16_2;
	pin H5 = IOB_W11_2;
	pin H6 = IOB_W17_3;
	pin H7 = VCCIO4;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E10_2;
	pin H12 = IOB_E16_3;
	pin H13 = IOB_E15_2;
	pin H14 = IOB_E14_0;
	pin H15 = IOB_E15_1;
	pin H16 = IOB_E14_1;
	pin J1 = IOB_W14_0;
	pin J2 = IOB_W11_0;
	pin J3 = IOB_W14_1;
	pin J4 = IOB_W11_3;
	pin J5 = IOB_W10_2;
	pin J6 = IOB_W16_3;
	pin J7 = VCCIO4;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCIO1;
	pin J11 = IOB_E9_2;
	pin J12 = IOB_E15_3;
	pin J13 = IOB_E10_3;
	pin J14 = IOB_E11_1;
	pin J15 = IOB_E10_0;
	pin J16 = IOB_E11_0;
	pin K1 = IOB_W11_1;
	pin K2 = IOB_W9_1;
	pin K3 = IOB_W9_0;
	pin K4 = IOB_W7_2;
	pin K5 = IOB_W5_2;
	pin K6 = IOB_W10_3;
	pin K7 = VCCINT;
	pin K8 = VCCIO2;
	pin K9 = VCCIO2;
	pin K10 = VCCINT;
	pin K11 = IOB_E5_2;
	pin K12 = IOB_E7_3;
	pin K13 = IOB_E7_2;
	pin K14 = IOB_E9_0;
	pin K15 = IOB_E9_1;
	pin K16 = IOB_E10_1;
	pin L1 = IOB_W7_0;
	pin L2 = IOB_W4_0;
	pin L3 = IOB_W7_1;
	pin L4 = IOB_W5_3;
	pin L5 = IOB_W7_3;
	pin L6 = GND;
	pin L7 = IOB_S9_1;
	pin L8 = IOB_S14_1;
	pin L9 = IOB_S17_3;
	pin L10 = IOB_S25_3;
	pin L11 = GND;
	pin L12 = IOB_E9_3;
	pin L13 = IOB_E5_3;
	pin L14 = IOB_E8_1;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E8_0;
	pin M1 = IOB_W4_1;
	pin M2 = IOB_W1_0;
	pin M3 = IOB_W2_0;
	pin M4 = VCCIO3;
	pin M5 = GND;
	pin M6 = IOB_S14_0;
	pin M7 = IOB_S12_2;
	pin M8 = IOB_S20_0;
	pin M9 = IOB_S25_2;
	pin M10 = IOB_S30_2;
	pin M11 = IOB_S27_1;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M14 = IOB_E3_0;
	pin M15 = IOB_E3_1;
	pin M16 = IOB_E5_1;
	pin N1 = IOB_W2_1;
	pin N2 = IOB_W3_2;
	pin N3 = IOB_W1_1;
	pin N4 = GND;
	pin N5 = VCCIO2;
	pin N6 = IOB_S9_0;
	pin N7 = IOB_S12_3;
	pin N8 = IOB_S17_2;
	pin N9 = IOB_S20_1;
	pin N10 = IOB_S27_0;
	pin N11 = IOB_S30_3;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N14 = IOB_E2_1;
	pin N15 = IOB_E3_2;
	pin N16 = IOB_E2_0;
	pin P1 = IOB_W3_3;
	pin P2 = IOB_W1_3;
	pin P3 = GND;
	pin P4 = IOB_S3_0;
	pin P5 = IOB_S5_1;
	pin P6 = IOB_S11_0;
	pin P7 = IOB_S12_1;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S22_1;
	pin P10 = IOB_S28_0;
	pin P11 = IOB_S30_1;
	pin P12 = IOB_S36_0;
	pin P13 = IOB_S37_1;
	pin P14 = GND;
	pin P15 = IOB_E1_2;
	pin P16 = IOB_E3_3;
	pin R1 = IOB_W1_2;
	pin R2 = GND;
	pin R3 = IOB_S3_3;
	pin R4 = IOB_S6_1;
	pin R5 = IOB_S5_0;
	pin R6 = IOB_S8_1;
	pin R7 = IOB_S12_0;
	pin R8 = IOB_S15_1;
	pin R9 = IOB_S25_0;
	pin R10 = IOB_S28_1;
	pin R11 = IOB_S34_0;
	pin R12 = IOB_S37_0;
	pin R13 = IOB_S33_0;
	pin R14 = IOB_S37_3;
	pin R15 = GND;
	pin R16 = IOB_E1_3;
	pin T1 = VCCINT;
	pin T2 = IOB_S3_2;
	pin T3 = IOB_S6_0;
	pin T4 = IOB_S3_1;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S11_1;
	pin T7 = IOB_S15_0;
	pin T8 = IOB_S17_1;
	pin T9 = IOB_S22_0;
	pin T10 = IOB_S25_1;
	pin T11 = IOB_S30_0;
	pin T12 = IOB_S34_1;
	pin T13 = IOB_S36_1;
	pin T14 = IOB_S33_1;
	pin T15 = IOB_S37_2;
	pin T16 = VCCINT;
}

// LCMXO2-7000HC-CABGA332 LCMXO2-7000HE-CABGA332 LCMXO2-7000ZE-CABGA332
bond BOND32 {
	kind single;
	pin A1 = GND;
	pin A2 = NC;
	pin A3 = IOB_N8_2;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N14_0;
	pin A8 = IOB_N16_2;
	pin A9 = IOB_N17_1;
	pin A10 = GND;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N21_3;
	pin A13 = IOB_N25_2;
	pin A14 = IOB_N26_3;
	pin A15 = IOB_N32_0;
	pin A16 = IOB_N33_3;
	pin A17 = IOB_N35_2;
	pin A18 = IOB_N35_0;
	pin A19 = IOB_N34_2;
	pin A20 = GND;
	pin B1 = IOB_W23_3;
	pin B2 = IOB_N9_3;
	pin B3 = IOB_N8_3;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N10_0;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N13_3;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N20_1;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N24_0;
	pin B13 = IOB_N25_3;
	pin B14 = IOB_N27_0;
	pin B15 = IOB_N32_1;
	pin B16 = IOB_N34_0;
	pin B17 = IOB_N35_3;
	pin B18 = IOB_N34_3;
	pin B19 = IOB_E23_3;
	pin B20 = IOB_E23_2;
	pin C1 = IOB_W24_3;
	pin C2 = IOB_W23_2;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N13_2;
	pin C8 = IOB_N15_1;
	pin C9 = IOB_N16_3;
	pin C10 = IOB_N20_0;
	pin C11 = IOB_N21_2;
	pin C12 = IOB_N24_1;
	pin C13 = IOB_N26_2;
	pin C14 = IOB_N27_1;
	pin C15 = IOB_N33_2;
	pin C16 = IOB_N34_1;
	pin C17 = IOB_N35_1;
	pin C18 = GND;
	pin C19 = IOB_E24_3;
	pin C20 = IOB_E24_2;
	pin D1 = IOB_W24_1;
	pin D2 = IOB_W24_0;
	pin D3 = IOB_W24_2;
	pin D4 = IOB_W22_3;
	pin D5 = IOB_N10_3;
	pin D6 = IOB_N11_1;
	pin D7 = IOB_N13_1;
	pin D8 = IOB_N16_0;
	pin D9 = IOB_N17_2;
	pin D10 = IOB_N20_2;
	pin D11 = IOB_N20_3;
	pin D12 = IOB_N25_0;
	pin D13 = IOB_N25_1;
	pin D14 = IOB_N26_1;
	pin D15 = IOB_N31_1;
	pin D16 = IOB_N33_1;
	pin D17 = IOB_N33_0;
	pin D18 = IOB_E24_0;
	pin D19 = IOB_E24_1;
	pin D20 = IOB_E23_0;
	pin E1 = IOB_W22_0;
	pin E2 = IOB_W23_1;
	pin E3 = IOB_W23_0;
	pin E4 = IOB_W22_2;
	pin E6 = IOB_N10_2;
	pin E7 = IOB_N11_0;
	pin E8 = IOB_N15_0;
	pin E9 = IOB_N16_1;
	pin E10 = IOB_N17_3;
	pin E11 = GND;
	pin E12 = IOB_N26_0;
	pin E13 = IOB_N31_0;
	pin E14 = IOB_N32_2;
	pin E15 = IOB_N32_3;
	pin E17 = IOB_E22_2;
	pin E18 = IOB_E23_1;
	pin E19 = IOB_E22_0;
	pin E20 = IOB_E22_1;
	pin F1 = IOB_W21_1;
	pin F2 = IOB_W21_0;
	pin F3 = IOB_W22_1;
	pin F4 = IOB_W20_2;
	pin F5 = IOB_W21_2;
	pin F16 = IOB_E22_3;
	pin F17 = IOB_E20_2;
	pin F18 = IOB_E21_0;
	pin F19 = IOB_E21_1;
	pin F20 = IOB_E19_0;
	pin G1 = IOB_W19_0;
	pin G2 = IOB_W20_1;
	pin G3 = IOB_W20_0;
	pin G4 = IOB_W19_2;
	pin G5 = IOB_W21_3;
	pin G16 = IOB_E20_3;
	pin G17 = IOB_E19_2;
	pin G18 = IOB_E19_1;
	pin G19 = IOB_E18_0;
	pin G20 = IOB_E18_1;
	pin H1 = IOB_W18_1;
	pin H2 = IOB_W18_0;
	pin H3 = IOB_W19_1;
	pin H4 = IOB_W17_2;
	pin H5 = IOB_W20_3;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO0;
	pin H13 = GND;
	pin H16 = IOB_E19_3;
	pin H17 = IOB_E18_2;
	pin H18 = IOB_E17_0;
	pin H19 = IOB_E17_1;
	pin H20 = IOB_E15_0;
	pin J1 = IOB_W16_0;
	pin J2 = IOB_W17_1;
	pin J3 = IOB_W17_0;
	pin J4 = IOB_W17_3;
	pin J5 = IOB_W19_3;
	pin J8 = VCCIO5;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = GND;
	pin J13 = VCCIO1;
	pin J16 = IOB_E18_3;
	pin J17 = IOB_E16_2;
	pin J18 = IOB_E15_1;
	pin J19 = IOB_E14_0;
	pin J20 = IOB_E14_1;
	pin K1 = IOB_W16_3;
	pin K2 = IOB_W16_2;
	pin K3 = IOB_W16_1;
	pin K4 = IOB_W15_0;
	pin K5 = VCCIO4;
	pin K8 = VCCIO5;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K16 = IOB_E16_3;
	pin K17 = IOB_E11_0;
	pin K18 = IOB_E15_2;
	pin K19 = IOB_E15_3;
	pin K20 = GND;
	pin L1 = IOB_W10_2;
	pin L2 = IOB_W11_2;
	pin L3 = IOB_W11_3;
	pin L4 = IOB_W15_1;
	pin L5 = GND;
	pin L8 = VCCIO3;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCIO1;
	pin L16 = GND;
	pin L17 = IOB_E11_1;
	pin L18 = IOB_E10_0;
	pin L19 = IOB_E10_3;
	pin L20 = IOB_E10_2;
	pin M1 = IOB_W14_0;
	pin M2 = IOB_W14_1;
	pin M3 = IOB_W11_0;
	pin M4 = IOB_W10_3;
	pin M5 = IOB_W8_2;
	pin M8 = VCCIO3;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M16 = IOB_E7_2;
	pin M17 = IOB_E9_2;
	pin M18 = IOB_E9_1;
	pin M19 = IOB_E9_0;
	pin M20 = IOB_E10_1;
	pin N1 = IOB_W11_1;
	pin N2 = IOB_W9_0;
	pin N3 = IOB_W9_1;
	pin N4 = IOB_W8_3;
	pin N5 = IOB_W7_2;
	pin N8 = GND;
	pin N9 = VCCIO2;
	pin N10 = VCCIO2;
	pin N11 = VCCIO2;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N16 = IOB_E5_2;
	pin N17 = IOB_E9_3;
	pin N18 = IOB_E7_0;
	pin N19 = IOB_E8_1;
	pin N20 = IOB_E8_0;
	pin P1 = IOB_W8_0;
	pin P2 = IOB_W8_1;
	pin P3 = IOB_W7_0;
	pin P4 = IOB_W7_3;
	pin P5 = IOB_W5_2;
	pin P16 = IOB_E4_2;
	pin P17 = IOB_E7_3;
	pin P18 = IOB_E5_1;
	pin P19 = IOB_E5_0;
	pin P20 = IOB_E7_1;
	pin R1 = IOB_W7_1;
	pin R2 = IOB_W4_0;
	pin R3 = IOB_W4_1;
	pin R4 = IOB_W5_3;
	pin R5 = IOB_W3_2;
	pin R16 = IOB_E4_3;
	pin R17 = IOB_E5_3;
	pin R18 = IOB_E3_0;
	pin R19 = IOB_E4_1;
	pin R20 = IOB_E4_0;
	pin T1 = IOB_W3_0;
	pin T2 = IOB_W3_1;
	pin T3 = IOB_W2_0;
	pin T4 = IOB_W3_3;
	pin T6 = IOB_S6_0;
	pin T7 = IOB_S8_3;
	pin T8 = IOB_S9_1;
	pin T9 = IOB_S12_3;
	pin T10 = GND;
	pin T11 = IOB_S22_2;
	pin T12 = IOB_S25_2;
	pin T13 = IOB_S27_1;
	pin T14 = IOB_S33_1;
	pin T15 = IOB_S34_3;
	pin T17 = IOB_E3_3;
	pin T18 = IOB_E2_1;
	pin T19 = IOB_E2_0;
	pin T20 = IOB_E3_1;
	pin U1 = IOB_W2_1;
	pin U2 = IOB_W1_0;
	pin U3 = IOB_W1_1;
	pin U4 = IOB_S8_2;
	pin U5 = IOB_S6_1;
	pin U6 = IOB_S9_0;
	pin U7 = IOB_S12_2;
	pin U8 = IOB_S14_0;
	pin U9 = IOB_S14_1;
	pin U10 = IOB_S20_2;
	pin U11 = IOB_S20_3;
	pin U12 = IOB_S22_3;
	pin U13 = IOB_S25_3;
	pin U14 = IOB_S30_2;
	pin U15 = IOB_S33_0;
	pin U16 = IOB_S34_2;
	pin U17 = IOB_E3_2;
	pin U18 = IOB_E1_3;
	pin U19 = IOB_E1_1;
	pin U20 = IOB_E1_0;
	pin V1 = IOB_W1_3;
	pin V2 = IOB_W1_2;
	pin V3 = GND;
	pin V4 = IOB_S3_2;
	pin V5 = IOB_S5_0;
	pin V6 = IOB_S6_3;
	pin V7 = IOB_S11_0;
	pin V8 = IOB_S12_1;
	pin V9 = IOB_S15_0;
	pin V10 = IOB_S17_1;
	pin V11 = IOB_S20_1;
	pin V12 = IOB_S25_0;
	pin V13 = IOB_S27_0;
	pin V14 = IOB_S30_1;
	pin V15 = IOB_S30_3;
	pin V16 = IOB_S36_0;
	pin V17 = IOB_S37_1;
	pin V18 = GND;
	pin V19 = IOB_E2_3;
	pin V20 = IOB_E1_2;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = IOB_S5_2;
	pin W4 = IOB_S3_0;
	pin W5 = IOB_S5_1;
	pin W6 = IOB_S8_0;
	pin W7 = IOB_S11_1;
	pin W8 = IOB_S14_2;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S17_2;
	pin W11 = IOB_S20_0;
	pin W12 = IOB_S22_1;
	pin W13 = IOB_S28_0;
	pin W14 = IOB_S30_0;
	pin W15 = IOB_S31_1;
	pin W16 = IOB_S34_1;
	pin W17 = IOB_S37_0;
	pin W18 = IOB_S37_2;
	pin W19 = IOB_S36_2;
	pin W20 = IOB_E2_2;
	pin Y1 = GND;
	pin Y2 = IOB_S5_3;
	pin Y3 = IOB_S3_3;
	pin Y4 = IOB_S3_1;
	pin Y5 = IOB_S6_2;
	pin Y6 = IOB_S8_1;
	pin Y7 = IOB_S12_0;
	pin Y8 = IOB_S14_3;
	pin Y9 = IOB_S17_0;
	pin Y10 = IOB_S17_3;
	pin Y11 = GND;
	pin Y12 = IOB_S22_0;
	pin Y13 = IOB_S25_1;
	pin Y14 = IOB_S28_1;
	pin Y15 = IOB_S31_0;
	pin Y16 = IOB_S34_0;
	pin Y17 = IOB_S36_1;
	pin Y18 = IOB_S37_3;
	pin Y19 = IOB_S36_3;
	pin Y20 = GND;
}

// LCMXO2-7000HC-FPBGA484 LCMXO2-7000HE-FPBGA484 LCMXO2-7000ZE-FPBGA484
bond BOND33 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N10_0;
	pin A3 = IOB_N10_1;
	pin A4 = NC;
	pin A5 = IOB_N12_0;
	pin A6 = IOB_N13_2;
	pin A7 = IOB_N14_1;
	pin A8 = IOB_N16_2;
	pin A9 = GND;
	pin A10 = IOB_N20_3;
	pin A11 = IOB_N20_1;
	pin A12 = IOB_N21_0;
	pin A13 = IOB_N21_2;
	pin A14 = GND;
	pin A15 = NC;
	pin A16 = IOB_N26_2;
	pin A17 = IOB_N27_1;
	pin A18 = IOB_N31_3;
	pin A19 = NC;
	pin A20 = IOB_N33_2;
	pin A21 = IOB_N33_3;
	pin A22 = GND;
	pin B1 = IOB_W22_0;
	pin B2 = GND;
	pin B3 = IOB_N8_1;
	pin B4 = IOB_N11_2;
	pin B5 = NC;
	pin B6 = VCCIO0;
	pin B7 = IOB_N14_0;
	pin B8 = IOB_N15_3;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N20_2;
	pin B11 = IOB_N20_0;
	pin B12 = IOB_N21_1;
	pin B13 = IOB_N21_3;
	pin B14 = IOB_N24_1;
	pin B15 = IOB_N25_2;
	pin B16 = IOB_N26_3;
	pin B17 = VCCIO0;
	pin B18 = NC;
	pin B19 = IOB_N32_1;
	pin B20 = IOB_N35_2;
	pin B21 = GND;
	pin B22 = IOB_E22_0;
	pin C1 = IOB_W22_1;
	pin C2 = IOB_W24_1;
	pin C3 = IOB_W24_0;
	pin C4 = IOB_N9_1;
	pin C5 = IOB_N11_3;
	pin C6 = IOB_N12_1;
	pin C7 = IOB_N13_3;
	pin C8 = IOB_N15_2;
	pin C9 = IOB_N16_3;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N15_1;
	pin C12 = NC;
	pin C13 = IOB_N24_0;
	pin C14 = NC;
	pin C15 = IOB_N25_3;
	pin C16 = IOB_N27_0;
	pin C17 = IOB_N31_2;
	pin C18 = IOB_N32_0;
	pin C19 = IOB_N34_0;
	pin C20 = IOB_N35_3;
	pin C21 = IOB_E24_1;
	pin C22 = IOB_E22_1;
	pin D1 = IOB_W21_1;
	pin D2 = NC;
	pin D3 = IOB_W23_1;
	pin D4 = IOB_N8_0;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N11_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_1;
	pin D10 = VCCIO0;
	pin D11 = IOB_N16_1;
	pin D12 = IOB_N25_0;
	pin D13 = VCCIO0;
	pin D14 = IOB_N27_2;
	pin D15 = IOB_N31_0;
	pin D16 = IOB_N32_2;
	pin D17 = IOB_N32_3;
	pin D18 = IOB_N34_1;
	pin D19 = IOB_E24_0;
	pin D20 = IOB_E23_1;
	pin D21 = IOB_E21_0;
	pin D22 = IOB_E20_1;
	pin E1 = IOB_W20_0;
	pin E2 = IOB_W21_0;
	pin E3 = NC;
	pin E4 = IOB_W23_0;
	pin E5 = GND;
	pin E6 = IOB_N8_3;
	pin E7 = IOB_N10_3;
	pin E8 = IOB_N12_2;
	pin E9 = IOB_N13_0;
	pin E10 = IOB_N15_0;
	pin E11 = IOB_N16_0;
	pin E12 = IOB_N25_1;
	pin E13 = NC;
	pin E14 = IOB_N27_3;
	pin E15 = IOB_N31_1;
	pin E16 = IOB_N33_0;
	pin E17 = IOB_N35_0;
	pin E18 = GND;
	pin E19 = IOB_E23_0;
	pin E20 = IOB_E21_1;
	pin E21 = IOB_E20_0;
	pin E22 = IOB_E19_0;
	pin F1 = IOB_W19_0;
	pin F2 = VCCIO5;
	pin F3 = IOB_W20_1;
	pin F4 = IOB_W21_2;
	pin F5 = IOB_W24_3;
	pin F6 = IOB_W24_2;
	pin F7 = NC;
	pin F8 = IOB_N10_2;
	pin F9 = NC;
	pin F10 = IOB_N14_2;
	pin F11 = IOB_N17_2;
	pin F12 = IOB_N24_3;
	pin F13 = IOB_N26_1;
	pin F14 = NC;
	pin F15 = IOB_N33_1;
	pin F16 = IOB_N34_3;
	pin F17 = IOB_N35_1;
	pin F18 = IOB_E24_3;
	pin F19 = IOB_E21_2;
	pin F20 = IOB_E19_1;
	pin F21 = VCCIO1;
	pin F22 = NC;
	pin G1 = IOB_W18_1;
	pin G2 = IOB_W18_0;
	pin G3 = IOB_W19_1;
	pin G4 = IOB_W21_3;
	pin G5 = IOB_W22_3;
	pin G6 = IOB_W23_2;
	pin G7 = IOB_N8_2;
	pin G8 = IOB_N9_3;
	pin G9 = NC;
	pin G10 = IOB_N14_3;
	pin G11 = IOB_N17_3;
	pin G12 = IOB_N24_2;
	pin G13 = IOB_N26_0;
	pin G14 = NC;
	pin G15 = IOB_N34_2;
	pin G16 = IOB_E24_2;
	pin G17 = IOB_E23_2;
	pin G18 = IOB_E22_3;
	pin G19 = IOB_E21_3;
	pin G20 = NC;
	pin G21 = IOB_E18_0;
	pin G22 = IOB_E18_1;
	pin H1 = IOB_W16_0;
	pin H2 = IOB_W17_1;
	pin H3 = IOB_W17_0;
	pin H4 = IOB_W20_3;
	pin H5 = IOB_W20_2;
	pin H6 = IOB_W22_2;
	pin H7 = IOB_W23_3;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCIO0;
	pin H15 = GND;
	pin H16 = IOB_E23_3;
	pin H17 = IOB_E22_2;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = IOB_E17_0;
	pin H21 = IOB_E17_1;
	pin H22 = NC;
	pin J1 = GND;
	pin J2 = IOB_W15_0;
	pin J3 = IOB_W16_1;
	pin J4 = IOB_W19_3;
	pin J5 = IOB_W19_2;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = VCCIO5;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCIO1;
	pin J16 = IOB_E20_3;
	pin J17 = IOB_E20_2;
	pin J18 = IOB_E19_2;
	pin J19 = IOB_E19_3;
	pin J20 = NC;
	pin J21 = IOB_E16_0;
	pin J22 = GND;
	pin K1 = IOB_W14_1;
	pin K2 = IOB_W14_0;
	pin K3 = IOB_W15_1;
	pin K4 = VCCIO4;
	pin K5 = IOB_W17_2;
	pin K6 = IOB_W18_2;
	pin K7 = IOB_W18_3;
	pin K8 = VCCIO5;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCIO1;
	pin K16 = IOB_E18_3;
	pin K17 = IOB_E18_2;
	pin K18 = IOB_E17_2;
	pin K19 = VCCIO1;
	pin K20 = IOB_E16_1;
	pin K21 = IOB_E15_0;
	pin K22 = IOB_E15_1;
	pin L1 = IOB_W14_3;
	pin L2 = IOB_W14_2;
	pin L3 = IOB_W17_3;
	pin L4 = IOB_W16_3;
	pin L5 = IOB_W16_2;
	pin L6 = IOB_W15_2;
	pin L7 = IOB_W15_3;
	pin L8 = VCCIO4;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCIO1;
	pin L16 = IOB_E16_3;
	pin L17 = IOB_E16_2;
	pin L18 = NC;
	pin L19 = NC;
	pin L20 = IOB_E17_3;
	pin L21 = IOB_E15_2;
	pin L22 = IOB_E15_3;
	pin M1 = IOB_W11_2;
	pin M2 = IOB_W11_3;
	pin M3 = IOB_W8_2;
	pin M4 = IOB_W9_2;
	pin M5 = IOB_W9_3;
	pin M6 = IOB_W10_3;
	pin M7 = IOB_W10_2;
	pin M8 = VCCIO4;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCIO1;
	pin M16 = IOB_E11_2;
	pin M17 = IOB_E11_3;
	pin M18 = IOB_E10_3;
	pin M19 = IOB_E10_2;
	pin M20 = IOB_E9_2;
	pin M21 = IOB_E14_3;
	pin M22 = IOB_E14_2;
	pin N1 = IOB_W11_0;
	pin N2 = IOB_W11_1;
	pin N3 = IOB_W10_0;
	pin N4 = VCCIO4;
	pin N5 = IOB_W8_3;
	pin N6 = IOB_W7_3;
	pin N7 = IOB_W7_2;
	pin N8 = VCCIO3;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCIO1;
	pin N16 = IOB_E8_2;
	pin N17 = IOB_E8_3;
	pin N18 = IOB_E9_3;
	pin N19 = VCCIO1;
	pin N20 = IOB_E11_0;
	pin N21 = IOB_E14_1;
	pin N22 = IOB_E14_0;
	pin P1 = GND;
	pin P2 = IOB_W10_1;
	pin P3 = IOB_W9_0;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = IOB_W5_3;
	pin P7 = IOB_W5_2;
	pin P8 = VCCIO3;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCIO1;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = IOB_E7_3;
	pin P19 = IOB_E7_2;
	pin P20 = IOB_E10_0;
	pin P21 = IOB_E11_1;
	pin P22 = GND;
	pin R1 = IOB_W9_1;
	pin R2 = IOB_W8_0;
	pin R3 = IOB_W8_1;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = IOB_W3_3;
	pin R7 = IOB_W2_2;
	pin R8 = GND;
	pin R9 = VCCIO2;
	pin R10 = VCCIO2;
	pin R11 = VCCIO2;
	pin R12 = VCCIO2;
	pin R13 = VCCIO2;
	pin R14 = VCCIO2;
	pin R15 = GND;
	pin R16 = IOB_E2_2;
	pin R17 = IOB_E3_3;
	pin R18 = IOB_E5_3;
	pin R19 = IOB_E5_2;
	pin R20 = IOB_E9_1;
	pin R21 = IOB_E9_0;
	pin R22 = IOB_E10_1;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = IOB_W4_2;
	pin T5 = IOB_W3_2;
	pin T6 = IOB_W2_3;
	pin T7 = IOB_W1_3;
	pin T8 = IOB_S5_3;
	pin T9 = NC;
	pin T10 = IOB_S12_3;
	pin T11 = IOB_S15_3;
	pin T12 = IOB_S22_2;
	pin T13 = IOB_S28_2;
	pin T14 = NC;
	pin T15 = IOB_S36_2;
	pin T16 = IOB_S37_3;
	pin T17 = IOB_E2_3;
	pin T18 = IOB_E3_2;
	pin T19 = IOB_E4_2;
	pin T20 = IOB_E7_0;
	pin T21 = IOB_E8_1;
	pin T22 = IOB_E8_0;
	pin U1 = NC;
	pin U2 = VCCIO3;
	pin U3 = IOB_W7_0;
	pin U4 = IOB_W4_3;
	pin U5 = IOB_W1_2;
	pin U6 = IOB_S3_2;
	pin U7 = IOB_S5_2;
	pin U8 = IOB_S6_0;
	pin U9 = NC;
	pin U10 = IOB_S12_2;
	pin U11 = IOB_S15_2;
	pin U12 = IOB_S22_3;
	pin U13 = IOB_S28_3;
	pin U14 = NC;
	pin U15 = IOB_S34_3;
	pin U16 = IOB_S36_3;
	pin U17 = IOB_E1_3;
	pin U18 = IOB_E1_2;
	pin U19 = IOB_E4_3;
	pin U20 = IOB_E5_0;
	pin U21 = VCCIO1;
	pin U22 = IOB_E7_1;
	pin V1 = IOB_W7_1;
	pin V2 = IOB_W5_1;
	pin V3 = IOB_W4_0;
	pin V4 = IOB_W2_1;
	pin V5 = GND;
	pin V6 = IOB_S3_3;
	pin V7 = IOB_S6_1;
	pin V8 = IOB_S9_0;
	pin V9 = IOB_S11_2;
	pin V10 = NC;
	pin V11 = IOB_S14_0;
	pin V12 = IOB_S25_3;
	pin V13 = IOB_S27_1;
	pin V14 = IOB_S30_3;
	pin V15 = IOB_S31_3;
	pin V16 = IOB_S34_2;
	pin V17 = IOB_S37_2;
	pin V18 = GND;
	pin V19 = IOB_E2_1;
	pin V20 = NC;
	pin V21 = IOB_E4_1;
	pin V22 = IOB_E5_1;
	pin W1 = IOB_W5_0;
	pin W2 = IOB_W4_1;
	pin W3 = IOB_W2_0;
	pin W4 = IOB_W1_1;
	pin W5 = IOB_S5_0;
	pin W6 = IOB_S8_2;
	pin W7 = IOB_S8_3;
	pin W8 = IOB_S9_1;
	pin W9 = IOB_S11_3;
	pin W10 = VCCIO2;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S25_2;
	pin W13 = VCCIO2;
	pin W14 = IOB_S30_2;
	pin W15 = IOB_S31_2;
	pin W16 = IOB_S33_0;
	pin W17 = IOB_S33_1;
	pin W18 = IOB_S36_1;
	pin W19 = IOB_S37_1;
	pin W20 = IOB_E2_0;
	pin W21 = NC;
	pin W22 = IOB_E4_0;
	pin Y1 = IOB_W3_0;
	pin Y2 = IOB_W1_0;
	pin Y3 = IOB_S3_0;
	pin Y4 = IOB_S5_1;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S9_3;
	pin Y7 = IOB_S11_1;
	pin Y8 = IOB_S14_2;
	pin Y9 = NC;
	pin Y10 = IOB_S15_1;
	pin Y11 = NC;
	pin Y12 = IOB_S27_0;
	pin Y13 = IOB_S22_0;
	pin Y14 = IOB_S25_0;
	pin Y15 = IOB_S27_3;
	pin Y16 = IOB_S30_0;
	pin Y17 = IOB_S31_0;
	pin Y18 = IOB_S33_2;
	pin Y19 = IOB_S36_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E1_0;
	pin Y22 = IOB_E3_0;
	pin AA1 = IOB_W3_1;
	pin AA2 = GND;
	pin AA3 = IOB_S3_1;
	pin AA4 = IOB_S8_0;
	pin AA5 = NC;
	pin AA6 = VCCIO2;
	pin AA7 = IOB_S12_0;
	pin AA8 = IOB_S14_3;
	pin AA9 = IOB_S15_0;
	pin AA10 = IOB_S17_0;
	pin AA11 = IOB_S17_2;
	pin AA12 = IOB_S20_1;
	pin AA13 = IOB_S20_3;
	pin AA14 = IOB_S22_1;
	pin AA15 = IOB_S27_2;
	pin AA16 = IOB_S28_1;
	pin AA17 = VCCIO2;
	pin AA18 = NC;
	pin AA19 = IOB_S33_3;
	pin AA20 = IOB_S37_0;
	pin AA21 = GND;
	pin AA22 = IOB_E3_1;
	pin AB1 = GND;
	pin AB2 = IOB_S6_2;
	pin AB3 = IOB_S6_3;
	pin AB4 = NC;
	pin AB5 = IOB_S9_2;
	pin AB6 = IOB_S11_0;
	pin AB7 = IOB_S12_1;
	pin AB8 = NC;
	pin AB9 = GND;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S17_3;
	pin AB12 = IOB_S20_0;
	pin AB13 = IOB_S20_2;
	pin AB14 = GND;
	pin AB15 = IOB_S25_1;
	pin AB16 = IOB_S28_0;
	pin AB17 = IOB_S30_1;
	pin AB18 = IOB_S31_1;
	pin AB19 = NC;
	pin AB20 = IOB_S34_0;
	pin AB21 = IOB_S34_1;
	pin AB22 = GND;
}

// LCMXO2-10000HC-TQFP144 LCMXO2-10000HE-TQFP144 LCMXO2-10000ZE-TQFP144
bond BOND34 {
	kind single;
	pin 1 = IOB_W27_0;
	pin 2 = IOB_W27_1;
	pin 3 = IOB_W26_0;
	pin 4 = IOB_W26_1;
	pin 5 = IOB_W23_0;
	pin 6 = IOB_W23_1;
	pin 7 = VCCIO5;
	pin 8 = GND;
	pin 9 = IOB_W19_0;
	pin 10 = IOB_W19_1;
	pin 11 = IOB_W18_0;
	pin 12 = IOB_W18_1;
	pin 13 = IOB_W17_0;
	pin 14 = IOB_W17_1;
	pin 15 = IOB_W16_0;
	pin 16 = VCCIO4;
	pin 17 = IOB_W16_1;
	pin 18 = GND;
	pin 19 = IOB_W14_0;
	pin 20 = IOB_W14_1;
	pin 21 = IOB_W13_0;
	pin 22 = IOB_W13_1;
	pin 23 = IOB_W11_0;
	pin 24 = IOB_W11_1;
	pin 25 = IOB_W5_0;
	pin 26 = IOB_W5_1;
	pin 27 = IOB_W3_0;
	pin 28 = IOB_W3_1;
	pin 29 = GND;
	pin 30 = VCCIO3;
	pin 31 = IOB_W2_3;
	pin 32 = IOB_W1_0;
	pin 33 = IOB_W1_1;
	pin 34 = IOB_W0_0;
	pin 35 = IOB_W0_1;
	pin 36 = VCCINT;
	pin 37 = VCCIO2;
	pin 38 = IOB_S4_0;
	pin 39 = IOB_S4_1;
	pin 40 = IOB_S6_0;
	pin 41 = IOB_S6_1;
	pin 42 = IOB_S9_0;
	pin 43 = IOB_S9_1;
	pin 44 = IOB_S15_0;
	pin 45 = IOB_S15_1;
	pin 46 = GND;
	pin 47 = IOB_S17_0;
	pin 48 = IOB_S17_1;
	pin 49 = IOB_S21_0;
	pin 50 = IOB_S21_1;
	pin 51 = VCCIO2;
	pin 52 = IOB_S23_0;
	pin 53 = GND;
	pin 54 = IOB_S23_1;
	pin 55 = IOB_S28_0;
	pin 56 = IOB_S28_1;
	pin 57 = IOB_S29_0;
	pin 58 = IOB_S29_1;
	pin 59 = IOB_S32_0;
	pin 60 = IOB_S32_1;
	pin 61 = IOB_S34_0;
	pin 62 = IOB_S34_1;
	pin 63 = IOB_S34_3;
	pin 64 = GND;
	pin 65 = IOB_S42_0;
	pin 66 = VCCIO2;
	pin 67 = IOB_S42_1;
	pin 68 = IOB_S43_0;
	pin 69 = IOB_S43_1;
	pin 70 = IOB_S45_0;
	pin 71 = IOB_S45_1;
	pin 72 = VCCINT;
	pin 73 = IOB_E1_1;
	pin 74 = IOB_E1_0;
	pin 75 = IOB_E2_1;
	pin 76 = IOB_E2_0;
	pin 77 = IOB_E5_1;
	pin 78 = IOB_E5_0;
	pin 79 = VCCIO1;
	pin 80 = GND;
	pin 81 = IOB_E9_1;
	pin 82 = IOB_E9_0;
	pin 83 = IOB_E10_1;
	pin 84 = IOB_E10_0;
	pin 85 = IOB_E11_1;
	pin 86 = IOB_E11_0;
	pin 87 = IOB_E12_1;
	pin 88 = VCCIO1;
	pin 89 = IOB_E12_0;
	pin 90 = GND;
	pin 91 = IOB_E13_1;
	pin 92 = IOB_E13_0;
	pin 93 = IOB_E14_1;
	pin 94 = IOB_E14_0;
	pin 95 = IOB_E18_1;
	pin 96 = IOB_E18_0;
	pin 97 = IOB_E23_1;
	pin 98 = IOB_E23_0;
	pin 99 = IOB_E25_1;
	pin 100 = IOB_E25_0;
	pin 101 = GND;
	pin 102 = VCCIO1;
	pin 103 = IOB_E26_2;
	pin 104 = IOB_E27_1;
	pin 105 = IOB_E27_0;
	pin 106 = IOB_E28_1;
	pin 107 = IOB_E28_0;
	pin 108 = VCCINT;
	pin 109 = IOB_N43_3;
	pin 110 = IOB_N43_2;
	pin 111 = IOB_N42_1;
	pin 112 = IOB_N42_0;
	pin 113 = IOB_N40_1;
	pin 114 = IOB_N40_0;
	pin 115 = IOB_N37_1;
	pin 116 = GND;
	pin 117 = IOB_N37_0;
	pin 118 = VCCIO0;
	pin 119 = IOB_N30_3;
	pin 120 = IOB_N30_2;
	pin 121 = IOB_N27_1;
	pin 122 = IOB_N27_0;
	pin 123 = VCCIO0;
	pin 124 = GND;
	pin 125 = IOB_N26_3;
	pin 126 = IOB_N26_2;
	pin 127 = IOB_N22_1;
	pin 128 = IOB_N22_0;
	pin 129 = NC;
	pin 130 = IOB_N21_3;
	pin 131 = IOB_N21_2;
	pin 132 = IOB_N19_1;
	pin 133 = IOB_N19_0;
	pin 134 = GND;
	pin 135 = VCCIO0;
	pin 136 = IOB_N14_3;
	pin 137 = IOB_N14_2;
	pin 138 = IOB_N10_1;
	pin 139 = IOB_N10_0;
	pin 140 = IOB_N9_1;
	pin 141 = IOB_N9_0;
	pin 142 = IOB_N8_1;
	pin 143 = IOB_N8_0;
	pin 144 = VCCINT;
}

// LCMXO2-10000HC-CABGA256 LCMXO2-10000HC-FTBGA256 LCMXO2-10000HE-CABGA256 LCMXO2-10000HE-FTBGA256 LCMXO2-10000ZE-CABGA256 LCMXO2-10000ZE-FTBGA256 LCMXO3L-9400C-CABGA256 LCMXO3L-9400E-CABGA256 LCMXO3LF-9400C-CABGA256 LCMXO3LF-9400E-CABGA256 LCMXO3LFP-9400HC-CABGA256 LAMXO3D-9400HE-CABGA256 LAMXO3D-9400ZC-CABGA256 LCMXO3D-9400HC-CABGA256 LCMXO3D-9400ZC-CABGA256
bond BOND35 {
	kind single;
	pin A1 = VCCINT;
	pin A2 = NC;
	pin A3 = IOB_N11_0;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_0;
	pin A6 = IOB_N14_3;
	pin A7 = IOB_N21_2;
	pin A8 = IOB_N22_1;
	pin A9 = IOB_N26_2;
	pin A10 = IOB_N27_1;
	pin A11 = IOB_N37_0;
	pin A12 = IOB_N40_1;
	pin A13 = IOB_N43_2;
	pin A14 = IOB_N41_1;
	pin A15 = IOB_N43_1;
	pin A16 = VCCINT;
	pin B1 = IOB_W28_2;
	pin B2 = GND;
	pin B3 = IOB_N8_2;
	pin B4 = IOB_N11_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N19_0;
	pin B8 = IOB_N21_3;
	pin B9 = IOB_N27_0;
	pin B10 = IOB_N30_3;
	pin B11 = IOB_N40_0;
	pin B12 = IOB_N42_1;
	pin B13 = IOB_N41_0;
	pin B14 = IOB_N43_0;
	pin B15 = GND;
	pin B16 = IOB_E28_3;
	pin C1 = IOB_W26_2;
	pin C2 = IOB_W28_3;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N14_2;
	pin C7 = IOB_N19_1;
	pin C8 = IOB_N22_0;
	pin C9 = IOB_N26_3;
	pin C10 = IOB_N30_2;
	pin C11 = IOB_N37_1;
	pin C12 = IOB_N42_0;
	pin C13 = IOB_N43_3;
	pin C14 = GND;
	pin C15 = IOB_E28_2;
	pin C16 = IOB_E26_2;
	pin D1 = IOB_W27_1;
	pin D2 = IOB_W26_3;
	pin D3 = IOB_W27_0;
	pin D4 = GND;
	pin D5 = VCCIO0;
	pin D6 = IOB_N14_0;
	pin D7 = IOB_N20_1;
	pin D8 = IOB_N23_0;
	pin D9 = IOB_N26_1;
	pin D10 = IOB_N30_0;
	pin D11 = IOB_N38_1;
	pin D12 = VCCIO0;
	pin D13 = GND;
	pin D14 = IOB_E28_0;
	pin D15 = IOB_E26_3;
	pin D16 = IOB_E27_0;
	pin E1 = IOB_W23_0;
	pin E2 = IOB_W26_0;
	pin E3 = IOB_W26_1;
	pin E4 = VCCIO5;
	pin E5 = GND;
	pin E6 = IOB_N20_0;
	pin E7 = IOB_N14_1;
	pin E8 = IOB_N21_1;
	pin E9 = IOB_N23_1;
	pin E10 = IOB_N30_1;
	pin E11 = IOB_N28_1;
	pin E12 = GND;
	pin E13 = VCCIO1;
	pin E14 = IOB_E27_1;
	pin E15 = IOB_E28_1;
	pin E16 = IOB_E25_0;
	pin F1 = IOB_W19_1;
	pin F2 = IOB_W23_1;
	pin F3 = IOB_W19_0;
	pin F4 = IOB_W23_2;
	pin F5 = IOB_W18_2;
	pin F6 = GND;
	pin F7 = IOB_N21_0;
	pin F8 = IOB_N26_0;
	pin F9 = IOB_N28_0;
	pin F10 = IOB_N38_0;
	pin F11 = GND;
	pin F12 = IOB_E20_2;
	pin F13 = IOB_E24_2;
	pin F14 = IOB_E23_0;
	pin F15 = IOB_E25_1;
	pin F16 = IOB_E23_1;
	pin G1 = IOB_W17_0;
	pin G2 = IOB_W18_0;
	pin G3 = IOB_W18_1;
	pin G4 = IOB_W20_3;
	pin G5 = IOB_W20_2;
	pin G6 = IOB_W23_3;
	pin G7 = VCCINT;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCINT;
	pin G11 = IOB_E16_2;
	pin G12 = IOB_E24_3;
	pin G13 = IOB_E20_3;
	pin G14 = IOB_E18_1;
	pin G15 = IOB_E18_0;
	pin G16 = IOB_E14_0;
	pin H1 = IOB_W16_1;
	pin H2 = IOB_W17_1;
	pin H3 = IOB_W16_0;
	pin H4 = IOB_W17_2;
	pin H5 = IOB_W13_2;
	pin H6 = IOB_W18_3;
	pin H7 = VCCIO4;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E11_2;
	pin H12 = IOB_E16_3;
	pin H13 = IOB_E14_2;
	pin H14 = IOB_E13_0;
	pin H15 = IOB_E14_1;
	pin H16 = IOB_E13_1;
	pin J1 = IOB_W14_0;
	pin J2 = IOB_W13_0;
	pin J3 = IOB_W14_1;
	pin J4 = IOB_W13_3;
	pin J5 = IOB_W12_2;
	pin J6 = IOB_W17_3;
	pin J7 = VCCIO4;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCIO1;
	pin J11 = IOB_E10_2;
	pin J12 = IOB_E14_3;
	pin J13 = IOB_E11_3;
	pin J14 = IOB_E12_1;
	pin J15 = IOB_E11_0;
	pin J16 = IOB_E12_0;
	pin K1 = IOB_W13_1;
	pin K2 = IOB_W11_1;
	pin K3 = IOB_W11_0;
	pin K4 = IOB_W9_2;
	pin K5 = IOB_W4_2;
	pin K6 = IOB_W12_3;
	pin K7 = VCCINT;
	pin K8 = VCCIO2;
	pin K9 = VCCIO2;
	pin K10 = VCCINT;
	pin K11 = IOB_E5_2;
	pin K12 = IOB_E6_3;
	pin K13 = IOB_E6_2;
	pin K14 = IOB_E10_0;
	pin K15 = IOB_E10_1;
	pin K16 = IOB_E11_1;
	pin L1 = IOB_W5_0;
	pin L2 = IOB_W3_0;
	pin L3 = IOB_W5_1;
	pin L4 = IOB_W4_3;
	pin L5 = IOB_W9_3;
	pin L6 = GND;
	pin L7 = IOB_S12_1;
	pin L8 = IOB_S20_1;
	pin L9 = IOB_S23_3;
	pin L10 = IOB_S29_3;
	pin L11 = GND;
	pin L12 = IOB_E10_3;
	pin L13 = IOB_E5_3;
	pin L14 = IOB_E9_1;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E9_0;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W0_0;
	pin M3 = IOB_W1_0;
	pin M4 = VCCIO3;
	pin M5 = GND;
	pin M6 = IOB_S20_0;
	pin M7 = IOB_S17_2;
	pin M8 = IOB_S26_0;
	pin M9 = IOB_S29_2;
	pin M10 = IOB_S34_2;
	pin M11 = IOB_S31_1;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M14 = IOB_E2_0;
	pin M15 = IOB_E2_1;
	pin M16 = IOB_E5_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W2_2;
	pin N3 = IOB_W0_1;
	pin N4 = GND;
	pin N5 = VCCIO2;
	pin N6 = IOB_S12_0;
	pin N7 = IOB_S17_3;
	pin N8 = IOB_S23_2;
	pin N9 = IOB_S26_1;
	pin N10 = IOB_S31_0;
	pin N11 = IOB_S34_3;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N14 = IOB_E1_1;
	pin N15 = IOB_E2_2;
	pin N16 = IOB_E1_0;
	pin P1 = IOB_W2_3;
	pin P2 = IOB_W0_3;
	pin P3 = GND;
	pin P4 = IOB_S4_0;
	pin P5 = IOB_S6_1;
	pin P6 = IOB_S15_0;
	pin P7 = IOB_S17_1;
	pin P8 = IOB_S23_0;
	pin P9 = IOB_S28_1;
	pin P10 = IOB_S32_0;
	pin P11 = IOB_S34_1;
	pin P12 = IOB_S43_0;
	pin P13 = IOB_S45_1;
	pin P14 = GND;
	pin P15 = IOB_E0_2;
	pin P16 = IOB_E2_3;
	pin R1 = IOB_W0_2;
	pin R2 = GND;
	pin R3 = IOB_S4_3;
	pin R4 = IOB_S7_1;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S9_1;
	pin R7 = IOB_S17_0;
	pin R8 = IOB_S21_1;
	pin R9 = IOB_S29_0;
	pin R10 = IOB_S32_1;
	pin R11 = IOB_S42_0;
	pin R12 = IOB_S45_0;
	pin R13 = IOB_S40_0;
	pin R14 = IOB_S45_3;
	pin R15 = GND;
	pin R16 = IOB_E0_3;
	pin T1 = VCCINT;
	pin T2 = IOB_S4_2;
	pin T3 = IOB_S7_0;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S9_0;
	pin T6 = IOB_S15_1;
	pin T7 = IOB_S21_0;
	pin T8 = IOB_S23_1;
	pin T9 = IOB_S28_0;
	pin T10 = IOB_S29_1;
	pin T11 = IOB_S34_0;
	pin T12 = IOB_S42_1;
	pin T13 = IOB_S43_1;
	pin T14 = IOB_S40_1;
	pin T15 = IOB_S45_2;
	pin T16 = VCCINT;
}

// LCMXO2-10000HC-CABGA332 LCMXO2-10000HE-CABGA332 LCMXO2-10000ZE-CABGA332
bond BOND36 {
	kind single;
	pin A1 = GND;
	pin A2 = NC;
	pin A3 = IOB_N8_2;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N13_1;
	pin A7 = IOB_N19_0;
	pin A8 = IOB_N21_2;
	pin A9 = IOB_N22_1;
	pin A10 = GND;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N26_3;
	pin A13 = IOB_N29_0;
	pin A14 = IOB_N30_3;
	pin A15 = IOB_N40_0;
	pin A16 = IOB_N41_3;
	pin A17 = IOB_N43_2;
	pin A18 = IOB_N43_0;
	pin A19 = IOB_N42_2;
	pin A20 = GND;
	pin B1 = IOB_W27_3;
	pin B2 = IOB_N9_3;
	pin B3 = IOB_N8_3;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N10_0;
	pin B6 = IOB_N13_0;
	pin B7 = IOB_N14_3;
	pin B8 = IOB_N19_1;
	pin B9 = IOB_N22_0;
	pin B10 = IOB_N23_1;
	pin B11 = IOB_N26_1;
	pin B12 = IOB_N27_0;
	pin B13 = IOB_N29_1;
	pin B14 = IOB_N37_0;
	pin B15 = IOB_N40_1;
	pin B16 = IOB_N42_0;
	pin B17 = IOB_N43_3;
	pin B18 = IOB_N42_3;
	pin B19 = IOB_E27_3;
	pin B20 = IOB_E27_2;
	pin C1 = IOB_W28_3;
	pin C2 = IOB_W27_2;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N14_0;
	pin C7 = IOB_N14_2;
	pin C8 = IOB_N20_1;
	pin C9 = IOB_N21_3;
	pin C10 = IOB_N23_0;
	pin C11 = IOB_N26_2;
	pin C12 = IOB_N27_1;
	pin C13 = IOB_N30_2;
	pin C14 = IOB_N37_1;
	pin C15 = IOB_N41_2;
	pin C16 = IOB_N42_1;
	pin C17 = IOB_N43_1;
	pin C18 = GND;
	pin C19 = IOB_E28_3;
	pin C20 = IOB_E28_2;
	pin D1 = IOB_W28_1;
	pin D2 = IOB_W28_0;
	pin D3 = IOB_W28_2;
	pin D4 = IOB_W26_3;
	pin D5 = IOB_N10_3;
	pin D6 = IOB_N11_1;
	pin D7 = IOB_N14_1;
	pin D8 = IOB_N21_0;
	pin D9 = IOB_N22_2;
	pin D10 = IOB_N23_2;
	pin D11 = IOB_N23_3;
	pin D12 = IOB_N28_0;
	pin D13 = IOB_N28_1;
	pin D14 = IOB_N30_1;
	pin D15 = IOB_N38_1;
	pin D16 = IOB_N41_1;
	pin D17 = IOB_N41_0;
	pin D18 = IOB_E28_0;
	pin D19 = IOB_E28_1;
	pin D20 = IOB_E27_0;
	pin E1 = IOB_W26_0;
	pin E2 = IOB_W27_1;
	pin E3 = IOB_W27_0;
	pin E4 = IOB_W26_2;
	pin E6 = IOB_N10_2;
	pin E7 = IOB_N11_0;
	pin E8 = IOB_N20_0;
	pin E9 = IOB_N21_1;
	pin E10 = IOB_N22_3;
	pin E11 = GND;
	pin E12 = IOB_N30_0;
	pin E13 = IOB_N38_0;
	pin E14 = IOB_N40_2;
	pin E15 = IOB_N40_3;
	pin E17 = IOB_E26_2;
	pin E18 = IOB_E27_1;
	pin E19 = IOB_E26_0;
	pin E20 = IOB_E26_1;
	pin F1 = IOB_W24_1;
	pin F2 = IOB_W24_0;
	pin F3 = IOB_W26_1;
	pin F4 = IOB_W23_2;
	pin F5 = IOB_W25_2;
	pin F16 = IOB_E26_3;
	pin F17 = IOB_E24_2;
	pin F18 = IOB_E25_0;
	pin F19 = IOB_E25_1;
	pin F20 = IOB_E23_0;
	pin G1 = IOB_W20_0;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W23_0;
	pin G4 = IOB_W20_2;
	pin G5 = IOB_W25_3;
	pin G16 = IOB_E24_3;
	pin G17 = IOB_E20_2;
	pin G18 = IOB_E23_1;
	pin G19 = IOB_E19_0;
	pin G20 = IOB_E19_1;
	pin H1 = IOB_W19_1;
	pin H2 = IOB_W19_0;
	pin H3 = IOB_W20_1;
	pin H4 = IOB_W18_2;
	pin H5 = IOB_W23_3;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCIO0;
	pin H13 = GND;
	pin H16 = IOB_E20_3;
	pin H17 = IOB_E19_2;
	pin H18 = IOB_E18_0;
	pin H19 = IOB_E18_1;
	pin H20 = IOB_E14_0;
	pin J1 = IOB_W17_0;
	pin J2 = IOB_W18_1;
	pin J3 = IOB_W18_0;
	pin J4 = IOB_W18_3;
	pin J5 = IOB_W20_3;
	pin J8 = VCCIO5;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = GND;
	pin J13 = VCCIO1;
	pin J16 = IOB_E19_3;
	pin J17 = IOB_E16_2;
	pin J18 = IOB_E14_1;
	pin J19 = IOB_E13_0;
	pin J20 = IOB_E13_1;
	pin K1 = IOB_W17_3;
	pin K2 = IOB_W17_2;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W16_0;
	pin K5 = VCCIO4;
	pin K8 = VCCIO5;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K16 = IOB_E16_3;
	pin K17 = IOB_E12_0;
	pin K18 = IOB_E14_2;
	pin K19 = IOB_E14_3;
	pin K20 = GND;
	pin L1 = IOB_W12_2;
	pin L2 = IOB_W13_2;
	pin L3 = IOB_W13_3;
	pin L4 = IOB_W16_1;
	pin L5 = GND;
	pin L8 = VCCIO3;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCIO1;
	pin L16 = GND;
	pin L17 = IOB_E12_1;
	pin L18 = IOB_E11_0;
	pin L19 = IOB_E11_3;
	pin L20 = IOB_E11_2;
	pin M1 = IOB_W14_0;
	pin M2 = IOB_W14_1;
	pin M3 = IOB_W13_0;
	pin M4 = IOB_W12_3;
	pin M5 = IOB_W10_2;
	pin M8 = VCCIO3;
	pin M9 = GND;
	pin M10 = VCCINT;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCIO1;
	pin M16 = IOB_E6_2;
	pin M17 = IOB_E10_2;
	pin M18 = IOB_E10_1;
	pin M19 = IOB_E10_0;
	pin M20 = IOB_E11_1;
	pin N1 = IOB_W13_1;
	pin N2 = IOB_W11_0;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W10_3;
	pin N5 = IOB_W9_2;
	pin N8 = GND;
	pin N9 = VCCIO2;
	pin N10 = VCCIO2;
	pin N11 = VCCIO2;
	pin N12 = VCCIO2;
	pin N13 = GND;
	pin N16 = IOB_E5_2;
	pin N17 = IOB_E10_3;
	pin N18 = IOB_E6_0;
	pin N19 = IOB_E9_1;
	pin N20 = IOB_E9_0;
	pin P1 = IOB_W10_0;
	pin P2 = IOB_W10_1;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W9_3;
	pin P5 = IOB_W4_2;
	pin P16 = IOB_E3_2;
	pin P17 = IOB_E6_3;
	pin P18 = IOB_E5_1;
	pin P19 = IOB_E5_0;
	pin P20 = IOB_E6_1;
	pin R1 = IOB_W5_1;
	pin R2 = IOB_W3_0;
	pin R3 = IOB_W3_1;
	pin R4 = IOB_W4_3;
	pin R5 = IOB_W2_2;
	pin R16 = IOB_E3_3;
	pin R17 = IOB_E5_3;
	pin R18 = IOB_E2_0;
	pin R19 = IOB_E4_1;
	pin R20 = IOB_E4_0;
	pin T1 = IOB_W2_0;
	pin T2 = IOB_W2_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_W2_3;
	pin T6 = IOB_S7_0;
	pin T7 = IOB_S9_3;
	pin T8 = IOB_S12_1;
	pin T9 = IOB_S17_3;
	pin T10 = GND;
	pin T11 = IOB_S28_2;
	pin T12 = IOB_S29_2;
	pin T13 = IOB_S31_1;
	pin T14 = IOB_S40_1;
	pin T15 = IOB_S42_3;
	pin T17 = IOB_E2_3;
	pin T18 = IOB_E1_1;
	pin T19 = IOB_E1_0;
	pin T20 = IOB_E2_1;
	pin U1 = IOB_W1_1;
	pin U2 = IOB_W0_0;
	pin U3 = IOB_W0_1;
	pin U4 = IOB_S9_2;
	pin U5 = IOB_S7_1;
	pin U6 = IOB_S12_0;
	pin U7 = IOB_S17_2;
	pin U8 = IOB_S20_0;
	pin U9 = IOB_S20_1;
	pin U10 = IOB_S26_2;
	pin U11 = IOB_S26_3;
	pin U12 = IOB_S28_3;
	pin U13 = IOB_S29_3;
	pin U14 = IOB_S34_2;
	pin U15 = IOB_S40_0;
	pin U16 = IOB_S42_2;
	pin U17 = IOB_E2_2;
	pin U18 = IOB_E0_3;
	pin U19 = IOB_E0_1;
	pin U20 = IOB_E0_0;
	pin V1 = IOB_W0_3;
	pin V2 = IOB_W0_2;
	pin V3 = GND;
	pin V4 = IOB_S4_2;
	pin V5 = IOB_S6_0;
	pin V6 = IOB_S7_3;
	pin V7 = IOB_S15_0;
	pin V8 = IOB_S17_1;
	pin V9 = IOB_S21_0;
	pin V10 = IOB_S23_1;
	pin V11 = IOB_S26_1;
	pin V12 = IOB_S29_0;
	pin V13 = IOB_S31_0;
	pin V14 = IOB_S34_1;
	pin V15 = IOB_S34_3;
	pin V16 = IOB_S43_0;
	pin V17 = IOB_S45_1;
	pin V18 = GND;
	pin V19 = IOB_E1_3;
	pin V20 = IOB_E0_2;
	pin W1 = IOB_W1_3;
	pin W2 = IOB_W1_2;
	pin W3 = IOB_S6_2;
	pin W4 = IOB_S4_0;
	pin W5 = IOB_S6_1;
	pin W6 = IOB_S9_0;
	pin W7 = IOB_S15_1;
	pin W8 = IOB_S18_0;
	pin W9 = IOB_S21_1;
	pin W10 = IOB_S23_2;
	pin W11 = IOB_S26_0;
	pin W12 = IOB_S28_1;
	pin W13 = IOB_S32_0;
	pin W14 = IOB_S34_0;
	pin W15 = IOB_S37_1;
	pin W16 = IOB_S42_1;
	pin W17 = IOB_S45_0;
	pin W18 = IOB_S45_2;
	pin W19 = IOB_S43_2;
	pin W20 = IOB_E1_2;
	pin Y1 = GND;
	pin Y2 = IOB_S6_3;
	pin Y3 = IOB_S4_3;
	pin Y4 = IOB_S4_1;
	pin Y5 = IOB_S7_2;
	pin Y6 = IOB_S9_1;
	pin Y7 = IOB_S17_0;
	pin Y8 = IOB_S18_1;
	pin Y9 = IOB_S23_0;
	pin Y10 = IOB_S23_3;
	pin Y11 = GND;
	pin Y12 = IOB_S28_0;
	pin Y13 = IOB_S29_1;
	pin Y14 = IOB_S32_1;
	pin Y15 = IOB_S37_0;
	pin Y16 = IOB_S42_0;
	pin Y17 = IOB_S43_1;
	pin Y18 = IOB_S45_3;
	pin Y19 = IOB_S43_3;
	pin Y20 = GND;
}

// LCMXO2-10000HC-CABGA400 LCMXO2-10000HE-CABGA400 LCMXO2-10000ZE-CABGA400 LCMXO3L-9400C-CABGA400 LCMXO3L-9400E-CABGA400 LCMXO3LF-9400C-CABGA400 LCMXO3LF-9400E-CABGA400 LCMXO3LFP-6900HC-CABGA400 LCMXO3LFP-9400HC-CABGA400 LCMXO3D-9400HC-CABGA400 LCMXO3D-9400ZC-CABGA400
bond BOND37 {
	kind single;
	pin A1 = IOB_N8_1;
	pin A2 = IOB_N9_1;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N13_1;
	pin A6 = IOB_N14_1;
	pin A7 = IOB_N19_1;
	pin A8 = IOB_N20_1;
	pin A9 = IOB_N21_1;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N23_1;
	pin A12 = IOB_N26_0;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N28_0;
	pin A15 = IOB_N30_0;
	pin A16 = IOB_N37_0;
	pin A17 = IOB_N38_0;
	pin A18 = IOB_N41_0;
	pin A19 = IOB_N43_3;
	pin A20 = IOB_N43_1;
	pin B1 = IOB_N8_0;
	pin B2 = IOB_N9_0;
	pin B3 = IOB_N10_0;
	pin B4 = IOB_N11_0;
	pin B5 = IOB_N13_0;
	pin B6 = IOB_N14_0;
	pin B7 = IOB_N19_0;
	pin B8 = IOB_N20_0;
	pin B9 = IOB_N21_0;
	pin B10 = IOB_N22_0;
	pin B11 = IOB_N23_0;
	pin B12 = IOB_N26_1;
	pin B13 = IOB_N27_1;
	pin B14 = IOB_N28_1;
	pin B15 = IOB_N30_1;
	pin B16 = IOB_N37_1;
	pin B17 = IOB_N38_1;
	pin B18 = IOB_N41_1;
	pin B19 = IOB_N43_0;
	pin B20 = IOB_E26_0;
	pin C1 = IOB_W27_1;
	pin C2 = IOB_W27_0;
	pin C3 = IOB_W28_1;
	pin C4 = IOB_W28_0;
	pin C5 = GND;
	pin C6 = IOB_N11_2;
	pin C7 = IOB_N14_3;
	pin C8 = IOB_N20_3;
	pin C9 = IOB_N21_2;
	pin C10 = IOB_N23_3;
	pin C11 = IOB_N26_2;
	pin C12 = IOB_N29_1;
	pin C13 = IOB_N30_2;
	pin C14 = IOB_N38_2;
	pin C15 = IOB_N40_0;
	pin C16 = IOB_N40_1;
	pin C17 = IOB_N43_2;
	pin C18 = IOB_E28_1;
	pin C19 = IOB_E27_0;
	pin C20 = IOB_E26_1;
	pin D1 = IOB_W26_1;
	pin D2 = IOB_W26_0;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_N9_3;
	pin D6 = IOB_N10_2;
	pin D7 = IOB_N11_3;
	pin D8 = IOB_N20_2;
	pin D9 = IOB_N21_3;
	pin D10 = IOB_N23_2;
	pin D11 = IOB_N26_3;
	pin D12 = IOB_N29_0;
	pin D13 = IOB_N30_3;
	pin D14 = IOB_N38_3;
	pin D15 = IOB_N41_3;
	pin D16 = IOB_N42_1;
	pin D17 = IOB_E28_0;
	pin D18 = IOB_E27_3;
	pin D19 = IOB_E25_0;
	pin D20 = IOB_E25_2;
	pin E1 = IOB_W23_1;
	pin E2 = IOB_W23_0;
	pin E3 = IOB_W27_3;
	pin E4 = IOB_W27_2;
	pin E5 = GND;
	pin E6 = IOB_N9_2;
	pin E7 = IOB_N10_3;
	pin E8 = IOB_N14_2;
	pin E9 = GND;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = GND;
	pin E13 = GND;
	pin E14 = IOB_N41_2;
	pin E15 = IOB_N42_0;
	pin E16 = GND;
	pin E17 = IOB_E27_1;
	pin E18 = GND;
	pin E19 = IOB_E25_3;
	pin E20 = IOB_E24_3;
	pin F1 = IOB_W23_3;
	pin F2 = IOB_W23_2;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W24_0;
	pin F5 = IOB_W26_2;
	pin F6 = IOB_W28_2;
	pin F7 = IOB_N8_3;
	pin F8 = IOB_N13_3;
	pin F9 = IOB_N19_3;
	pin F10 = IOB_N22_3;
	pin F11 = IOB_N27_3;
	pin F12 = IOB_N37_3;
	pin F13 = IOB_N40_3;
	pin F14 = IOB_N42_3;
	pin F15 = IOB_E28_2;
	pin F16 = IOB_E27_2;
	pin F17 = IOB_E25_1;
	pin F18 = IOB_E24_1;
	pin F19 = IOB_E23_0;
	pin F20 = IOB_E23_1;
	pin G1 = IOB_W19_1;
	pin G2 = IOB_W19_0;
	pin G3 = IOB_W20_1;
	pin G4 = IOB_W20_0;
	pin G5 = IOB_W26_3;
	pin G6 = IOB_W28_3;
	pin G7 = IOB_N8_2;
	pin G8 = IOB_N13_2;
	pin G9 = IOB_N19_2;
	pin G10 = IOB_N22_2;
	pin G11 = IOB_N27_2;
	pin G12 = IOB_N37_2;
	pin G13 = IOB_N40_2;
	pin G14 = IOB_N42_2;
	pin G15 = IOB_E28_3;
	pin G16 = IOB_E24_0;
	pin G17 = IOB_E24_2;
	pin G18 = GND;
	pin G19 = IOB_E19_0;
	pin G20 = IOB_E19_3;
	pin H1 = IOB_W18_1;
	pin H2 = IOB_W18_0;
	pin H3 = IOB_W20_2;
	pin H4 = IOB_W20_3;
	pin H5 = GND;
	pin H6 = IOB_W25_2;
	pin H7 = IOB_W25_3;
	pin H8 = VCCIO0;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = VCCINT;
	pin H13 = VCCINT;
	pin H14 = IOB_E26_2;
	pin H15 = IOB_E26_3;
	pin H16 = IOB_E19_2;
	pin H17 = IOB_E19_1;
	pin H18 = IOB_E18_0;
	pin H19 = IOB_E18_1;
	pin H20 = IOB_E18_3;
	pin J1 = IOB_W17_1;
	pin J2 = IOB_W17_0;
	pin J3 = IOB_W18_3;
	pin J4 = IOB_W18_2;
	pin J5 = IOB_W19_3;
	pin J6 = IOB_W19_2;
	pin J7 = VCCIO5;
	pin J8 = VCCIO5;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCIO0;
	pin J13 = VCCIO1;
	pin J14 = IOB_E20_2;
	pin J15 = IOB_E20_3;
	pin J16 = IOB_E16_1;
	pin J17 = IOB_E18_2;
	pin J18 = IOB_E16_0;
	pin J19 = IOB_E14_0;
	pin J20 = IOB_E14_1;
	pin K1 = IOB_W16_1;
	pin K2 = IOB_W16_0;
	pin K3 = GND;
	pin K4 = IOB_W17_3;
	pin K5 = IOB_W17_2;
	pin K6 = IOB_W16_2;
	pin K7 = IOB_W16_3;
	pin K8 = VCCIO4;
	pin K9 = VCCIO4;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K14 = IOB_E16_2;
	pin K15 = IOB_E16_3;
	pin K16 = IOB_E13_2;
	pin K17 = IOB_E14_2;
	pin K18 = IOB_E14_3;
	pin K19 = IOB_E13_0;
	pin K20 = IOB_E13_1;
	pin L1 = IOB_W14_0;
	pin L2 = IOB_W14_1;
	pin L3 = IOB_W14_2;
	pin L4 = IOB_W14_3;
	pin L5 = IOB_W12_0;
	pin L6 = IOB_W12_2;
	pin L7 = IOB_W12_3;
	pin L8 = GND;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCIO1;
	pin L14 = IOB_E12_2;
	pin L15 = IOB_E12_3;
	pin L16 = IOB_E11_2;
	pin L17 = IOB_E13_3;
	pin L18 = GND;
	pin L19 = IOB_E12_0;
	pin L20 = IOB_E12_1;
	pin M1 = IOB_W13_0;
	pin M2 = IOB_W13_1;
	pin M3 = IOB_W13_2;
	pin M4 = IOB_W13_3;
	pin M5 = IOB_W12_1;
	pin M6 = IOB_W10_2;
	pin M7 = IOB_W10_3;
	pin M8 = VCCIO3;
	pin M9 = VCCIO3;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = VCCIO1;
	pin M14 = IOB_E6_3;
	pin M15 = IOB_E6_2;
	pin M16 = IOB_E10_2;
	pin M17 = IOB_E10_0;
	pin M18 = IOB_E11_3;
	pin M19 = IOB_E11_1;
	pin M20 = IOB_E11_0;
	pin N1 = IOB_W11_0;
	pin N2 = IOB_W11_1;
	pin N3 = IOB_W10_0;
	pin N4 = IOB_W10_1;
	pin N5 = IOB_W4_2;
	pin N6 = IOB_W4_3;
	pin N7 = GND;
	pin N8 = VCCIO2;
	pin N9 = VCCIO2;
	pin N10 = VCCIO2;
	pin N11 = VCCIO2;
	pin N12 = VCCIO2;
	pin N13 = VCCIO1;
	pin N14 = IOB_E2_3;
	pin N15 = IOB_E2_2;
	pin N16 = IOB_E5_0;
	pin N17 = IOB_E9_1;
	pin N18 = IOB_E9_0;
	pin N19 = IOB_E10_3;
	pin N20 = IOB_E10_1;
	pin P1 = IOB_W11_2;
	pin P2 = IOB_W11_3;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W5_1;
	pin P5 = IOB_W1_2;
	pin P6 = IOB_W1_3;
	pin P7 = IOB_S6_2;
	pin P8 = IOB_S9_2;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S21_2;
	pin P11 = IOB_S28_2;
	pin P12 = IOB_S32_2;
	pin P13 = IOB_S37_2;
	pin P14 = IOB_S43_2;
	pin P15 = IOB_E1_2;
	pin P16 = IOB_E2_1;
	pin P17 = IOB_E4_1;
	pin P18 = IOB_E6_0;
	pin P19 = IOB_E9_3;
	pin P20 = IOB_E9_2;
	pin R1 = IOB_W9_2;
	pin R2 = IOB_W9_3;
	pin R3 = IOB_W3_2;
	pin R4 = IOB_W3_3;
	pin R5 = IOB_W0_1;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S6_3;
	pin R8 = IOB_S9_3;
	pin R9 = IOB_S15_3;
	pin R10 = IOB_S21_3;
	pin R11 = IOB_S28_3;
	pin R12 = IOB_S32_3;
	pin R13 = IOB_S37_3;
	pin R14 = IOB_S43_3;
	pin R15 = IOB_S45_3;
	pin R16 = IOB_E1_3;
	pin R17 = IOB_E1_0;
	pin R18 = GND;
	pin R19 = IOB_E5_1;
	pin R20 = IOB_E6_1;
	pin T1 = IOB_W4_0;
	pin T2 = IOB_W4_1;
	pin T3 = IOB_W2_0;
	pin T4 = IOB_W2_1;
	pin T5 = IOB_W0_0;
	pin T6 = IOB_S4_3;
	pin T7 = IOB_S12_2;
	pin T8 = IOB_S12_3;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S26_3;
	pin T11 = IOB_S31_3;
	pin T12 = IOB_S34_2;
	pin T13 = IOB_S34_3;
	pin T14 = IOB_S42_2;
	pin T15 = GND;
	pin T16 = IOB_S45_2;
	pin T17 = IOB_E0_1;
	pin T18 = IOB_E3_2;
	pin T19 = IOB_E5_3;
	pin T20 = IOB_E5_2;
	pin U1 = IOB_W3_0;
	pin U2 = IOB_W3_1;
	pin U3 = GND;
	pin U4 = IOB_W0_2;
	pin U5 = IOB_W0_3;
	pin U6 = IOB_S7_3;
	pin U7 = GND;
	pin U8 = GND;
	pin U9 = IOB_S17_3;
	pin U10 = IOB_S23_2;
	pin U11 = IOB_S26_2;
	pin U12 = IOB_S31_2;
	pin U13 = GND;
	pin U14 = IOB_S40_1;
	pin U15 = IOB_S42_3;
	pin U16 = GND;
	pin U17 = IOB_E0_2;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E3_3;
	pin U20 = IOB_E4_0;
	pin V1 = IOB_W2_2;
	pin V2 = IOB_W2_3;
	pin V3 = IOB_W1_0;
	pin V4 = IOB_W1_1;
	pin V5 = GND;
	pin V6 = IOB_S7_2;
	pin V7 = GND;
	pin V8 = IOB_S17_2;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S23_3;
	pin V11 = GND;
	pin V12 = IOB_S29_2;
	pin V13 = IOB_S29_3;
	pin V14 = IOB_S40_0;
	pin V15 = IOB_S40_2;
	pin V16 = IOB_S40_3;
	pin V17 = IOB_E0_3;
	pin V18 = GND;
	pin V19 = IOB_E0_0;
	pin V20 = IOB_E2_0;
	pin W1 = IOB_S4_0;
	pin W2 = IOB_S6_0;
	pin W3 = IOB_S7_0;
	pin W4 = IOB_S9_0;
	pin W5 = IOB_S12_0;
	pin W6 = IOB_S15_0;
	pin W7 = IOB_S17_0;
	pin W8 = IOB_S20_0;
	pin W9 = IOB_S21_0;
	pin W10 = IOB_S23_1;
	pin W11 = IOB_S26_1;
	pin W12 = IOB_S28_1;
	pin W13 = IOB_S29_1;
	pin W14 = IOB_S31_1;
	pin W15 = IOB_S32_1;
	pin W16 = IOB_S34_1;
	pin W17 = IOB_S37_1;
	pin W18 = IOB_S42_1;
	pin W19 = IOB_S43_1;
	pin W20 = IOB_S45_1;
	pin Y1 = IOB_S4_1;
	pin Y2 = IOB_S6_1;
	pin Y3 = IOB_S7_1;
	pin Y4 = IOB_S9_1;
	pin Y5 = IOB_S12_1;
	pin Y6 = IOB_S15_1;
	pin Y7 = IOB_S17_1;
	pin Y8 = IOB_S20_1;
	pin Y9 = IOB_S21_1;
	pin Y10 = IOB_S23_0;
	pin Y11 = IOB_S26_0;
	pin Y12 = IOB_S28_0;
	pin Y13 = IOB_S29_0;
	pin Y14 = IOB_S31_0;
	pin Y15 = IOB_S32_0;
	pin Y16 = IOB_S34_0;
	pin Y17 = IOB_S37_0;
	pin Y18 = IOB_S42_0;
	pin Y19 = IOB_S43_0;
	pin Y20 = IOB_S45_0;
}

// LCMXO2-10000HC-FPBGA484 LCMXO2-10000HE-FPBGA484 LCMXO2-10000ZE-FPBGA484 LCMXO3L-9400C-CABGA484 LCMXO3L-9400E-CABGA484 LCMXO3LF-9400C-CABGA484 LCMXO3LF-9400E-CABGA484 LCMXO3LFP-9400HC-CABGA484 LAMXO3D-9400HE-CABGA484 LAMXO3D-9400ZC-CABGA484 LCMXO3D-9400HC-CABGA484 LCMXO3D-9400HE-CABGA484 LCMXO3D-9400ZE-CABGA484
bond BOND38 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N8_1;
	pin A3 = IOB_N9_1;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N20_1;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N23_1;
	pin A12 = IOB_N26_3;
	pin A13 = IOB_N28_0;
	pin A14 = IOB_N29_0;
	pin A15 = IOB_N37_0;
	pin A16 = IOB_N38_0;
	pin A17 = IOB_N39_0;
	pin A18 = IOB_N40_0;
	pin A19 = IOB_N41_0;
	pin A20 = IOB_N42_0;
	pin A21 = IOB_N43_0;
	pin A22 = GND;
	pin B1 = IOB_N8_0;
	pin B2 = IOB_N9_0;
	pin B3 = IOB_N10_0;
	pin B4 = IOB_N11_0;
	pin B5 = IOB_N12_0;
	pin B6 = IOB_N13_0;
	pin B7 = GND;
	pin B8 = IOB_N19_0;
	pin B9 = IOB_N20_0;
	pin B10 = IOB_N22_0;
	pin B11 = IOB_N23_0;
	pin B12 = IOB_N26_2;
	pin B13 = IOB_N28_1;
	pin B14 = IOB_N29_1;
	pin B15 = IOB_N37_1;
	pin B16 = GND;
	pin B17 = IOB_N38_1;
	pin B18 = IOB_N39_1;
	pin B19 = IOB_N40_1;
	pin B20 = IOB_N41_1;
	pin B21 = IOB_N42_1;
	pin B22 = IOB_N43_1;
	pin C1 = IOB_W26_0;
	pin C2 = GND;
	pin C3 = IOB_N9_2;
	pin C4 = IOB_N9_3;
	pin C5 = IOB_N11_3;
	pin C6 = IOB_N13_2;
	pin C7 = VCCIO0;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N19_2;
	pin C10 = IOB_N21_3;
	pin C11 = GND;
	pin C12 = VCCIO0;
	pin C13 = IOB_N28_2;
	pin C14 = IOB_N29_2;
	pin C15 = IOB_N37_2;
	pin C16 = VCCIO0;
	pin C17 = IOB_N38_2;
	pin C18 = IOB_N40_2;
	pin C19 = IOB_N42_2;
	pin C20 = IOB_N42_3;
	pin C21 = IOB_E28_0;
	pin C22 = IOB_E28_1;
	pin D1 = IOB_W25_0;
	pin D2 = IOB_W26_1;
	pin D3 = IOB_W28_0;
	pin D4 = IOB_W28_1;
	pin D5 = IOB_N11_2;
	pin D6 = IOB_N12_2;
	pin D7 = IOB_N13_3;
	pin D8 = IOB_N14_1;
	pin D9 = IOB_N19_3;
	pin D10 = IOB_N21_2;
	pin D11 = IOB_N23_3;
	pin D12 = IOB_N26_0;
	pin D13 = IOB_N28_3;
	pin D14 = IOB_N29_3;
	pin D15 = IOB_N37_3;
	pin D16 = IOB_N38_3;
	pin D17 = IOB_N39_3;
	pin D18 = IOB_N40_3;
	pin D19 = IOB_E27_2;
	pin D20 = IOB_E27_3;
	pin D21 = IOB_E27_1;
	pin D22 = IOB_E27_0;
	pin E1 = IOB_W24_0;
	pin E2 = IOB_W25_1;
	pin E3 = IOB_W25_2;
	pin E4 = IOB_W27_0;
	pin E5 = GND;
	pin E6 = IOB_N8_2;
	pin E7 = IOB_N12_3;
	pin E8 = IOB_N14_2;
	pin E9 = IOB_N14_3;
	pin E10 = IOB_N21_1;
	pin E11 = IOB_N23_2;
	pin E12 = IOB_N26_1;
	pin E13 = IOB_N27_2;
	pin E14 = IOB_N30_2;
	pin E15 = IOB_N30_3;
	pin E16 = IOB_N39_2;
	pin E17 = IOB_N43_3;
	pin E18 = GND;
	pin E19 = IOB_E26_2;
	pin E20 = IOB_E26_3;
	pin E21 = IOB_E26_1;
	pin E22 = IOB_E26_0;
	pin F1 = IOB_W24_1;
	pin F2 = GND;
	pin F3 = VCCIO5;
	pin F4 = IOB_W25_3;
	pin F5 = IOB_W27_1;
	pin F6 = IOB_W28_2;
	pin F7 = IOB_N8_3;
	pin F8 = IOB_N10_2;
	pin F9 = IOB_N20_2;
	pin F10 = IOB_N21_0;
	pin F11 = IOB_N22_3;
	pin F12 = IOB_N27_1;
	pin F13 = IOB_N27_3;
	pin F14 = IOB_N30_1;
	pin F15 = IOB_N41_2;
	pin F16 = IOB_N43_2;
	pin F17 = IOB_E28_2;
	pin F18 = IOB_E25_2;
	pin F19 = IOB_E25_3;
	pin F20 = VCCIO1;
	pin F21 = GND;
	pin F22 = IOB_E25_0;
	pin G1 = IOB_W23_1;
	pin G2 = IOB_W23_0;
	pin G3 = IOB_W24_2;
	pin G4 = IOB_W24_3;
	pin G5 = IOB_W26_2;
	pin G6 = IOB_W27_2;
	pin G7 = IOB_W28_3;
	pin G8 = IOB_N10_3;
	pin G9 = IOB_N20_3;
	pin G10 = VCCIO0;
	pin G11 = IOB_N22_2;
	pin G12 = IOB_N27_0;
	pin G13 = VCCIO0;
	pin G14 = IOB_N30_0;
	pin G15 = IOB_N41_3;
	pin G16 = IOB_E28_3;
	pin G17 = IOB_E23_2;
	pin G18 = IOB_E24_3;
	pin G19 = IOB_E24_2;
	pin G20 = IOB_E24_1;
	pin G21 = IOB_E24_0;
	pin G22 = IOB_E25_1;
	pin H1 = IOB_W20_1;
	pin H2 = IOB_W20_0;
	pin H3 = IOB_W23_3;
	pin H4 = IOB_W23_2;
	pin H5 = IOB_W19_0;
	pin H6 = IOB_W26_3;
	pin H7 = IOB_W27_3;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCIO0;
	pin H12 = VCCIO0;
	pin H13 = GND;
	pin H14 = VCCIO0;
	pin H15 = GND;
	pin H16 = IOB_E20_3;
	pin H17 = IOB_E20_2;
	pin H18 = IOB_E20_1;
	pin H19 = IOB_E20_0;
	pin H20 = IOB_E23_3;
	pin H21 = IOB_E23_1;
	pin H22 = IOB_E23_0;
	pin J1 = IOB_W18_1;
	pin J2 = IOB_W18_0;
	pin J3 = IOB_W19_3;
	pin J4 = IOB_W19_2;
	pin J5 = IOB_W19_1;
	pin J6 = IOB_W20_3;
	pin J7 = IOB_W20_2;
	pin J8 = VCCIO5;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCIO1;
	pin J16 = IOB_E19_0;
	pin J17 = IOB_E19_1;
	pin J18 = IOB_E19_2;
	pin J19 = IOB_E19_3;
	pin J20 = IOB_E18_2;
	pin J21 = IOB_E18_0;
	pin J22 = IOB_E18_1;
	pin K1 = IOB_W16_1;
	pin K2 = IOB_W16_0;
	pin K3 = IOB_W17_3;
	pin K4 = IOB_W17_2;
	pin K5 = IOB_W17_1;
	pin K6 = IOB_W18_3;
	pin K7 = IOB_W18_2;
	pin K8 = VCCIO5;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCIO1;
	pin K16 = IOB_E17_3;
	pin K17 = IOB_E17_2;
	pin K18 = IOB_E17_1;
	pin K19 = IOB_E17_0;
	pin K20 = IOB_E18_3;
	pin K21 = GND;
	pin K22 = IOB_E14_0;
	pin L1 = IOB_W14_0;
	pin L2 = GND;
	pin L3 = IOB_W14_2;
	pin L4 = IOB_W14_3;
	pin L5 = IOB_W16_3;
	pin L6 = IOB_W16_2;
	pin L7 = IOB_W17_0;
	pin L8 = VCCIO4;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCIO1;
	pin L16 = IOB_E16_1;
	pin L17 = IOB_E16_0;
	pin L18 = GND;
	pin L19 = IOB_E16_2;
	pin L20 = IOB_E16_3;
	pin L21 = IOB_E14_1;
	pin L22 = IOB_E14_2;
	pin M1 = IOB_W13_0;
	pin M2 = IOB_W14_1;
	pin M3 = VCCIO4;
	pin M4 = GND;
	pin M5 = IOB_W13_3;
	pin M6 = IOB_W13_2;
	pin M7 = IOB_W11_3;
	pin M8 = VCCIO4;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCIO1;
	pin M16 = IOB_E12_0;
	pin M17 = IOB_E14_3;
	pin M18 = VCCIO1;
	pin M19 = IOB_E13_3;
	pin M20 = IOB_E13_2;
	pin M21 = IOB_E13_1;
	pin M22 = IOB_E13_0;
	pin N1 = IOB_W13_1;
	pin N2 = IOB_W12_0;
	pin N3 = IOB_W12_2;
	pin N4 = IOB_W12_3;
	pin N5 = IOB_W10_1;
	pin N6 = IOB_W10_2;
	pin N7 = IOB_W10_3;
	pin N8 = VCCIO3;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCIO1;
	pin N16 = IOB_E12_1;
	pin N17 = IOB_E12_2;
	pin N18 = IOB_E12_3;
	pin N19 = IOB_E11_3;
	pin N20 = IOB_E11_2;
	pin N21 = GND;
	pin N22 = IOB_E11_0;
	pin P1 = IOB_W12_1;
	pin P2 = IOB_W11_0;
	pin P3 = IOB_W11_2;
	pin P4 = IOB_W10_0;
	pin P5 = IOB_W9_2;
	pin P6 = IOB_W9_3;
	pin P7 = IOB_W6_3;
	pin P8 = VCCIO3;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCIO1;
	pin P16 = IOB_E6_1;
	pin P17 = IOB_E6_0;
	pin P18 = IOB_E9_3;
	pin P19 = IOB_E9_2;
	pin P20 = IOB_E10_3;
	pin P21 = IOB_E11_1;
	pin P22 = IOB_E10_2;
	pin R1 = IOB_W11_1;
	pin R2 = IOB_W9_0;
	pin R3 = IOB_W6_0;
	pin R4 = IOB_W6_1;
	pin R5 = IOB_W6_2;
	pin R6 = IOB_W5_2;
	pin R7 = IOB_W5_3;
	pin R8 = GND;
	pin R9 = VCCIO2;
	pin R10 = VCCIO2;
	pin R11 = VCCIO2;
	pin R12 = VCCIO2;
	pin R13 = VCCIO2;
	pin R14 = VCCIO2;
	pin R15 = GND;
	pin R16 = IOB_E4_2;
	pin R17 = IOB_E4_1;
	pin R18 = IOB_E4_0;
	pin R19 = IOB_E5_3;
	pin R20 = IOB_E5_2;
	pin R21 = IOB_E10_1;
	pin R22 = IOB_E10_0;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W5_0;
	pin T3 = IOB_W4_0;
	pin T4 = IOB_W4_1;
	pin T5 = IOB_W4_2;
	pin T6 = IOB_W4_3;
	pin T7 = IOB_W0_3;
	pin T8 = IOB_S7_3;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S18_2;
	pin T11 = IOB_S21_2;
	pin T12 = IOB_S26_1;
	pin T13 = IOB_S31_0;
	pin T14 = IOB_S31_1;
	pin T15 = IOB_S42_2;
	pin T16 = IOB_S45_3;
	pin T17 = IOB_E3_2;
	pin T18 = IOB_E3_1;
	pin T19 = IOB_E3_0;
	pin T20 = IOB_E4_3;
	pin T21 = IOB_E9_1;
	pin T22 = IOB_E9_0;
	pin U1 = IOB_W5_1;
	pin U2 = IOB_W3_0;
	pin U3 = IOB_W3_2;
	pin U4 = IOB_W3_3;
	pin U5 = IOB_W2_3;
	pin U6 = IOB_S4_3;
	pin U7 = IOB_S7_2;
	pin U8 = IOB_S12_3;
	pin U9 = IOB_S15_1;
	pin U10 = IOB_S18_3;
	pin U11 = IOB_S21_3;
	pin U12 = IOB_S26_2;
	pin U13 = IOB_S28_3;
	pin U14 = IOB_S31_2;
	pin U15 = IOB_S37_3;
	pin U16 = IOB_S42_3;
	pin U17 = IOB_E1_2;
	pin U18 = IOB_E2_3;
	pin U19 = IOB_E2_2;
	pin U20 = IOB_E3_3;
	pin U21 = IOB_E6_3;
	pin U22 = IOB_E6_2;
	pin V1 = IOB_W3_1;
	pin V2 = GND;
	pin V3 = VCCIO3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W0_2;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S10_3;
	pin V8 = IOB_S12_2;
	pin V9 = IOB_S15_2;
	pin V10 = IOB_S20_0;
	pin V11 = IOB_S23_2;
	pin V12 = IOB_S26_3;
	pin V13 = IOB_S28_2;
	pin V14 = IOB_S31_3;
	pin V15 = IOB_S37_2;
	pin V16 = IOB_S39_3;
	pin V17 = IOB_S45_2;
	pin V18 = IOB_E0_0;
	pin V19 = IOB_E1_3;
	pin V20 = VCCIO1;
	pin V21 = GND;
	pin V22 = IOB_E5_0;
	pin W1 = IOB_W2_0;
	pin W2 = IOB_W2_1;
	pin W3 = IOB_W1_2;
	pin W4 = IOB_W0_1;
	pin W5 = IOB_S6_3;
	pin W6 = IOB_S10_2;
	pin W7 = VCCIO2;
	pin W8 = IOB_S15_3;
	pin W9 = IOB_S17_3;
	pin W10 = IOB_S20_1;
	pin W11 = VCCIO2;
	pin W12 = GND;
	pin W13 = IOB_S29_3;
	pin W14 = IOB_S32_3;
	pin W15 = IOB_S34_3;
	pin W16 = VCCIO2;
	pin W17 = IOB_S40_3;
	pin W18 = IOB_S43_3;
	pin W19 = IOB_E0_2;
	pin W20 = IOB_E0_1;
	pin W21 = IOB_E2_1;
	pin W22 = IOB_E5_1;
	pin Y1 = IOB_W1_0;
	pin Y2 = IOB_W1_3;
	pin Y3 = IOB_W0_0;
	pin Y4 = IOB_S6_2;
	pin Y5 = IOB_S9_2;
	pin Y6 = IOB_S9_3;
	pin Y7 = GND;
	pin Y8 = IOB_S17_2;
	pin Y9 = IOB_S20_2;
	pin Y10 = IOB_S20_3;
	pin Y11 = IOB_S23_3;
	pin Y12 = IOB_S26_0;
	pin Y13 = IOB_S29_2;
	pin Y14 = IOB_S32_2;
	pin Y15 = IOB_S34_2;
	pin Y16 = GND;
	pin Y17 = IOB_S39_2;
	pin Y18 = IOB_S40_2;
	pin Y19 = IOB_S43_2;
	pin Y20 = IOB_E0_3;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E2_0;
	pin AA1 = IOB_W1_1;
	pin AA2 = IOB_S4_0;
	pin AA3 = IOB_S6_0;
	pin AA4 = IOB_S7_0;
	pin AA5 = IOB_S9_0;
	pin AA6 = IOB_S10_0;
	pin AA7 = IOB_S12_0;
	pin AA8 = IOB_S17_0;
	pin AA9 = IOB_S18_0;
	pin AA10 = IOB_S21_0;
	pin AA11 = IOB_S23_0;
	pin AA12 = IOB_S28_1;
	pin AA13 = IOB_S29_1;
	pin AA14 = IOB_S32_1;
	pin AA15 = IOB_S34_1;
	pin AA16 = IOB_S37_1;
	pin AA17 = IOB_S39_1;
	pin AA18 = IOB_S40_1;
	pin AA19 = IOB_S42_1;
	pin AA20 = IOB_S43_1;
	pin AA21 = IOB_S45_1;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S4_1;
	pin AB3 = IOB_S6_1;
	pin AB4 = IOB_S7_1;
	pin AB5 = IOB_S9_1;
	pin AB6 = IOB_S10_1;
	pin AB7 = IOB_S12_1;
	pin AB8 = IOB_S17_1;
	pin AB9 = IOB_S18_1;
	pin AB10 = IOB_S21_1;
	pin AB11 = IOB_S23_1;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S29_0;
	pin AB14 = IOB_S32_0;
	pin AB15 = IOB_S34_0;
	pin AB16 = IOB_S37_0;
	pin AB17 = IOB_S39_0;
	pin AB18 = IOB_S40_0;
	pin AB19 = IOB_S42_0;
	pin AB20 = IOB_S43_0;
	pin AB21 = IOB_S45_0;
	pin AB22 = GND;
}

// LCMXO3L-1300E-CSFBGA121 LCMXO3L-640E-CSFBGA121 LCMXO3LF-1300E-CSFBGA121 LCMXO3LF-640E-CSFBGA121
bond BOND39 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N16_0;
	pin A3 = IOB_N15_0;
	pin A4 = IOB_N14_0;
	pin A5 = IOB_N11_2;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N10_0;
	pin A8 = IOB_N9_3;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N8_0;
	pin A11 = GND;
	pin B1 = IOB_E9_2;
	pin B2 = IOB_N16_1;
	pin B3 = IOB_N15_1;
	pin B4 = IOB_N14_1;
	pin B5 = IOB_N11_3;
	pin B6 = IOB_N11_0;
	pin B7 = IOB_N10_1;
	pin B8 = IOB_N9_1;
	pin B9 = IOB_N8_1;
	pin B10 = IOB_W9_2;
	pin B11 = IOB_W9_3;
	pin C1 = IOB_E9_3;
	pin C2 = IOB_E9_0;
	pin C3 = IOB_N16_2;
	pin C4 = IOB_N14_3;
	pin C5 = IOB_N14_2;
	pin C6 = IOB_N10_3;
	pin C7 = IOB_N10_2;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_W9_0;
	pin C10 = IOB_W8_0;
	pin C11 = IOB_W8_1;
	pin D1 = IOB_E8_1;
	pin D2 = IOB_E8_0;
	pin D3 = IOB_E9_1;
	pin D4 = IOB_N16_3;
	pin D5 = VCCINT;
	pin D6 = VCCIO0;
	pin D7 = IOB_N9_2;
	pin D8 = VCCIO3;
	pin D9 = IOB_W8_2;
	pin D10 = IOB_W7_0;
	pin D11 = IOB_W7_1;
	pin E1 = IOB_E7_3;
	pin E2 = IOB_E7_2;
	pin E3 = IOB_E7_1;
	pin E4 = IOB_E7_0;
	pin E5 = VCCINT;
	pin E6 = GND;
	pin E7 = GND;
	pin E8 = IOB_W9_1;
	pin E9 = IOB_W8_3;
	pin E10 = IOB_W7_2;
	pin E11 = IOB_W7_3;
	pin F1 = IOB_E6_3;
	pin F2 = IOB_E6_2;
	pin F3 = IOB_E6_0;
	pin F4 = IOB_E6_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = VCCINT;
	pin F8 = VCCIO3;
	pin F9 = IOB_W6_2;
	pin F10 = IOB_W6_1;
	pin F11 = IOB_W6_0;
	pin G1 = IOB_E3_0;
	pin G2 = IOB_E3_1;
	pin G3 = IOB_E3_2;
	pin G4 = IOB_E3_3;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = IOB_W3_3;
	pin G9 = IOB_W3_2;
	pin G10 = IOB_W3_1;
	pin G11 = IOB_W3_0;
	pin H1 = IOB_E2_0;
	pin H2 = IOB_E2_1;
	pin H3 = IOB_E2_2;
	pin H4 = IOB_E2_3;
	pin H5 = VCCIO1;
	pin H6 = VCCIO2;
	pin H7 = IOB_S5_3;
	pin H8 = VCCIO3;
	pin H9 = IOB_S3_0;
	pin H10 = IOB_W2_1;
	pin H11 = IOB_W2_0;
	pin J1 = IOB_E1_0;
	pin J2 = IOB_E1_2;
	pin J3 = IOB_E1_3;
	pin J4 = IOB_S17_3;
	pin J5 = IOB_S17_2;
	pin J6 = IOB_S14_2;
	pin J7 = IOB_S10_3;
	pin J8 = IOB_S5_2;
	pin J9 = IOB_S3_1;
	pin J10 = IOB_W1_3;
	pin J11 = IOB_W1_0;
	pin K1 = IOB_E1_1;
	pin K2 = IOB_S19_3;
	pin K3 = IOB_S19_1;
	pin K4 = IOB_S17_1;
	pin K5 = IOB_S14_1;
	pin K6 = IOB_S10_1;
	pin K7 = IOB_S8_1;
	pin K8 = IOB_S8_2;
	pin K9 = IOB_S5_0;
	pin K10 = IOB_S3_2;
	pin K11 = IOB_W1_2;
	pin L1 = GND;
	pin L2 = IOB_S19_2;
	pin L3 = IOB_S19_0;
	pin L4 = IOB_S17_0;
	pin L5 = IOB_S14_0;
	pin L6 = IOB_S10_0;
	pin L7 = IOB_S8_0;
	pin L8 = IOB_S8_3;
	pin L9 = IOB_S5_1;
	pin L10 = IOB_S3_3;
	pin L11 = GND;
}

// LCMXO3L-1300E-CSFBGA256 LCMXO3L-2100E-CSFBGA256 LCMXO3LF-1300E-CSFBGA256 LCMXO3LF-2100E-CSFBGA256
bond BOND40 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_E13_0;
	pin A3 = IOB_N23_0;
	pin A4 = IOB_N22_0;
	pin A5 = IOB_N20_2;
	pin A6 = IOB_N20_0;
	pin A7 = IOB_N18_3;
	pin A8 = IOB_N17_2;
	pin A9 = IOB_N16_1;
	pin A10 = IOB_N15_1;
	pin A11 = IOB_N12_2;
	pin A12 = IOB_N12_1;
	pin A13 = IOB_N10_0;
	pin A14 = IOB_N8_0;
	pin A15 = IOB_N8_2;
	pin A16 = GND;
	pin B1 = IOB_E12_0;
	pin B2 = IOB_E13_1;
	pin B3 = IOB_N23_1;
	pin B4 = IOB_N22_1;
	pin B5 = IOB_N20_3;
	pin B6 = IOB_N20_1;
	pin B7 = IOB_N18_2;
	pin B8 = IOB_N17_3;
	pin B9 = IOB_N16_0;
	pin B10 = IOB_N15_0;
	pin B11 = IOB_N12_3;
	pin B12 = IOB_N12_0;
	pin B13 = IOB_N10_1;
	pin B14 = IOB_N8_1;
	pin B15 = IOB_W13_0;
	pin B16 = IOB_W13_1;
	pin C1 = IOB_E11_1;
	pin C2 = IOB_E12_1;
	pin C3 = IOB_E12_3;
	pin C4 = IOB_N23_2;
	pin C5 = IOB_N21_1;
	pin C6 = IOB_N19_3;
	pin C7 = IOB_N19_2;
	pin C8 = IOB_N17_1;
	pin C9 = IOB_N17_0;
	pin C10 = IOB_N15_2;
	pin C11 = IOB_N15_3;
	pin C12 = IOB_N11_3;
	pin C13 = IOB_N10_2;
	pin C14 = IOB_W13_3;
	pin C15 = IOB_W12_0;
	pin C16 = IOB_W12_1;
	pin D1 = IOB_E10_0;
	pin D2 = IOB_E11_0;
	pin D3 = IOB_E12_2;
	pin D4 = IOB_E13_2;
	pin D5 = IOB_N23_3;
	pin D6 = IOB_N21_0;
	pin D7 = IOB_N19_0;
	pin D8 = IOB_N18_0;
	pin D9 = IOB_N16_3;
	pin D10 = IOB_N11_1;
	pin D11 = IOB_N11_2;
	pin D12 = IOB_N10_3;
	pin D13 = IOB_W13_2;
	pin D14 = IOB_W12_2;
	pin D15 = IOB_W11_0;
	pin D16 = IOB_W11_1;
	pin E1 = IOB_E9_2;
	pin E2 = IOB_E10_1;
	pin E3 = IOB_E10_3;
	pin E4 = IOB_E13_3;
	pin E5 = IOB_N21_3;
	pin E6 = IOB_N21_2;
	pin E7 = IOB_N19_1;
	pin E8 = IOB_N18_1;
	pin E9 = IOB_N16_2;
	pin E10 = IOB_N11_0;
	pin E11 = IOB_N9_1;
	pin E12 = IOB_N9_0;
	pin E13 = IOB_W12_3;
	pin E14 = IOB_W10_3;
	pin E15 = IOB_W10_2;
	pin E16 = IOB_W9_2;
	pin F1 = IOB_E8_1;
	pin F2 = IOB_E9_3;
	pin F3 = IOB_E10_2;
	pin F4 = IOB_E11_2;
	pin F5 = GND;
	pin F6 = VCCIO0;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO0;
	pin F10 = GND;
	pin F11 = VCCIO5;
	pin F12 = IOB_W11_3;
	pin F13 = IOB_W11_2;
	pin F14 = IOB_W9_0;
	pin F15 = IOB_W9_1;
	pin F16 = IOB_W9_3;
	pin G1 = IOB_E7_1;
	pin G2 = IOB_E8_0;
	pin G3 = IOB_E9_1;
	pin G4 = IOB_E9_0;
	pin G5 = IOB_E11_3;
	pin G6 = VCCIO1;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = VCCIO5;
	pin G13 = IOB_W10_0;
	pin G14 = IOB_W10_1;
	pin G15 = IOB_W8_0;
	pin G16 = IOB_W8_1;
	pin H1 = IOB_E7_2;
	pin H2 = IOB_E7_0;
	pin H3 = IOB_E8_3;
	pin H4 = IOB_E8_2;
	pin H5 = VCCIO1;
	pin H6 = GND;
	pin H7 = VCCINT;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = VCCIO4;
	pin H13 = IOB_W8_2;
	pin H14 = IOB_W8_3;
	pin H15 = IOB_W7_0;
	pin H16 = IOB_W7_1;
	pin J1 = IOB_E5_0;
	pin J2 = IOB_E7_3;
	pin J3 = IOB_E5_3;
	pin J4 = IOB_E5_2;
	pin J5 = VCCIO1;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCIO4;
	pin J13 = IOB_W5_2;
	pin J14 = IOB_W5_3;
	pin J15 = IOB_W7_3;
	pin J16 = IOB_W7_2;
	pin K1 = IOB_E5_1;
	pin K2 = IOB_E4_0;
	pin K3 = IOB_E4_3;
	pin K4 = IOB_E3_2;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_W3_2;
	pin K14 = IOB_W4_3;
	pin K15 = IOB_W5_1;
	pin K16 = IOB_W5_0;
	pin L1 = IOB_E4_1;
	pin L2 = IOB_E4_2;
	pin L3 = IOB_E2_2;
	pin L4 = IOB_E2_3;
	pin L5 = IOB_E3_3;
	pin L6 = GND;
	pin L7 = VCCIO2;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = VCCIO3;
	pin L12 = VCCIO3;
	pin L13 = IOB_W2_3;
	pin L14 = IOB_W3_3;
	pin L15 = IOB_W4_1;
	pin L16 = IOB_W4_2;
	pin M1 = IOB_E3_0;
	pin M2 = IOB_E3_1;
	pin M3 = IOB_E1_0;
	pin M4 = IOB_E0_1;
	pin M5 = IOB_S24_0;
	pin M6 = IOB_S21_0;
	pin M7 = IOB_S20_1;
	pin M8 = IOB_S17_1;
	pin M9 = IOB_S11_1;
	pin M10 = IOB_S8_1;
	pin M11 = IOB_S5_0;
	pin M12 = IOB_S2_3;
	pin M13 = IOB_W0_0;
	pin M14 = IOB_W2_2;
	pin M15 = IOB_W3_1;
	pin M16 = IOB_W4_0;
	pin N1 = IOB_E2_0;
	pin N2 = IOB_E1_1;
	pin N3 = IOB_E0_0;
	pin N4 = IOB_E0_3;
	pin N5 = IOB_S24_1;
	pin N6 = IOB_S21_1;
	pin N7 = IOB_S20_0;
	pin N8 = IOB_S17_0;
	pin N9 = IOB_S11_0;
	pin N10 = IOB_S8_0;
	pin N11 = IOB_S5_1;
	pin N12 = IOB_S2_2;
	pin N13 = IOB_W0_1;
	pin N14 = IOB_W0_2;
	pin N15 = IOB_W2_1;
	pin N16 = IOB_W3_0;
	pin P1 = IOB_E2_1;
	pin P2 = IOB_E1_3;
	pin P3 = IOB_E0_2;
	pin P4 = IOB_S24_3;
	pin P5 = IOB_S24_2;
	pin P6 = IOB_S18_3;
	pin P7 = IOB_S18_2;
	pin P8 = IOB_S11_3;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S8_2;
	pin P11 = IOB_S7_3;
	pin P12 = IOB_S5_2;
	pin P13 = IOB_S2_0;
	pin P14 = IOB_W0_3;
	pin P15 = IOB_W1_2;
	pin P16 = IOB_W2_0;
	pin R1 = IOB_E1_2;
	pin R2 = IOB_S23_0;
	pin R3 = IOB_S21_2;
	pin R4 = IOB_S20_3;
	pin R5 = IOB_S18_1;
	pin R6 = IOB_S17_3;
	pin R7 = IOB_S15_1;
	pin R8 = IOB_S15_2;
	pin R9 = IOB_S10_1;
	pin R10 = IOB_S8_3;
	pin R11 = IOB_S7_1;
	pin R12 = IOB_S7_2;
	pin R13 = IOB_S5_3;
	pin R14 = IOB_S2_1;
	pin R15 = IOB_W1_0;
	pin R16 = IOB_W1_3;
	pin T1 = GND;
	pin T2 = IOB_S23_1;
	pin T3 = IOB_S21_3;
	pin T4 = IOB_S20_2;
	pin T5 = IOB_S18_0;
	pin T6 = IOB_S17_2;
	pin T7 = IOB_S15_0;
	pin T8 = IOB_S15_3;
	pin T9 = IOB_S10_0;
	pin T10 = IOB_S10_3;
	pin T11 = IOB_S10_2;
	pin T12 = IOB_S7_0;
	pin T13 = IOB_S4_0;
	pin T14 = IOB_S4_1;
	pin T15 = IOB_W1_1;
	pin T16 = GND;
}

// LAMXO3LF-1300E-CSFBGA121 LCMXO3L-2100E-CSFBGA121 LCMXO3LF-2100E-CSFBGA121
bond BOND41 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N22_0;
	pin A3 = IOB_N20_0;
	pin A4 = IOB_N18_0;
	pin A5 = IOB_N17_2;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N12_0;
	pin A8 = IOB_N11_3;
	pin A9 = IOB_N10_0;
	pin A10 = IOB_N8_0;
	pin A11 = GND;
	pin B1 = IOB_E12_0;
	pin B2 = IOB_N22_1;
	pin B3 = IOB_N20_1;
	pin B4 = IOB_N18_1;
	pin B5 = IOB_N17_3;
	pin B6 = IOB_N16_0;
	pin B7 = IOB_N12_1;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N8_1;
	pin B10 = IOB_W12_0;
	pin B11 = IOB_W12_1;
	pin C1 = IOB_E12_1;
	pin C2 = IOB_E13_0;
	pin C3 = IOB_N23_2;
	pin C4 = IOB_N19_3;
	pin C5 = IOB_N19_2;
	pin C6 = IOB_N15_3;
	pin C7 = IOB_N15_2;
	pin C8 = IOB_N9_0;
	pin C9 = IOB_W13_0;
	pin C10 = IOB_W11_0;
	pin C11 = IOB_W11_1;
	pin D1 = IOB_E11_1;
	pin D2 = IOB_E11_0;
	pin D3 = IOB_E13_1;
	pin D4 = IOB_N23_3;
	pin D5 = VCCINT;
	pin D6 = VCCIO0;
	pin D7 = IOB_N11_2;
	pin D8 = VCCIO5;
	pin D9 = IOB_W10_0;
	pin D10 = IOB_W9_0;
	pin D11 = IOB_W9_1;
	pin E1 = IOB_E9_1;
	pin E2 = IOB_E9_0;
	pin E3 = IOB_E10_1;
	pin E4 = IOB_E10_0;
	pin E5 = VCCINT;
	pin E6 = GND;
	pin E7 = GND;
	pin E8 = IOB_W13_1;
	pin E9 = IOB_W10_1;
	pin E10 = IOB_W8_0;
	pin E11 = IOB_W8_1;
	pin F1 = IOB_E7_1;
	pin F2 = IOB_E7_0;
	pin F3 = IOB_E8_0;
	pin F4 = IOB_E8_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = VCCINT;
	pin F8 = VCCIO4;
	pin F9 = IOB_W5_0;
	pin F10 = IOB_W7_3;
	pin F11 = IOB_W7_2;
	pin G1 = IOB_E5_0;
	pin G2 = IOB_E5_1;
	pin G3 = IOB_E4_0;
	pin G4 = IOB_E4_1;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = IOB_W3_1;
	pin G9 = IOB_W3_0;
	pin G10 = IOB_W4_1;
	pin G11 = IOB_W4_0;
	pin H1 = IOB_E3_0;
	pin H2 = IOB_E3_1;
	pin H3 = IOB_E2_0;
	pin H4 = IOB_E2_1;
	pin H5 = VCCIO1;
	pin H6 = VCCIO2;
	pin H7 = IOB_S7_1;
	pin H8 = VCCIO3;
	pin H9 = IOB_S2_0;
	pin H10 = IOB_W2_1;
	pin H11 = IOB_W2_0;
	pin J1 = IOB_E1_0;
	pin J2 = IOB_E0_0;
	pin J3 = IOB_E0_1;
	pin J4 = IOB_S21_1;
	pin J5 = IOB_S21_0;
	pin J6 = IOB_S18_0;
	pin J7 = IOB_S11_1;
	pin J8 = IOB_S7_0;
	pin J9 = IOB_S2_1;
	pin J10 = IOB_W0_1;
	pin J11 = IOB_W1_0;
	pin K1 = IOB_E1_1;
	pin K2 = IOB_S24_1;
	pin K3 = IOB_S23_1;
	pin K4 = IOB_S20_1;
	pin K5 = IOB_S17_1;
	pin K6 = IOB_S15_1;
	pin K7 = IOB_S10_1;
	pin K8 = IOB_S8_0;
	pin K9 = IOB_S5_0;
	pin K10 = IOB_S4_0;
	pin K11 = IOB_W0_0;
	pin L1 = GND;
	pin L2 = IOB_S24_0;
	pin L3 = IOB_S23_0;
	pin L4 = IOB_S20_0;
	pin L5 = IOB_S17_0;
	pin L6 = IOB_S15_0;
	pin L7 = IOB_S10_0;
	pin L8 = IOB_S8_1;
	pin L9 = IOB_S5_1;
	pin L10 = IOB_S4_1;
	pin L11 = GND;
}

// LAMXO3LF-2100C-CABGA324 LAMXO3LF-2100E-CABGA324 LAMXO3LF-4300C-CABGA324 LAMXO3LF-4300E-CABGA324 LCMXO3L-2100C-CABGA324 LCMXO3L-4300C-CABGA324 LCMXO3LF-2100C-CABGA324 LCMXO3LF-4300C-CABGA324
bond BOND42 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N8_0;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N11_0;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N14_1;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N18_0;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N21_1;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N23_1;
	pin A15 = IOB_N26_0;
	pin A16 = IOB_N26_1;
	pin A17 = IOB_N27_1;
	pin A18 = GND;
	pin B1 = IOB_W19_0;
	pin B2 = GND;
	pin B3 = IOB_N8_1;
	pin B4 = IOB_N10_1;
	pin B5 = IOB_N10_3;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N14_0;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N18_1;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N20_0;
	pin B13 = IOB_N22_1;
	pin B14 = IOB_N24_0;
	pin B15 = IOB_N24_1;
	pin B16 = IOB_N27_0;
	pin B17 = GND;
	pin B18 = IOB_E19_0;
	pin C1 = IOB_W19_3;
	pin C2 = IOB_W19_1;
	pin C3 = IOB_N9_0;
	pin C4 = IOB_N9_1;
	pin C5 = IOB_N11_2;
	pin C6 = IOB_N12_3;
	pin C7 = IOB_N14_2;
	pin C8 = IOB_N14_3;
	pin C9 = IOB_N18_2;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_N23_3;
	pin C14 = IOB_N25_0;
	pin C15 = IOB_N25_1;
	pin C16 = IOB_N27_2;
	pin C17 = IOB_E19_1;
	pin C18 = IOB_E18_1;
	pin D1 = IOB_W17_3;
	pin D2 = IOB_W17_0;
	pin D3 = IOB_W19_2;
	pin D4 = IOB_N8_2;
	pin D5 = IOB_N10_2;
	pin D6 = IOB_N11_3;
	pin D7 = IOB_N12_2;
	pin D8 = IOB_N13_2;
	pin D9 = IOB_N18_3;
	pin D10 = IOB_N19_3;
	pin D11 = IOB_N22_2;
	pin D12 = IOB_N22_3;
	pin D13 = IOB_N25_2;
	pin D14 = IOB_N26_2;
	pin D15 = IOB_N26_3;
	pin D16 = IOB_E19_3;
	pin D17 = IOB_E17_1;
	pin D18 = IOB_E16_3;
	pin E1 = IOB_W16_1;
	pin E2 = IOB_W16_0;
	pin E3 = IOB_W18_2;
	pin E4 = IOB_W18_0;
	pin E5 = IOB_N8_3;
	pin E6 = IOB_N9_3;
	pin E7 = IOB_N13_3;
	pin E8 = IOB_N17_2;
	pin E9 = IOB_N19_2;
	pin E10 = IOB_N21_2;
	pin E11 = IOB_N21_3;
	pin E12 = IOB_N24_2;
	pin E13 = IOB_N25_3;
	pin E14 = IOB_N27_3;
	pin E15 = IOB_E18_0;
	pin E16 = IOB_E17_2;
	pin E17 = IOB_E16_2;
	pin E18 = IOB_E14_0;
	pin F1 = IOB_W15_2;
	pin F2 = IOB_W16_2;
	pin F3 = IOB_W17_2;
	pin F4 = IOB_W18_1;
	pin F5 = IOB_W18_3;
	pin F6 = GND;
	pin F7 = IOB_N9_2;
	pin F8 = IOB_N17_3;
	pin F9 = IOB_N20_2;
	pin F10 = IOB_N20_3;
	pin F11 = IOB_N23_2;
	pin F12 = IOB_N24_3;
	pin F13 = GND;
	pin F14 = IOB_E19_2;
	pin F15 = IOB_E17_0;
	pin F16 = IOB_E16_1;
	pin F17 = IOB_E15_3;
	pin F18 = IOB_E14_3;
	pin G1 = IOB_W14_1;
	pin G2 = IOB_W14_0;
	pin G3 = IOB_W15_1;
	pin G4 = IOB_W15_0;
	pin G5 = IOB_W17_1;
	pin G6 = IOB_W15_3;
	pin G7 = VCCIO5;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCIO0;
	pin G11 = VCCIO0;
	pin G12 = VCCINT;
	pin G13 = IOB_E18_2;
	pin G14 = IOB_E18_3;
	pin G15 = IOB_E16_0;
	pin G16 = IOB_E15_0;
	pin G17 = IOB_E14_1;
	pin G18 = IOB_E13_3;
	pin H1 = IOB_W13_1;
	pin H2 = IOB_W13_0;
	pin H3 = IOB_W14_2;
	pin H4 = IOB_W14_3;
	pin H5 = IOB_W16_3;
	pin H6 = IOB_W13_2;
	pin H7 = VCCIO5;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCIO1;
	pin H13 = IOB_E17_3;
	pin H14 = IOB_E15_2;
	pin H15 = IOB_E15_1;
	pin H16 = IOB_E14_2;
	pin H17 = IOB_E13_1;
	pin H18 = IOB_E11_0;
	pin J1 = IOB_W13_3;
	pin J2 = IOB_W12_0;
	pin J3 = IOB_W12_2;
	pin J4 = IOB_W11_0;
	pin J5 = IOB_W12_1;
	pin J6 = IOB_W11_3;
	pin J7 = IOB_W12_3;
	pin J8 = VCCIO4;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO1;
	pin J12 = IOB_E12_3;
	pin J13 = IOB_E13_2;
	pin J14 = IOB_E12_2;
	pin J15 = IOB_E13_0;
	pin J16 = IOB_E12_0;
	pin J17 = IOB_E12_1;
	pin J18 = IOB_E11_3;
	pin K1 = IOB_W8_0;
	pin K2 = IOB_W11_2;
	pin K3 = IOB_W11_1;
	pin K4 = IOB_W7_0;
	pin K5 = IOB_W8_3;
	pin K6 = IOB_W7_2;
	pin K7 = IOB_W8_2;
	pin K8 = VCCIO4;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO1;
	pin K12 = IOB_E8_2;
	pin K13 = IOB_E8_3;
	pin K14 = IOB_E11_2;
	pin K15 = IOB_E11_1;
	pin K16 = IOB_E8_0;
	pin K17 = IOB_E8_1;
	pin K18 = IOB_E7_0;
	pin L1 = IOB_W8_1;
	pin L2 = IOB_W7_1;
	pin L3 = IOB_W7_3;
	pin L4 = IOB_W6_0;
	pin L5 = IOB_W5_3;
	pin L6 = IOB_W6_3;
	pin L7 = VCCIO3;
	pin L8 = VCCINT;
	pin L9 = VCCINT;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCIO1;
	pin L13 = IOB_E7_3;
	pin L14 = IOB_E5_2;
	pin L15 = IOB_E7_2;
	pin L16 = IOB_E7_1;
	pin L17 = IOB_E6_0;
	pin L18 = IOB_E6_2;
	pin M1 = IOB_W6_2;
	pin M2 = IOB_W6_1;
	pin M3 = IOB_W5_2;
	pin M4 = IOB_W4_1;
	pin M5 = IOB_W4_2;
	pin M6 = IOB_W3_3;
	pin M7 = VCCIO3;
	pin M8 = VCCIO2;
	pin M9 = VCCIO2;
	pin M10 = VCCIO2;
	pin M11 = VCCIO2;
	pin M12 = VCCINT;
	pin M13 = IOB_E3_3;
	pin M14 = IOB_E4_2;
	pin M15 = IOB_E4_0;
	pin M16 = IOB_E6_1;
	pin M17 = IOB_E5_0;
	pin M18 = IOB_E6_3;
	pin N1 = IOB_W5_0;
	pin N2 = IOB_W5_1;
	pin N3 = IOB_W4_3;
	pin N4 = IOB_W2_0;
	pin N5 = IOB_W1_1;
	pin N6 = GND;
	pin N7 = IOB_S6_2;
	pin N8 = IOB_S8_2;
	pin N9 = IOB_S14_2;
	pin N10 = IOB_S14_3;
	pin N11 = IOB_S20_2;
	pin N12 = IOB_S25_3;
	pin N13 = GND;
	pin N14 = IOB_E2_3;
	pin N15 = IOB_E3_1;
	pin N16 = IOB_E4_3;
	pin N17 = IOB_E5_3;
	pin N18 = IOB_E5_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_2;
	pin P3 = IOB_W3_1;
	pin P4 = IOB_W1_2;
	pin P5 = IOB_S3_2;
	pin P6 = IOB_S2_3;
	pin P7 = IOB_S6_3;
	pin P8 = IOB_S9_3;
	pin P9 = IOB_S12_3;
	pin P10 = IOB_S19_2;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S26_2;
	pin P13 = IOB_S29_2;
	pin P14 = IOB_S29_3;
	pin P15 = IOB_E1_0;
	pin P16 = IOB_E2_0;
	pin P17 = IOB_E3_0;
	pin P18 = IOB_E4_1;
	pin R1 = IOB_W3_0;
	pin R2 = IOB_W2_2;
	pin R3 = IOB_W1_3;
	pin R4 = IOB_S2_2;
	pin R5 = IOB_S5_2;
	pin R6 = IOB_S3_3;
	pin R7 = IOB_S8_3;
	pin R8 = IOB_S11_3;
	pin R9 = IOB_S12_2;
	pin R10 = IOB_S17_3;
	pin R11 = IOB_S20_3;
	pin R12 = IOB_S23_2;
	pin R13 = IOB_S28_2;
	pin R14 = IOB_S26_3;
	pin R15 = IOB_S28_3;
	pin R16 = IOB_E1_2;
	pin R17 = IOB_E2_2;
	pin R18 = IOB_E3_2;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W1_0;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S5_3;
	pin T5 = IOB_S6_0;
	pin T6 = IOB_S8_0;
	pin T7 = IOB_S9_2;
	pin T8 = IOB_S12_0;
	pin T9 = IOB_S12_1;
	pin T10 = IOB_S17_2;
	pin T11 = IOB_S19_3;
	pin T12 = IOB_S22_3;
	pin T13 = IOB_S23_3;
	pin T14 = IOB_S25_2;
	pin T15 = IOB_S28_0;
	pin T16 = IOB_S28_1;
	pin T17 = IOB_E1_3;
	pin T18 = IOB_E2_1;
	pin U1 = IOB_W2_3;
	pin U2 = GND;
	pin U3 = IOB_S2_1;
	pin U4 = IOB_S3_1;
	pin U5 = IOB_S6_1;
	pin U6 = IOB_S8_1;
	pin U7 = IOB_S11_2;
	pin U8 = IOB_S11_1;
	pin U9 = IOB_S14_1;
	pin U10 = IOB_S17_1;
	pin U11 = IOB_S19_1;
	pin U12 = IOB_S22_0;
	pin U13 = IOB_S23_0;
	pin U14 = IOB_S25_0;
	pin U15 = IOB_S26_0;
	pin U16 = IOB_S29_0;
	pin U17 = GND;
	pin U18 = IOB_E1_1;
	pin V1 = GND;
	pin V2 = IOB_S2_0;
	pin V3 = IOB_S5_0;
	pin V4 = IOB_S5_1;
	pin V5 = IOB_S9_0;
	pin V6 = IOB_S9_1;
	pin V7 = IOB_S11_0;
	pin V8 = IOB_S14_0;
	pin V9 = IOB_S17_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S20_1;
	pin V13 = IOB_S22_1;
	pin V14 = IOB_S23_1;
	pin V15 = IOB_S25_1;
	pin V16 = IOB_S26_1;
	pin V17 = IOB_S29_1;
	pin V18 = GND;
}

// LCMXO3L-2100E-CSFBGA324 LCMXO3L-4300E-CSFBGA324 LCMXO3LF-2100E-CSFBGA324 LCMXO3LF-4300E-CSFBGA324
bond BOND43 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N27_1;
	pin A3 = IOB_N26_0;
	pin A4 = IOB_N25_0;
	pin A5 = IOB_N24_0;
	pin A6 = IOB_N23_2;
	pin A7 = IOB_N22_0;
	pin A8 = IOB_N20_0;
	pin A9 = IOB_N19_3;
	pin A10 = IOB_N17_0;
	pin A11 = IOB_N13_0;
	pin A12 = IOB_N12_0;
	pin A13 = IOB_N11_3;
	pin A14 = IOB_N11_0;
	pin A15 = IOB_N10_0;
	pin A16 = IOB_N9_0;
	pin A17 = IOB_N8_0;
	pin A18 = GND;
	pin B1 = IOB_E18_0;
	pin B2 = IOB_N27_0;
	pin B3 = IOB_N26_1;
	pin B4 = IOB_N25_1;
	pin B5 = IOB_N24_1;
	pin B6 = IOB_N23_3;
	pin B7 = IOB_N22_1;
	pin B8 = IOB_N20_1;
	pin B9 = IOB_N19_2;
	pin B10 = IOB_N17_1;
	pin B11 = IOB_N13_1;
	pin B12 = IOB_N12_1;
	pin B13 = IOB_N11_2;
	pin B14 = IOB_N11_1;
	pin B15 = IOB_N10_1;
	pin B16 = IOB_N9_1;
	pin B17 = IOB_N8_1;
	pin B18 = IOB_W18_0;
	pin C1 = IOB_E18_1;
	pin C2 = NC;
	pin C3 = IOB_N27_2;
	pin C4 = IOB_N26_2;
	pin C5 = IOB_N25_2;
	pin C6 = IOB_N24_3;
	pin C7 = IOB_N23_1;
	pin C8 = IOB_N20_2;
	pin C9 = IOB_N18_2;
	pin C10 = IOB_N18_1;
	pin C11 = IOB_N13_2;
	pin C12 = IOB_N12_2;
	pin C13 = NC;
	pin C14 = IOB_N10_2;
	pin C15 = IOB_N8_2;
	pin C16 = IOB_W19_2;
	pin C17 = IOB_W19_1;
	pin C18 = IOB_W18_1;
	pin D1 = IOB_E17_0;
	pin D2 = IOB_E17_1;
	pin D3 = IOB_E18_3;
	pin D4 = IOB_N27_3;
	pin D5 = IOB_N26_3;
	pin D6 = IOB_N24_2;
	pin D7 = IOB_N23_0;
	pin D8 = IOB_N21_3;
	pin D9 = IOB_N18_3;
	pin D10 = IOB_N18_0;
	pin D11 = IOB_N13_3;
	pin D12 = IOB_N12_3;
	pin D13 = IOB_N10_3;
	pin D14 = IOB_N8_3;
	pin D15 = IOB_W19_3;
	pin D16 = IOB_W18_2;
	pin D17 = IOB_W17_1;
	pin D18 = IOB_W17_0;
	pin E1 = IOB_E16_0;
	pin E2 = IOB_E16_1;
	pin E3 = IOB_E17_3;
	pin E4 = IOB_E19_3;
	pin E5 = IOB_E19_2;
	pin E6 = IOB_N25_3;
	pin E7 = IOB_N22_3;
	pin E8 = IOB_N21_2;
	pin E9 = IOB_N19_0;
	pin E10 = IOB_N17_3;
	pin E11 = IOB_N14_3;
	pin E12 = NC;
	pin E13 = IOB_N9_2;
	pin E14 = IOB_W18_3;
	pin E15 = IOB_W17_3;
	pin E16 = IOB_W17_2;
	pin E17 = IOB_W16_1;
	pin E18 = IOB_W16_0;
	pin F1 = NC;
	pin F2 = IOB_E15_1;
	pin F3 = NC;
	pin F4 = IOB_E16_3;
	pin F5 = IOB_E17_2;
	pin F6 = IOB_E19_1;
	pin F7 = IOB_N22_2;
	pin F8 = IOB_N21_1;
	pin F9 = IOB_N19_1;
	pin F10 = IOB_N17_2;
	pin F11 = IOB_N14_2;
	pin F12 = IOB_N9_3;
	pin F13 = GND;
	pin F14 = IOB_W16_3;
	pin F15 = IOB_W16_2;
	pin F16 = IOB_W15_2;
	pin F17 = IOB_W15_1;
	pin F18 = IOB_W15_0;
	pin G1 = IOB_E14_0;
	pin G2 = IOB_E14_1;
	pin G3 = IOB_E14_2;
	pin G4 = IOB_E15_3;
	pin G5 = IOB_E15_2;
	pin G6 = GND;
	pin G7 = IOB_E19_0;
	pin G8 = IOB_N21_0;
	pin G9 = IOB_N20_3;
	pin G10 = IOB_N14_1;
	pin G11 = IOB_N14_0;
	pin G12 = IOB_W19_0;
	pin G13 = VCCIO5;
	pin G14 = IOB_W15_3;
	pin G15 = IOB_W14_3;
	pin G16 = IOB_W14_2;
	pin G17 = IOB_W14_0;
	pin G18 = IOB_W14_1;
	pin H1 = IOB_E13_0;
	pin H2 = IOB_E13_1;
	pin H3 = IOB_E13_3;
	pin H4 = IOB_E13_2;
	pin H5 = IOB_E14_3;
	pin H6 = VCCIO1;
	pin H7 = GND;
	pin H8 = VCCIO0;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = GND;
	pin H13 = VCCIO5;
	pin H14 = IOB_W13_3;
	pin H15 = IOB_W13_2;
	pin H16 = IOB_W12_0;
	pin H17 = NC;
	pin H18 = IOB_W13_0;
	pin J1 = IOB_E11_0;
	pin J2 = IOB_E12_0;
	pin J3 = IOB_E12_1;
	pin J4 = IOB_E12_2;
	pin J5 = IOB_E12_3;
	pin J6 = VCCIO1;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = IOB_W12_3;
	pin J15 = NC;
	pin J16 = IOB_W12_1;
	pin J17 = IOB_W11_0;
	pin J18 = IOB_W11_1;
	pin K1 = IOB_E11_1;
	pin K2 = IOB_E11_2;
	pin K3 = IOB_E11_3;
	pin K4 = IOB_E8_2;
	pin K5 = IOB_E8_3;
	pin K6 = VCCIO1;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = VCCIO4;
	pin K13 = VCCIO4;
	pin K14 = IOB_W8_3;
	pin K15 = IOB_W8_2;
	pin K16 = IOB_W8_1;
	pin K17 = IOB_W8_0;
	pin K18 = IOB_W11_3;
	pin L1 = IOB_E8_0;
	pin L2 = IOB_E8_1;
	pin L3 = IOB_E7_2;
	pin L4 = IOB_E7_3;
	pin L5 = IOB_E6_0;
	pin L6 = VCCIO1;
	pin L7 = GND;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = VCCIO2;
	pin L12 = GND;
	pin L13 = VCCIO3;
	pin L14 = IOB_W7_1;
	pin L15 = IOB_W7_0;
	pin L16 = IOB_W7_3;
	pin L17 = NC;
	pin L18 = IOB_W11_2;
	pin M1 = IOB_E7_0;
	pin M2 = IOB_E7_1;
	pin M3 = NC;
	pin M4 = IOB_E6_2;
	pin M5 = IOB_E6_3;
	pin M6 = GND;
	pin M7 = IOB_S25_1;
	pin M8 = IOB_S20_3;
	pin M9 = IOB_S19_2;
	pin M10 = IOB_S12_2;
	pin M11 = IOB_S9_2;
	pin M12 = IOB_S6_3;
	pin M13 = VCCIO3;
	pin M14 = IOB_W6_3;
	pin M15 = IOB_W6_2;
	pin M16 = IOB_W6_1;
	pin M17 = IOB_W6_0;
	pin M18 = IOB_W5_1;
	pin N1 = IOB_E5_0;
	pin N2 = IOB_E5_1;
	pin N3 = IOB_E5_2;
	pin N4 = IOB_E5_3;
	pin N5 = IOB_E3_0;
	pin N6 = IOB_E3_1;
	pin N7 = IOB_S23_3;
	pin N8 = IOB_S20_2;
	pin N9 = IOB_S17_3;
	pin N10 = IOB_S12_3;
	pin N11 = IOB_S9_3;
	pin N12 = IOB_S8_2;
	pin N13 = GND;
	pin N14 = NC;
	pin N15 = IOB_W4_2;
	pin N16 = IOB_W5_3;
	pin N17 = IOB_W5_2;
	pin N18 = IOB_W5_0;
	pin P1 = IOB_E4_0;
	pin P2 = IOB_E4_1;
	pin P3 = IOB_E4_2;
	pin P4 = IOB_E4_3;
	pin P5 = IOB_E3_3;
	pin P6 = IOB_E3_2;
	pin P7 = IOB_S23_2;
	pin P8 = IOB_S20_1;
	pin P9 = IOB_S17_2;
	pin P10 = IOB_S14_0;
	pin P11 = IOB_S11_0;
	pin P12 = IOB_S8_3;
	pin P13 = IOB_W3_3;
	pin P14 = IOB_W3_2;
	pin P15 = IOB_W3_1;
	pin P16 = IOB_W3_0;
	pin P17 = IOB_W4_1;
	pin P18 = IOB_W4_0;
	pin R1 = IOB_E2_0;
	pin R2 = IOB_E2_1;
	pin R3 = IOB_E2_2;
	pin R4 = NC;
	pin R5 = IOB_S28_2;
	pin R6 = IOB_S26_3;
	pin R7 = IOB_S23_1;
	pin R8 = IOB_S20_0;
	pin R9 = IOB_S17_1;
	pin R10 = IOB_S14_1;
	pin R11 = IOB_S11_1;
	pin R12 = IOB_S8_0;
	pin R13 = IOB_S5_3;
	pin R14 = IOB_S5_2;
	pin R15 = NC;
	pin R16 = IOB_W2_2;
	pin R17 = IOB_W2_1;
	pin R18 = IOB_W2_0;
	pin T1 = IOB_E1_0;
	pin T2 = NC;
	pin T3 = IOB_E1_3;
	pin T4 = IOB_S28_3;
	pin T5 = IOB_S26_2;
	pin T6 = IOB_S25_0;
	pin T7 = IOB_S23_0;
	pin T8 = IOB_S19_3;
	pin T9 = IOB_S17_0;
	pin T10 = IOB_S14_2;
	pin T11 = IOB_S11_2;
	pin T12 = IOB_S8_1;
	pin T13 = IOB_S6_2;
	pin T14 = IOB_S3_3;
	pin T15 = IOB_W1_3;
	pin T16 = IOB_W1_2;
	pin T17 = IOB_W1_1;
	pin T18 = IOB_W1_0;
	pin U1 = IOB_E1_1;
	pin U2 = IOB_S29_3;
	pin U3 = IOB_S29_1;
	pin U4 = IOB_S28_1;
	pin U5 = IOB_S26_1;
	pin U6 = IOB_S25_3;
	pin U7 = IOB_S22_1;
	pin U8 = IOB_S22_2;
	pin U9 = IOB_S19_0;
	pin U10 = IOB_S14_3;
	pin U11 = IOB_S11_3;
	pin U12 = IOB_S9_0;
	pin U13 = IOB_S6_1;
	pin U14 = IOB_S5_0;
	pin U15 = IOB_S3_2;
	pin U16 = IOB_S2_3;
	pin U17 = IOB_S2_2;
	pin U18 = IOB_S2_0;
	pin V1 = GND;
	pin V2 = IOB_S29_2;
	pin V3 = IOB_S29_0;
	pin V4 = IOB_S28_0;
	pin V5 = IOB_S26_0;
	pin V6 = IOB_S25_2;
	pin V7 = IOB_S22_0;
	pin V8 = IOB_S22_3;
	pin V9 = IOB_S19_1;
	pin V10 = IOB_S12_1;
	pin V11 = IOB_S12_0;
	pin V12 = IOB_S9_1;
	pin V13 = IOB_S6_0;
	pin V14 = IOB_S5_1;
	pin V15 = IOB_S3_1;
	pin V16 = IOB_S3_0;
	pin V17 = IOB_S2_1;
	pin V18 = GND;
}

// LAMXO3LF-2100E-CSFBGA121 LAMXO3LF-4300E-CSFBGA121 LCMXO3L-4300E-CSFBGA121 LCMXO3LF-4300E-CSFBGA121
bond BOND44 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N26_0;
	pin A3 = IOB_N23_0;
	pin A4 = IOB_N20_0;
	pin A5 = IOB_N19_2;
	pin A6 = IOB_N17_1;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N12_3;
	pin A9 = IOB_N10_0;
	pin A10 = IOB_N8_0;
	pin A11 = GND;
	pin B1 = IOB_E18_0;
	pin B2 = IOB_N26_1;
	pin B3 = IOB_N23_1;
	pin B4 = IOB_N20_1;
	pin B5 = IOB_N19_3;
	pin B6 = IOB_N17_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N8_1;
	pin B10 = IOB_W17_0;
	pin B11 = IOB_W17_1;
	pin C1 = IOB_E18_1;
	pin C2 = IOB_E19_0;
	pin C3 = IOB_N27_2;
	pin C4 = IOB_N22_3;
	pin C5 = IOB_N22_2;
	pin C6 = IOB_N14_3;
	pin C7 = IOB_N14_2;
	pin C8 = IOB_N9_0;
	pin C9 = IOB_W18_0;
	pin C10 = IOB_W15_0;
	pin C11 = IOB_W15_1;
	pin D1 = IOB_E16_1;
	pin D2 = IOB_E16_0;
	pin D3 = IOB_E19_1;
	pin D4 = IOB_N27_3;
	pin D5 = VCCINT;
	pin D6 = VCCIO0;
	pin D7 = IOB_N12_2;
	pin D8 = VCCIO5;
	pin D9 = IOB_W14_0;
	pin D10 = IOB_W13_0;
	pin D11 = IOB_W13_1;
	pin E1 = IOB_E13_1;
	pin E2 = IOB_E13_0;
	pin E3 = IOB_E15_1;
	pin E4 = IOB_E15_0;
	pin E5 = VCCINT;
	pin E6 = GND;
	pin E7 = GND;
	pin E8 = IOB_W18_1;
	pin E9 = IOB_W14_1;
	pin E10 = IOB_W12_0;
	pin E11 = IOB_W12_1;
	pin F1 = IOB_E11_1;
	pin F2 = IOB_E11_0;
	pin F3 = IOB_E12_0;
	pin F4 = IOB_E12_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = VCCINT;
	pin F8 = VCCIO4;
	pin F9 = IOB_W8_0;
	pin F10 = IOB_W11_3;
	pin F11 = IOB_W11_2;
	pin G1 = IOB_E8_0;
	pin G2 = IOB_E8_1;
	pin G3 = IOB_E7_0;
	pin G4 = IOB_E7_1;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = IOB_W5_1;
	pin G9 = IOB_W5_0;
	pin G10 = IOB_W7_1;
	pin G11 = IOB_W7_0;
	pin H1 = IOB_E6_0;
	pin H2 = IOB_E6_1;
	pin H3 = IOB_E5_0;
	pin H4 = IOB_E5_1;
	pin H5 = VCCIO1;
	pin H6 = VCCIO2;
	pin H7 = IOB_S8_1;
	pin H8 = VCCIO3;
	pin H9 = IOB_S2_0;
	pin H10 = IOB_W4_1;
	pin H11 = IOB_W4_0;
	pin J1 = IOB_E3_0;
	pin J2 = IOB_E2_0;
	pin J3 = IOB_E2_1;
	pin J4 = IOB_S26_1;
	pin J5 = IOB_S26_0;
	pin J6 = IOB_S22_0;
	pin J7 = IOB_S14_1;
	pin J8 = IOB_S8_0;
	pin J9 = IOB_S2_1;
	pin J10 = IOB_W1_1;
	pin J11 = IOB_W2_0;
	pin K1 = IOB_E3_1;
	pin K2 = IOB_S29_1;
	pin K3 = IOB_S28_1;
	pin K4 = IOB_S23_1;
	pin K5 = IOB_S20_1;
	pin K6 = IOB_S19_1;
	pin K7 = IOB_S12_1;
	pin K8 = IOB_S9_0;
	pin K9 = IOB_S6_0;
	pin K10 = IOB_S3_0;
	pin K11 = IOB_W1_0;
	pin L1 = GND;
	pin L2 = IOB_S29_0;
	pin L3 = IOB_S28_0;
	pin L4 = IOB_S23_0;
	pin L5 = IOB_S20_0;
	pin L6 = IOB_S19_0;
	pin L7 = IOB_S12_0;
	pin L8 = IOB_S9_1;
	pin L9 = IOB_S6_1;
	pin L10 = IOB_S3_1;
	pin L11 = GND;
}

// LCMXO3L-4300E-CSFBGA256 LCMXO3LF-4300E-CSFBGA256
bond BOND45 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_E19_0;
	pin A3 = IOB_N27_0;
	pin A4 = IOB_N26_0;
	pin A5 = IOB_N23_2;
	pin A6 = IOB_N23_0;
	pin A7 = IOB_N21_1;
	pin A8 = IOB_N19_2;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N14_1;
	pin A11 = IOB_N13_2;
	pin A12 = IOB_N13_1;
	pin A13 = IOB_N10_0;
	pin A14 = IOB_N8_0;
	pin A15 = IOB_N8_2;
	pin A16 = GND;
	pin B1 = IOB_E18_0;
	pin B2 = IOB_E19_1;
	pin B3 = IOB_N27_1;
	pin B4 = IOB_N26_1;
	pin B5 = IOB_N23_3;
	pin B6 = IOB_N23_1;
	pin B7 = IOB_N21_0;
	pin B8 = IOB_N19_3;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N14_0;
	pin B11 = IOB_N13_3;
	pin B12 = IOB_N13_0;
	pin B13 = IOB_N10_1;
	pin B14 = IOB_N8_1;
	pin B15 = IOB_W18_0;
	pin B16 = IOB_W18_1;
	pin C1 = IOB_E16_1;
	pin C2 = IOB_E18_1;
	pin C3 = IOB_E17_3;
	pin C4 = IOB_N27_2;
	pin C5 = IOB_N24_1;
	pin C6 = IOB_N22_3;
	pin C7 = IOB_N22_2;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N19_0;
	pin C10 = IOB_N14_2;
	pin C11 = IOB_N14_3;
	pin C12 = IOB_N12_3;
	pin C13 = IOB_N11_0;
	pin C14 = IOB_W19_3;
	pin C15 = IOB_W17_0;
	pin C16 = IOB_W17_1;
	pin D1 = IOB_E15_0;
	pin D2 = IOB_E16_0;
	pin D3 = IOB_E17_2;
	pin D4 = IOB_E19_2;
	pin D5 = IOB_N27_3;
	pin D6 = IOB_N24_0;
	pin D7 = IOB_N22_0;
	pin D8 = IOB_N20_0;
	pin D9 = IOB_N18_1;
	pin D10 = IOB_N12_1;
	pin D11 = IOB_N12_2;
	pin D12 = IOB_N11_1;
	pin D13 = IOB_W19_2;
	pin D14 = IOB_W17_2;
	pin D15 = IOB_W15_0;
	pin D16 = IOB_W15_1;
	pin E1 = IOB_E13_2;
	pin E2 = IOB_E15_1;
	pin E3 = IOB_E15_3;
	pin E4 = IOB_E19_3;
	pin E5 = IOB_N25_1;
	pin E6 = IOB_N25_0;
	pin E7 = IOB_N22_1;
	pin E8 = IOB_N20_1;
	pin E9 = IOB_N18_0;
	pin E10 = IOB_N12_0;
	pin E11 = IOB_N9_1;
	pin E12 = IOB_N9_0;
	pin E13 = IOB_W17_3;
	pin E14 = IOB_W14_3;
	pin E15 = IOB_W14_2;
	pin E16 = IOB_W13_2;
	pin F1 = IOB_E12_1;
	pin F2 = IOB_E13_3;
	pin F3 = IOB_E15_2;
	pin F4 = IOB_E16_2;
	pin F5 = GND;
	pin F6 = VCCIO0;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO0;
	pin F10 = GND;
	pin F11 = VCCIO5;
	pin F12 = IOB_W15_3;
	pin F13 = IOB_W15_2;
	pin F14 = IOB_W13_0;
	pin F15 = IOB_W13_1;
	pin F16 = IOB_W13_3;
	pin G1 = IOB_E11_1;
	pin G2 = IOB_E12_0;
	pin G3 = IOB_E13_1;
	pin G4 = IOB_E13_0;
	pin G5 = IOB_E16_3;
	pin G6 = VCCIO1;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = VCCIO5;
	pin G13 = IOB_W14_0;
	pin G14 = IOB_W14_1;
	pin G15 = IOB_W12_0;
	pin G16 = IOB_W12_1;
	pin H1 = IOB_E11_2;
	pin H2 = IOB_E11_0;
	pin H3 = IOB_E12_3;
	pin H4 = IOB_E12_2;
	pin H5 = VCCIO1;
	pin H6 = GND;
	pin H7 = VCCINT;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = VCCIO4;
	pin H13 = IOB_W12_2;
	pin H14 = IOB_W12_3;
	pin H15 = IOB_W11_0;
	pin H16 = IOB_W11_1;
	pin J1 = IOB_E8_0;
	pin J2 = IOB_E11_3;
	pin J3 = IOB_E8_3;
	pin J4 = IOB_E8_2;
	pin J5 = VCCIO1;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCIO4;
	pin J13 = IOB_W8_2;
	pin J14 = IOB_W8_3;
	pin J15 = IOB_W11_3;
	pin J16 = IOB_W11_2;
	pin K1 = IOB_E8_1;
	pin K2 = IOB_E7_0;
	pin K3 = IOB_E7_3;
	pin K4 = IOB_E6_2;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_W5_2;
	pin K14 = IOB_W7_3;
	pin K15 = IOB_W8_1;
	pin K16 = IOB_W8_0;
	pin L1 = IOB_E7_1;
	pin L2 = IOB_E7_2;
	pin L3 = IOB_E5_2;
	pin L4 = IOB_E5_3;
	pin L5 = IOB_E6_3;
	pin L6 = GND;
	pin L7 = VCCIO2;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = VCCIO3;
	pin L12 = VCCIO3;
	pin L13 = IOB_W4_3;
	pin L14 = IOB_W5_3;
	pin L15 = IOB_W7_1;
	pin L16 = IOB_W7_2;
	pin M1 = IOB_E6_0;
	pin M2 = IOB_E6_1;
	pin M3 = IOB_E3_0;
	pin M4 = IOB_E2_1;
	pin M5 = IOB_S29_0;
	pin M6 = IOB_S26_0;
	pin M7 = IOB_S23_1;
	pin M8 = IOB_S20_1;
	pin M9 = IOB_S14_1;
	pin M10 = IOB_S9_1;
	pin M11 = IOB_S6_0;
	pin M12 = IOB_S2_3;
	pin M13 = IOB_W1_0;
	pin M14 = IOB_W4_2;
	pin M15 = IOB_W5_1;
	pin M16 = IOB_W7_0;
	pin N1 = IOB_E5_0;
	pin N2 = IOB_E3_1;
	pin N3 = IOB_E2_0;
	pin N4 = IOB_E1_3;
	pin N5 = IOB_S29_1;
	pin N6 = IOB_S26_1;
	pin N7 = IOB_S23_0;
	pin N8 = IOB_S20_0;
	pin N9 = IOB_S14_0;
	pin N10 = IOB_S9_0;
	pin N11 = IOB_S6_1;
	pin N12 = IOB_S2_2;
	pin N13 = IOB_W1_1;
	pin N14 = IOB_W1_2;
	pin N15 = IOB_W4_1;
	pin N16 = IOB_W5_0;
	pin P1 = IOB_E5_1;
	pin P2 = IOB_E3_3;
	pin P3 = IOB_E1_2;
	pin P4 = IOB_S29_3;
	pin P5 = IOB_S29_2;
	pin P6 = IOB_S22_3;
	pin P7 = IOB_S22_2;
	pin P8 = IOB_S14_3;
	pin P9 = IOB_S14_2;
	pin P10 = IOB_S9_2;
	pin P11 = IOB_S8_3;
	pin P12 = IOB_S5_0;
	pin P13 = IOB_S2_0;
	pin P14 = IOB_W1_3;
	pin P15 = IOB_W3_2;
	pin P16 = IOB_W4_0;
	pin R1 = IOB_E3_2;
	pin R2 = IOB_S28_0;
	pin R3 = IOB_S25_0;
	pin R4 = IOB_S23_3;
	pin R5 = IOB_S22_1;
	pin R6 = IOB_S20_3;
	pin R7 = IOB_S19_1;
	pin R8 = IOB_S17_0;
	pin R9 = IOB_S12_1;
	pin R10 = IOB_S9_3;
	pin R11 = IOB_S8_1;
	pin R12 = IOB_S8_2;
	pin R13 = IOB_S5_1;
	pin R14 = IOB_S2_1;
	pin R15 = IOB_W2_0;
	pin R16 = IOB_W3_3;
	pin T1 = GND;
	pin T2 = IOB_S28_1;
	pin T3 = IOB_S25_1;
	pin T4 = IOB_S23_2;
	pin T5 = IOB_S22_0;
	pin T6 = IOB_S20_2;
	pin T7 = IOB_S19_0;
	pin T8 = IOB_S17_1;
	pin T9 = IOB_S12_0;
	pin T10 = IOB_S11_1;
	pin T11 = IOB_S11_0;
	pin T12 = IOB_S8_0;
	pin T13 = IOB_S3_0;
	pin T14 = IOB_S3_1;
	pin T15 = IOB_W2_1;
	pin T16 = GND;
}

// LCMXO3L-6900C-CABGA324 LCMXO3LF-6900C-CABGA324
bond BOND46 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N8_0;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N11_0;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N13_1;
	pin A7 = IOB_N14_0;
	pin A8 = IOB_N16_1;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N25_0;
	pin A12 = IOB_N25_1;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N27_1;
	pin A15 = IOB_N34_0;
	pin A16 = IOB_N34_1;
	pin A17 = IOB_N35_1;
	pin A18 = GND;
	pin B1 = IOB_W24_0;
	pin B2 = GND;
	pin B3 = IOB_N8_1;
	pin B4 = IOB_N10_1;
	pin B5 = IOB_N10_3;
	pin B6 = IOB_N13_0;
	pin B7 = IOB_N14_1;
	pin B8 = IOB_N16_0;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N20_1;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N24_0;
	pin B13 = IOB_N26_1;
	pin B14 = IOB_N32_0;
	pin B15 = IOB_N32_1;
	pin B16 = IOB_N35_0;
	pin B17 = GND;
	pin B18 = IOB_E24_0;
	pin C1 = IOB_W24_3;
	pin C2 = IOB_W24_1;
	pin C3 = IOB_N9_0;
	pin C4 = IOB_N9_1;
	pin C5 = IOB_N12_0;
	pin C6 = IOB_N13_3;
	pin C7 = IOB_N16_2;
	pin C8 = IOB_N16_3;
	pin C9 = IOB_N20_2;
	pin C10 = IOB_N21_0;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N26_0;
	pin C13 = IOB_N31_1;
	pin C14 = IOB_N33_0;
	pin C15 = IOB_N33_1;
	pin C16 = IOB_N35_2;
	pin C17 = IOB_E24_1;
	pin C18 = IOB_E23_1;
	pin D1 = IOB_W22_3;
	pin D2 = IOB_W22_0;
	pin D3 = IOB_W24_2;
	pin D4 = IOB_N8_2;
	pin D5 = IOB_N10_2;
	pin D6 = IOB_N12_1;
	pin D7 = IOB_N13_2;
	pin D8 = IOB_N15_0;
	pin D9 = IOB_N20_3;
	pin D10 = IOB_N21_3;
	pin D11 = IOB_N26_2;
	pin D12 = IOB_N26_3;
	pin D13 = IOB_N33_2;
	pin D14 = IOB_N34_2;
	pin D15 = IOB_N34_3;
	pin D16 = IOB_E24_3;
	pin D17 = IOB_E22_1;
	pin D18 = IOB_E20_3;
	pin E1 = IOB_W21_1;
	pin E2 = IOB_W21_0;
	pin E3 = IOB_W23_2;
	pin E4 = IOB_W23_0;
	pin E5 = IOB_N8_3;
	pin E6 = IOB_N9_3;
	pin E7 = IOB_N15_1;
	pin E8 = IOB_N17_2;
	pin E9 = IOB_N21_2;
	pin E10 = IOB_N25_2;
	pin E11 = IOB_N25_3;
	pin E12 = IOB_N32_2;
	pin E13 = IOB_N33_3;
	pin E14 = IOB_N35_3;
	pin E15 = IOB_E23_0;
	pin E16 = IOB_E22_2;
	pin E17 = IOB_E20_2;
	pin E18 = IOB_E18_0;
	pin F1 = IOB_W20_2;
	pin F2 = IOB_W21_2;
	pin F3 = IOB_W22_2;
	pin F4 = IOB_W23_1;
	pin F5 = IOB_W23_3;
	pin F6 = GND;
	pin F7 = IOB_N9_2;
	pin F8 = IOB_N17_3;
	pin F9 = IOB_N24_2;
	pin F10 = IOB_N24_3;
	pin F11 = IOB_N31_0;
	pin F12 = IOB_N32_3;
	pin F13 = GND;
	pin F14 = IOB_E24_2;
	pin F15 = IOB_E22_0;
	pin F16 = IOB_E21_1;
	pin F17 = IOB_E19_3;
	pin F18 = IOB_E18_3;
	pin G1 = IOB_W18_1;
	pin G2 = IOB_W18_0;
	pin G3 = IOB_W20_1;
	pin G4 = IOB_W20_0;
	pin G5 = IOB_W22_1;
	pin G6 = IOB_W20_3;
	pin G7 = VCCIO5;
	pin G8 = VCCIO0;
	pin G9 = VCCIO0;
	pin G10 = VCCIO0;
	pin G11 = VCCIO0;
	pin G12 = VCCINT;
	pin G13 = IOB_E23_2;
	pin G14 = IOB_E23_3;
	pin G15 = IOB_E21_0;
	pin G16 = IOB_E19_0;
	pin G17 = IOB_E18_1;
	pin G18 = IOB_E16_3;
	pin H1 = IOB_W17_1;
	pin H2 = IOB_W17_0;
	pin H3 = IOB_W19_2;
	pin H4 = IOB_W19_3;
	pin H5 = IOB_W21_3;
	pin H6 = IOB_W17_2;
	pin H7 = VCCIO5;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = VCCINT;
	pin H12 = VCCIO1;
	pin H13 = IOB_E22_3;
	pin H14 = IOB_E19_2;
	pin H15 = IOB_E19_1;
	pin H16 = IOB_E18_2;
	pin H17 = IOB_E17_1;
	pin H18 = IOB_E14_0;
	pin J1 = IOB_W17_3;
	pin J2 = IOB_W16_0;
	pin J3 = IOB_W16_2;
	pin J4 = IOB_W15_0;
	pin J5 = IOB_W16_1;
	pin J6 = IOB_W14_1;
	pin J7 = IOB_W16_3;
	pin J8 = VCCIO4;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO1;
	pin J12 = IOB_E15_3;
	pin J13 = IOB_E16_2;
	pin J14 = IOB_E15_2;
	pin J15 = IOB_E17_0;
	pin J16 = IOB_E15_0;
	pin J17 = IOB_E15_1;
	pin J18 = IOB_E11_1;
	pin K1 = IOB_W11_0;
	pin K2 = IOB_W14_0;
	pin K3 = IOB_W15_1;
	pin K4 = IOB_W9_0;
	pin K5 = IOB_W11_3;
	pin K6 = IOB_W10_2;
	pin K7 = IOB_W11_2;
	pin K8 = VCCIO4;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCIO1;
	pin K12 = IOB_E10_2;
	pin K13 = IOB_E10_3;
	pin K14 = IOB_E11_0;
	pin K15 = IOB_E14_1;
	pin K16 = IOB_E10_0;
	pin K17 = IOB_E10_1;
	pin K18 = IOB_E9_0;
	pin L1 = IOB_W11_1;
	pin L2 = IOB_W9_1;
	pin L3 = IOB_W10_3;
	pin L4 = IOB_W8_0;
	pin L5 = IOB_W7_3;
	pin L6 = IOB_W8_3;
	pin L7 = VCCIO3;
	pin L8 = VCCINT;
	pin L9 = VCCINT;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCIO1;
	pin L13 = IOB_E9_3;
	pin L14 = IOB_E5_2;
	pin L15 = IOB_E9_2;
	pin L16 = IOB_E9_1;
	pin L17 = IOB_E8_0;
	pin L18 = IOB_E7_2;
	pin M1 = IOB_W8_2;
	pin M2 = IOB_W8_1;
	pin M3 = IOB_W7_2;
	pin M4 = IOB_W4_1;
	pin M5 = IOB_W5_2;
	pin M6 = IOB_W3_3;
	pin M7 = VCCIO3;
	pin M8 = VCCIO2;
	pin M9 = VCCIO2;
	pin M10 = VCCIO2;
	pin M11 = VCCIO2;
	pin M12 = VCCINT;
	pin M13 = IOB_E3_3;
	pin M14 = IOB_E4_2;
	pin M15 = IOB_E4_0;
	pin M16 = IOB_E8_1;
	pin M17 = IOB_E5_0;
	pin M18 = IOB_E7_3;
	pin N1 = IOB_W7_0;
	pin N2 = IOB_W7_1;
	pin N3 = IOB_W5_3;
	pin N4 = IOB_W2_0;
	pin N5 = IOB_W1_1;
	pin N6 = GND;
	pin N7 = IOB_S8_2;
	pin N8 = IOB_S9_0;
	pin N9 = IOB_S17_2;
	pin N10 = IOB_S17_3;
	pin N11 = IOB_S25_2;
	pin N12 = IOB_S31_1;
	pin N13 = GND;
	pin N14 = IOB_E2_3;
	pin N15 = IOB_E3_1;
	pin N16 = IOB_E4_3;
	pin N17 = IOB_E5_3;
	pin N18 = IOB_E5_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_2;
	pin P3 = IOB_W3_1;
	pin P4 = IOB_W1_2;
	pin P5 = IOB_S5_2;
	pin P6 = IOB_S3_3;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S12_3;
	pin P9 = IOB_S15_3;
	pin P10 = IOB_S22_2;
	pin P11 = IOB_S27_0;
	pin P12 = IOB_S34_2;
	pin P13 = IOB_S37_2;
	pin P14 = IOB_S37_3;
	pin P15 = IOB_E1_0;
	pin P16 = IOB_E2_0;
	pin P17 = IOB_E3_0;
	pin P18 = IOB_E4_1;
	pin R1 = IOB_W3_0;
	pin R2 = IOB_W2_2;
	pin R3 = IOB_W1_3;
	pin R4 = IOB_S3_2;
	pin R5 = IOB_S6_2;
	pin R6 = IOB_S5_3;
	pin R7 = IOB_S9_1;
	pin R8 = IOB_S14_3;
	pin R9 = IOB_S15_2;
	pin R10 = IOB_S20_3;
	pin R11 = IOB_S25_3;
	pin R12 = IOB_S30_2;
	pin R13 = IOB_S36_2;
	pin R14 = IOB_S34_3;
	pin R15 = IOB_S36_3;
	pin R16 = IOB_E1_2;
	pin R17 = IOB_E2_2;
	pin R18 = IOB_E3_2;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W1_0;
	pin T3 = IOB_S5_0;
	pin T4 = IOB_S6_3;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S11_0;
	pin T7 = IOB_S12_2;
	pin T8 = IOB_S15_0;
	pin T9 = IOB_S15_1;
	pin T10 = IOB_S20_2;
	pin T11 = IOB_S22_3;
	pin T12 = IOB_S27_1;
	pin T13 = IOB_S30_3;
	pin T14 = IOB_S31_0;
	pin T15 = IOB_S36_0;
	pin T16 = IOB_S36_1;
	pin T17 = IOB_E1_3;
	pin T18 = IOB_E2_1;
	pin U1 = IOB_W2_3;
	pin U2 = GND;
	pin U3 = IOB_S3_1;
	pin U4 = IOB_S5_1;
	pin U5 = IOB_S8_1;
	pin U6 = IOB_S11_1;
	pin U7 = IOB_S14_2;
	pin U8 = IOB_S14_1;
	pin U9 = IOB_S17_1;
	pin U10 = IOB_S20_1;
	pin U11 = IOB_S22_1;
	pin U12 = IOB_S28_0;
	pin U13 = IOB_S30_0;
	pin U14 = IOB_S33_0;
	pin U15 = IOB_S34_0;
	pin U16 = IOB_S37_0;
	pin U17 = GND;
	pin U18 = IOB_E1_1;
	pin V1 = GND;
	pin V2 = IOB_S3_0;
	pin V3 = IOB_S6_0;
	pin V4 = IOB_S6_1;
	pin V5 = IOB_S12_0;
	pin V6 = IOB_S12_1;
	pin V7 = IOB_S14_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S20_0;
	pin V10 = IOB_S22_0;
	pin V11 = IOB_S25_0;
	pin V12 = IOB_S25_1;
	pin V13 = IOB_S28_1;
	pin V14 = IOB_S30_1;
	pin V15 = IOB_S33_1;
	pin V16 = IOB_S34_1;
	pin V17 = IOB_S37_1;
	pin V18 = GND;
}

// LCMXO3L-6900E-CSFBGA256 LCMXO3LF-6900E-CSFBGA256
bond BOND47 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_E24_0;
	pin A3 = IOB_N35_0;
	pin A4 = IOB_N34_0;
	pin A5 = IOB_N31_0;
	pin A6 = IOB_N27_0;
	pin A7 = IOB_N25_1;
	pin A8 = IOB_N21_2;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N16_1;
	pin A11 = IOB_N15_0;
	pin A12 = IOB_N14_1;
	pin A13 = IOB_N10_0;
	pin A14 = IOB_N8_0;
	pin A15 = IOB_N8_2;
	pin A16 = GND;
	pin B1 = IOB_E23_0;
	pin B2 = IOB_E24_1;
	pin B3 = IOB_N35_1;
	pin B4 = IOB_N34_1;
	pin B5 = IOB_N31_1;
	pin B6 = IOB_N27_1;
	pin B7 = IOB_N25_0;
	pin B8 = IOB_N21_3;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N16_0;
	pin B11 = IOB_N15_1;
	pin B12 = IOB_N14_0;
	pin B13 = IOB_N10_1;
	pin B14 = IOB_N8_1;
	pin B15 = IOB_W23_0;
	pin B16 = IOB_W23_1;
	pin C1 = IOB_E21_1;
	pin C2 = IOB_E23_1;
	pin C3 = IOB_E22_3;
	pin C4 = IOB_N35_2;
	pin C5 = IOB_N32_1;
	pin C6 = IOB_N26_3;
	pin C7 = IOB_N26_2;
	pin C8 = IOB_N21_1;
	pin C9 = IOB_N21_0;
	pin C10 = IOB_N16_2;
	pin C11 = IOB_N16_3;
	pin C12 = IOB_N13_3;
	pin C13 = IOB_N11_0;
	pin C14 = IOB_W24_3;
	pin C15 = IOB_W22_0;
	pin C16 = IOB_W22_1;
	pin D1 = IOB_E19_0;
	pin D2 = IOB_E21_0;
	pin D3 = IOB_E22_2;
	pin D4 = IOB_E24_2;
	pin D5 = IOB_N35_3;
	pin D6 = IOB_N32_0;
	pin D7 = IOB_N26_0;
	pin D8 = IOB_N24_0;
	pin D9 = IOB_N20_1;
	pin D10 = IOB_N13_1;
	pin D11 = IOB_N13_2;
	pin D12 = IOB_N11_1;
	pin D13 = IOB_W24_2;
	pin D14 = IOB_W22_2;
	pin D15 = IOB_W20_0;
	pin D16 = IOB_W20_1;
	pin E1 = IOB_E16_2;
	pin E2 = IOB_E19_1;
	pin E3 = IOB_E19_3;
	pin E4 = IOB_E24_3;
	pin E5 = IOB_N33_1;
	pin E6 = IOB_N33_0;
	pin E7 = IOB_N26_1;
	pin E8 = IOB_N24_1;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N13_0;
	pin E11 = IOB_N9_1;
	pin E12 = IOB_N9_0;
	pin E13 = IOB_W22_3;
	pin E14 = IOB_W19_3;
	pin E15 = IOB_W19_2;
	pin E16 = IOB_W17_2;
	pin F1 = IOB_E15_1;
	pin F2 = IOB_E16_3;
	pin F3 = IOB_E19_2;
	pin F4 = IOB_E20_2;
	pin F5 = GND;
	pin F6 = VCCIO0;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO0;
	pin F10 = GND;
	pin F11 = VCCIO5;
	pin F12 = IOB_W20_3;
	pin F13 = IOB_W20_2;
	pin F14 = IOB_W17_0;
	pin F15 = IOB_W17_1;
	pin F16 = IOB_W17_3;
	pin G1 = IOB_E14_1;
	pin G2 = IOB_E15_0;
	pin G3 = IOB_E17_1;
	pin G4 = IOB_E17_0;
	pin G5 = IOB_E20_3;
	pin G6 = VCCIO1;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = VCCIO5;
	pin G13 = IOB_W18_0;
	pin G14 = IOB_W18_1;
	pin G15 = IOB_W16_0;
	pin G16 = IOB_W16_1;
	pin H1 = IOB_E11_0;
	pin H2 = IOB_E14_0;
	pin H3 = IOB_E15_3;
	pin H4 = IOB_E15_2;
	pin H5 = VCCIO1;
	pin H6 = GND;
	pin H7 = VCCINT;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = VCCIO4;
	pin H13 = IOB_W16_2;
	pin H14 = IOB_W16_3;
	pin H15 = IOB_W15_0;
	pin H16 = IOB_W15_1;
	pin J1 = IOB_E10_0;
	pin J2 = IOB_E11_1;
	pin J3 = IOB_E10_3;
	pin J4 = IOB_E10_2;
	pin J5 = VCCIO1;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCIO4;
	pin J13 = IOB_W11_2;
	pin J14 = IOB_W11_3;
	pin J15 = IOB_W14_1;
	pin J16 = IOB_W14_0;
	pin K1 = IOB_E10_1;
	pin K2 = IOB_E9_0;
	pin K3 = IOB_E9_3;
	pin K4 = IOB_E7_2;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_W7_2;
	pin K14 = IOB_W10_3;
	pin K15 = IOB_W11_1;
	pin K16 = IOB_W11_0;
	pin L1 = IOB_E9_1;
	pin L2 = IOB_E9_2;
	pin L3 = IOB_E5_2;
	pin L4 = IOB_E5_3;
	pin L5 = IOB_E7_3;
	pin L6 = GND;
	pin L7 = VCCIO2;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = VCCIO3;
	pin L12 = VCCIO3;
	pin L13 = IOB_W5_3;
	pin L14 = IOB_W7_3;
	pin L15 = IOB_W9_1;
	pin L16 = IOB_W10_2;
	pin M1 = IOB_E8_0;
	pin M2 = IOB_E8_1;
	pin M3 = IOB_E3_0;
	pin M4 = IOB_E2_1;
	pin M5 = IOB_S37_0;
	pin M6 = IOB_S34_0;
	pin M7 = IOB_S30_1;
	pin M8 = IOB_S25_1;
	pin M9 = IOB_S17_1;
	pin M10 = IOB_S12_1;
	pin M11 = IOB_S8_0;
	pin M12 = IOB_S3_3;
	pin M13 = IOB_W1_0;
	pin M14 = IOB_W5_2;
	pin M15 = IOB_W7_1;
	pin M16 = IOB_W9_0;
	pin N1 = IOB_E5_0;
	pin N2 = IOB_E3_1;
	pin N3 = IOB_E2_0;
	pin N4 = IOB_E1_3;
	pin N5 = IOB_S37_1;
	pin N6 = IOB_S34_1;
	pin N7 = IOB_S30_0;
	pin N8 = IOB_S25_0;
	pin N9 = IOB_S17_0;
	pin N10 = IOB_S12_0;
	pin N11 = IOB_S8_1;
	pin N12 = IOB_S3_2;
	pin N13 = IOB_W1_1;
	pin N14 = IOB_W1_2;
	pin N15 = IOB_W4_1;
	pin N16 = IOB_W7_0;
	pin P1 = IOB_E5_1;
	pin P2 = IOB_E3_3;
	pin P3 = IOB_E1_2;
	pin P4 = IOB_S37_3;
	pin P5 = IOB_S37_2;
	pin P6 = IOB_S27_1;
	pin P7 = IOB_S27_0;
	pin P8 = IOB_S17_3;
	pin P9 = IOB_S17_2;
	pin P10 = IOB_S12_2;
	pin P11 = IOB_S9_1;
	pin P12 = IOB_S6_0;
	pin P13 = IOB_S3_0;
	pin P14 = IOB_W1_3;
	pin P15 = IOB_W3_2;
	pin P16 = IOB_W4_0;
	pin R1 = IOB_E3_2;
	pin R2 = IOB_S36_0;
	pin R3 = IOB_S33_0;
	pin R4 = IOB_S30_3;
	pin R5 = IOB_S28_1;
	pin R6 = IOB_S25_3;
	pin R7 = IOB_S22_1;
	pin R8 = IOB_S20_0;
	pin R9 = IOB_S15_1;
	pin R10 = IOB_S12_3;
	pin R11 = IOB_S11_1;
	pin R12 = IOB_S9_0;
	pin R13 = IOB_S6_1;
	pin R14 = IOB_S3_1;
	pin R15 = IOB_W2_0;
	pin R16 = IOB_W3_3;
	pin T1 = GND;
	pin T2 = IOB_S36_1;
	pin T3 = IOB_S33_1;
	pin T4 = IOB_S30_2;
	pin T5 = IOB_S28_0;
	pin T6 = IOB_S25_2;
	pin T7 = IOB_S22_0;
	pin T8 = IOB_S20_1;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S14_1;
	pin T11 = IOB_S14_0;
	pin T12 = IOB_S11_0;
	pin T13 = IOB_S5_0;
	pin T14 = IOB_S5_1;
	pin T15 = IOB_W2_1;
	pin T16 = GND;
}

// LCMXO3L-6900E-CSFBGA324 LCMXO3LF-6900E-CSFBGA324
bond BOND48 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N35_1;
	pin A3 = IOB_N34_0;
	pin A4 = IOB_N33_0;
	pin A5 = IOB_N32_0;
	pin A6 = IOB_N31_0;
	pin A7 = IOB_N26_0;
	pin A8 = IOB_N24_0;
	pin A9 = IOB_N21_3;
	pin A10 = IOB_N17_0;
	pin A11 = IOB_N14_0;
	pin A12 = IOB_N13_0;
	pin A13 = IOB_N12_1;
	pin A14 = IOB_N11_0;
	pin A15 = IOB_N10_0;
	pin A16 = IOB_N9_0;
	pin A17 = IOB_N8_0;
	pin A18 = GND;
	pin B1 = IOB_E23_0;
	pin B2 = IOB_N35_0;
	pin B3 = IOB_N34_1;
	pin B4 = IOB_N33_1;
	pin B5 = IOB_N32_1;
	pin B6 = IOB_N31_1;
	pin B7 = IOB_N26_1;
	pin B8 = IOB_N24_1;
	pin B9 = IOB_N21_2;
	pin B10 = IOB_N17_1;
	pin B11 = IOB_N14_1;
	pin B12 = IOB_N13_1;
	pin B13 = IOB_N12_0;
	pin B14 = IOB_N11_1;
	pin B15 = IOB_N10_1;
	pin B16 = IOB_N9_1;
	pin B17 = IOB_N8_1;
	pin B18 = IOB_W23_0;
	pin C1 = IOB_E23_1;
	pin C2 = IOB_E23_2;
	pin C3 = IOB_N35_2;
	pin C4 = IOB_N34_2;
	pin C5 = IOB_N33_2;
	pin C6 = IOB_N32_3;
	pin C7 = IOB_N27_1;
	pin C8 = IOB_N24_2;
	pin C9 = IOB_N20_2;
	pin C10 = IOB_N20_1;
	pin C11 = IOB_N15_0;
	pin C12 = IOB_N13_2;
	pin C13 = IOB_N11_2;
	pin C14 = IOB_N10_2;
	pin C15 = IOB_N8_2;
	pin C16 = IOB_W24_2;
	pin C17 = IOB_W24_1;
	pin C18 = IOB_W23_1;
	pin D1 = IOB_E22_0;
	pin D2 = IOB_E22_1;
	pin D3 = IOB_E23_3;
	pin D4 = IOB_N35_3;
	pin D5 = IOB_N34_3;
	pin D6 = IOB_N32_2;
	pin D7 = IOB_N27_0;
	pin D8 = IOB_N25_3;
	pin D9 = IOB_N20_3;
	pin D10 = IOB_N20_0;
	pin D11 = IOB_N15_1;
	pin D12 = IOB_N13_3;
	pin D13 = IOB_N10_3;
	pin D14 = IOB_N8_3;
	pin D15 = IOB_W24_3;
	pin D16 = IOB_W23_2;
	pin D17 = IOB_W22_1;
	pin D18 = IOB_W22_0;
	pin E1 = IOB_E21_0;
	pin E2 = IOB_E21_1;
	pin E3 = IOB_E22_3;
	pin E4 = IOB_E24_3;
	pin E5 = IOB_E24_2;
	pin E6 = IOB_N33_3;
	pin E7 = IOB_N26_3;
	pin E8 = IOB_N25_2;
	pin E9 = IOB_N21_0;
	pin E10 = IOB_N17_3;
	pin E11 = IOB_N16_3;
	pin E12 = IOB_N15_2;
	pin E13 = IOB_N9_2;
	pin E14 = IOB_W23_3;
	pin E15 = IOB_W22_3;
	pin E16 = IOB_W22_2;
	pin E17 = IOB_W21_1;
	pin E18 = IOB_W21_0;
	pin F1 = IOB_E19_0;
	pin F2 = IOB_E19_1;
	pin F3 = IOB_E20_2;
	pin F4 = IOB_E20_3;
	pin F5 = IOB_E22_2;
	pin F6 = IOB_E24_1;
	pin F7 = IOB_N26_2;
	pin F8 = IOB_N25_1;
	pin F9 = IOB_N21_1;
	pin F10 = IOB_N17_2;
	pin F11 = IOB_N16_2;
	pin F12 = IOB_N9_3;
	pin F13 = GND;
	pin F14 = IOB_W21_3;
	pin F15 = IOB_W21_2;
	pin F16 = IOB_W20_2;
	pin F17 = IOB_W20_1;
	pin F18 = IOB_W20_0;
	pin G1 = IOB_E18_0;
	pin G2 = IOB_E18_1;
	pin G3 = IOB_E18_2;
	pin G4 = IOB_E19_3;
	pin G5 = IOB_E19_2;
	pin G6 = GND;
	pin G7 = IOB_E24_0;
	pin G8 = IOB_N25_0;
	pin G9 = IOB_N24_3;
	pin G10 = IOB_N16_1;
	pin G11 = IOB_N16_0;
	pin G12 = IOB_W24_0;
	pin G13 = VCCIO5;
	pin G14 = IOB_W20_3;
	pin G15 = IOB_W19_3;
	pin G16 = IOB_W19_2;
	pin G17 = IOB_W18_0;
	pin G18 = IOB_W18_1;
	pin H1 = IOB_E17_0;
	pin H2 = IOB_E17_1;
	pin H3 = IOB_E16_3;
	pin H4 = IOB_E16_2;
	pin H5 = IOB_E18_3;
	pin H6 = VCCIO1;
	pin H7 = GND;
	pin H8 = VCCIO0;
	pin H9 = VCCIO0;
	pin H10 = VCCIO0;
	pin H11 = VCCIO0;
	pin H12 = GND;
	pin H13 = VCCIO5;
	pin H14 = IOB_W17_3;
	pin H15 = IOB_W17_2;
	pin H16 = IOB_W16_0;
	pin H17 = IOB_W17_1;
	pin H18 = IOB_W17_0;
	pin J1 = IOB_E14_0;
	pin J2 = IOB_E15_0;
	pin J3 = IOB_E15_1;
	pin J4 = IOB_E15_2;
	pin J5 = IOB_E15_3;
	pin J6 = VCCIO1;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = IOB_W16_3;
	pin J15 = IOB_W16_2;
	pin J16 = IOB_W16_1;
	pin J17 = IOB_W15_0;
	pin J18 = IOB_W15_1;
	pin K1 = IOB_E14_1;
	pin K2 = IOB_E11_0;
	pin K3 = IOB_E11_1;
	pin K4 = IOB_E10_2;
	pin K5 = IOB_E10_3;
	pin K6 = VCCIO1;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = VCCIO4;
	pin K13 = VCCIO4;
	pin K14 = IOB_W11_3;
	pin K15 = IOB_W11_2;
	pin K16 = IOB_W11_1;
	pin K17 = IOB_W11_0;
	pin K18 = IOB_W14_1;
	pin L1 = IOB_E10_0;
	pin L2 = IOB_E10_1;
	pin L3 = IOB_E9_2;
	pin L4 = IOB_E9_3;
	pin L5 = IOB_E8_0;
	pin L6 = VCCIO1;
	pin L7 = GND;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = VCCIO2;
	pin L12 = GND;
	pin L13 = VCCIO3;
	pin L14 = IOB_W9_1;
	pin L15 = IOB_W9_0;
	pin L16 = IOB_W10_3;
	pin L17 = IOB_W10_2;
	pin L18 = IOB_W14_0;
	pin M1 = IOB_E9_0;
	pin M2 = IOB_E9_1;
	pin M3 = IOB_E8_1;
	pin M4 = IOB_E7_2;
	pin M5 = IOB_E7_3;
	pin M6 = GND;
	pin M7 = IOB_S33_1;
	pin M8 = IOB_S25_3;
	pin M9 = IOB_S22_2;
	pin M10 = IOB_S15_2;
	pin M11 = IOB_S12_2;
	pin M12 = IOB_S8_3;
	pin M13 = VCCIO3;
	pin M14 = IOB_W8_3;
	pin M15 = IOB_W8_2;
	pin M16 = IOB_W8_1;
	pin M17 = IOB_W8_0;
	pin M18 = IOB_W7_1;
	pin N1 = IOB_E5_0;
	pin N2 = IOB_E5_1;
	pin N3 = IOB_E5_2;
	pin N4 = IOB_E5_3;
	pin N5 = IOB_E3_0;
	pin N6 = IOB_E3_1;
	pin N7 = IOB_S30_3;
	pin N8 = IOB_S25_2;
	pin N9 = IOB_S20_3;
	pin N10 = IOB_S15_3;
	pin N11 = IOB_S12_3;
	pin N12 = IOB_S9_0;
	pin N13 = GND;
	pin N14 = IOB_W5_3;
	pin N15 = IOB_W5_2;
	pin N16 = IOB_W7_3;
	pin N17 = IOB_W7_2;
	pin N18 = IOB_W7_0;
	pin P1 = IOB_E4_0;
	pin P2 = IOB_E4_1;
	pin P3 = IOB_E4_2;
	pin P4 = IOB_E4_3;
	pin P5 = IOB_E3_3;
	pin P6 = IOB_E3_2;
	pin P7 = IOB_S30_2;
	pin P8 = IOB_S25_1;
	pin P9 = IOB_S20_2;
	pin P10 = IOB_S17_0;
	pin P11 = IOB_S14_0;
	pin P12 = IOB_S9_1;
	pin P13 = IOB_W3_3;
	pin P14 = IOB_W3_2;
	pin P15 = IOB_W3_1;
	pin P16 = IOB_W3_0;
	pin P17 = IOB_W4_1;
	pin P18 = IOB_W4_0;
	pin R1 = IOB_E2_0;
	pin R2 = IOB_E2_1;
	pin R3 = IOB_E2_2;
	pin R4 = IOB_E2_3;
	pin R5 = IOB_S36_2;
	pin R6 = IOB_S34_3;
	pin R7 = IOB_S30_1;
	pin R8 = IOB_S25_0;
	pin R9 = IOB_S20_1;
	pin R10 = IOB_S17_1;
	pin R11 = IOB_S14_1;
	pin R12 = IOB_S11_0;
	pin R13 = IOB_S6_3;
	pin R14 = IOB_S6_2;
	pin R15 = IOB_W2_3;
	pin R16 = IOB_W2_2;
	pin R17 = IOB_W2_1;
	pin R18 = IOB_W2_0;
	pin T1 = IOB_E1_0;
	pin T2 = IOB_E1_2;
	pin T3 = IOB_E1_3;
	pin T4 = IOB_S36_3;
	pin T5 = IOB_S34_2;
	pin T6 = IOB_S33_0;
	pin T7 = IOB_S30_0;
	pin T8 = IOB_S22_3;
	pin T9 = IOB_S20_0;
	pin T10 = IOB_S17_2;
	pin T11 = IOB_S14_2;
	pin T12 = IOB_S11_1;
	pin T13 = IOB_S8_2;
	pin T14 = IOB_S5_3;
	pin T15 = IOB_W1_3;
	pin T16 = IOB_W1_2;
	pin T17 = IOB_W1_1;
	pin T18 = IOB_W1_0;
	pin U1 = IOB_E1_1;
	pin U2 = IOB_S37_3;
	pin U3 = IOB_S37_1;
	pin U4 = IOB_S36_1;
	pin U5 = IOB_S34_1;
	pin U6 = IOB_S31_1;
	pin U7 = IOB_S28_1;
	pin U8 = IOB_S27_0;
	pin U9 = IOB_S22_0;
	pin U10 = IOB_S17_3;
	pin U11 = IOB_S14_3;
	pin U12 = IOB_S12_0;
	pin U13 = IOB_S8_1;
	pin U14 = IOB_S6_0;
	pin U15 = IOB_S5_2;
	pin U16 = IOB_S3_3;
	pin U17 = IOB_S3_2;
	pin U18 = IOB_S3_0;
	pin V1 = GND;
	pin V2 = IOB_S37_2;
	pin V3 = IOB_S37_0;
	pin V4 = IOB_S36_0;
	pin V5 = IOB_S34_0;
	pin V6 = IOB_S31_0;
	pin V7 = IOB_S28_0;
	pin V8 = IOB_S27_1;
	pin V9 = IOB_S22_1;
	pin V10 = IOB_S15_1;
	pin V11 = IOB_S15_0;
	pin V12 = IOB_S12_1;
	pin V13 = IOB_S8_0;
	pin V14 = IOB_S6_1;
	pin V15 = IOB_S5_1;
	pin V16 = IOB_S5_0;
	pin V17 = IOB_S3_1;
	pin V18 = GND;
}

// LCMXO3L-9400E-CSFBGA256 LCMXO3LF-9400E-CSFBGA256
bond BOND49 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_E28_0;
	pin A3 = IOB_N43_0;
	pin A4 = IOB_N42_0;
	pin A5 = IOB_N38_0;
	pin A6 = IOB_N37_0;
	pin A7 = IOB_N28_1;
	pin A8 = IOB_N26_2;
	pin A9 = IOB_N22_1;
	pin A10 = IOB_N21_1;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N19_1;
	pin A13 = IOB_N10_0;
	pin A14 = IOB_N8_0;
	pin A15 = IOB_N8_2;
	pin A16 = GND;
	pin B1 = IOB_E27_0;
	pin B2 = IOB_E28_1;
	pin B3 = IOB_N43_1;
	pin B4 = IOB_N42_1;
	pin B5 = IOB_N38_1;
	pin B6 = IOB_N37_1;
	pin B7 = IOB_N28_0;
	pin B8 = IOB_N26_3;
	pin B9 = IOB_N22_0;
	pin B10 = IOB_N21_0;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N19_0;
	pin B13 = IOB_N10_1;
	pin B14 = IOB_N8_1;
	pin B15 = IOB_W27_0;
	pin B16 = IOB_W27_1;
	pin C1 = IOB_E25_1;
	pin C2 = IOB_E27_1;
	pin C3 = IOB_E26_3;
	pin C4 = IOB_N43_2;
	pin C5 = IOB_N40_1;
	pin C6 = IOB_N30_3;
	pin C7 = IOB_N30_2;
	pin C8 = IOB_N26_1;
	pin C9 = IOB_N26_0;
	pin C10 = IOB_N21_2;
	pin C11 = IOB_N21_3;
	pin C12 = IOB_N14_3;
	pin C13 = IOB_N11_0;
	pin C14 = IOB_W28_3;
	pin C15 = IOB_W26_0;
	pin C16 = IOB_W26_1;
	pin D1 = IOB_E23_0;
	pin D2 = IOB_E25_0;
	pin D3 = IOB_E26_2;
	pin D4 = IOB_E28_2;
	pin D5 = IOB_N43_3;
	pin D6 = IOB_N40_0;
	pin D7 = IOB_N30_0;
	pin D8 = IOB_N27_0;
	pin D9 = IOB_N23_1;
	pin D10 = IOB_N14_1;
	pin D11 = IOB_N14_2;
	pin D12 = IOB_N11_1;
	pin D13 = IOB_W28_2;
	pin D14 = IOB_W26_2;
	pin D15 = IOB_W23_0;
	pin D16 = IOB_W23_1;
	pin E1 = IOB_E16_2;
	pin E2 = IOB_E23_1;
	pin E3 = IOB_E20_3;
	pin E4 = IOB_E28_3;
	pin E5 = IOB_N41_1;
	pin E6 = IOB_N41_0;
	pin E7 = IOB_N30_1;
	pin E8 = IOB_N27_1;
	pin E9 = IOB_N23_0;
	pin E10 = IOB_N14_0;
	pin E11 = IOB_N9_1;
	pin E12 = IOB_N9_0;
	pin E13 = IOB_W26_3;
	pin E14 = IOB_W20_3;
	pin E15 = IOB_W20_2;
	pin E16 = IOB_W18_2;
	pin F1 = IOB_E14_1;
	pin F2 = IOB_E16_3;
	pin F3 = IOB_E20_2;
	pin F4 = IOB_E24_2;
	pin F5 = GND;
	pin F6 = VCCIO0;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO0;
	pin F10 = GND;
	pin F11 = VCCIO5;
	pin F12 = IOB_W23_3;
	pin F13 = IOB_W23_2;
	pin F14 = IOB_W18_0;
	pin F15 = IOB_W18_1;
	pin F16 = IOB_W18_3;
	pin G1 = IOB_E13_1;
	pin G2 = IOB_E14_0;
	pin G3 = IOB_E18_1;
	pin G4 = IOB_E18_0;
	pin G5 = IOB_E24_3;
	pin G6 = VCCIO1;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = VCCIO5;
	pin G13 = IOB_W19_0;
	pin G14 = IOB_W19_1;
	pin G15 = IOB_W17_0;
	pin G16 = IOB_W17_1;
	pin H1 = IOB_E12_0;
	pin H2 = IOB_E13_0;
	pin H3 = IOB_E14_3;
	pin H4 = IOB_E14_2;
	pin H5 = VCCIO1;
	pin H6 = GND;
	pin H7 = VCCINT;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = VCCIO4;
	pin H13 = IOB_W17_2;
	pin H14 = IOB_W17_3;
	pin H15 = IOB_W16_0;
	pin H16 = IOB_W16_1;
	pin J1 = IOB_E11_0;
	pin J2 = IOB_E12_1;
	pin J3 = IOB_E11_3;
	pin J4 = IOB_E11_2;
	pin J5 = VCCIO1;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCIO4;
	pin J13 = IOB_W13_2;
	pin J14 = IOB_W13_3;
	pin J15 = IOB_W14_1;
	pin J16 = IOB_W14_0;
	pin K1 = IOB_E11_1;
	pin K2 = IOB_E10_0;
	pin K3 = IOB_E10_3;
	pin K4 = IOB_E6_2;
	pin K5 = GND;
	pin K6 = GND;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_W9_2;
	pin K14 = IOB_W12_3;
	pin K15 = IOB_W13_1;
	pin K16 = IOB_W13_0;
	pin L1 = IOB_E10_1;
	pin L2 = IOB_E10_2;
	pin L3 = IOB_E5_2;
	pin L4 = IOB_E5_3;
	pin L5 = IOB_E6_3;
	pin L6 = GND;
	pin L7 = VCCIO2;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = VCCIO3;
	pin L12 = VCCIO3;
	pin L13 = IOB_W4_3;
	pin L14 = IOB_W9_3;
	pin L15 = IOB_W11_1;
	pin L16 = IOB_W12_2;
	pin M1 = IOB_E9_0;
	pin M2 = IOB_E9_1;
	pin M3 = IOB_E2_0;
	pin M4 = IOB_E1_1;
	pin M5 = IOB_S45_0;
	pin M6 = IOB_S42_0;
	pin M7 = IOB_S34_1;
	pin M8 = IOB_S29_1;
	pin M9 = IOB_S23_1;
	pin M10 = IOB_S17_1;
	pin M11 = IOB_S9_0;
	pin M12 = IOB_S4_3;
	pin M13 = IOB_W0_0;
	pin M14 = IOB_W4_2;
	pin M15 = IOB_W5_1;
	pin M16 = IOB_W11_0;
	pin N1 = IOB_E5_0;
	pin N2 = IOB_E2_1;
	pin N3 = IOB_E1_0;
	pin N4 = IOB_E0_3;
	pin N5 = IOB_S45_1;
	pin N6 = IOB_S42_1;
	pin N7 = IOB_S34_0;
	pin N8 = IOB_S29_0;
	pin N9 = IOB_S23_0;
	pin N10 = IOB_S17_0;
	pin N11 = IOB_S9_1;
	pin N12 = IOB_S4_2;
	pin N13 = IOB_W0_1;
	pin N14 = IOB_W0_2;
	pin N15 = IOB_W3_1;
	pin N16 = IOB_W5_0;
	pin P1 = IOB_E5_1;
	pin P2 = IOB_E2_3;
	pin P3 = IOB_E0_2;
	pin P4 = IOB_S45_3;
	pin P5 = IOB_S45_2;
	pin P6 = IOB_S31_1;
	pin P7 = IOB_S31_0;
	pin P8 = IOB_S23_3;
	pin P9 = IOB_S23_2;
	pin P10 = IOB_S17_2;
	pin P11 = IOB_S12_1;
	pin P12 = IOB_S7_0;
	pin P13 = IOB_S4_0;
	pin P14 = IOB_W0_3;
	pin P15 = IOB_W2_2;
	pin P16 = IOB_W3_0;
	pin R1 = IOB_E2_2;
	pin R2 = IOB_S43_0;
	pin R3 = IOB_S40_0;
	pin R4 = IOB_S34_3;
	pin R5 = IOB_S32_1;
	pin R6 = IOB_S29_3;
	pin R7 = IOB_S28_1;
	pin R8 = IOB_S26_0;
	pin R9 = IOB_S21_1;
	pin R10 = IOB_S17_3;
	pin R11 = IOB_S15_1;
	pin R12 = IOB_S12_0;
	pin R13 = IOB_S7_1;
	pin R14 = IOB_S4_1;
	pin R15 = IOB_W1_0;
	pin R16 = IOB_W2_3;
	pin T1 = GND;
	pin T2 = IOB_S43_1;
	pin T3 = IOB_S40_1;
	pin T4 = IOB_S34_2;
	pin T5 = IOB_S32_0;
	pin T6 = IOB_S29_2;
	pin T7 = IOB_S28_0;
	pin T8 = IOB_S26_1;
	pin T9 = IOB_S21_0;
	pin T10 = IOB_S20_1;
	pin T11 = IOB_S20_0;
	pin T12 = IOB_S15_0;
	pin T13 = IOB_S6_0;
	pin T14 = IOB_S6_1;
	pin T15 = IOB_W1_1;
	pin T16 = GND;
}

// LCMXO3LFP-4300HC-QFN72 LAMXO3D-4300ZC-QFN72 LCMXO3D-4300HC-QFN72 LCMXO3D-4300ZC-QFN72
bond BOND50 {
	kind single;
	pin 1 = IOB_N12_3;
	pin 2 = IOB_N12_2;
	pin 3 = IOB_N10_0;
	pin 4 = IOB_N10_1;
	pin 5 = VCCIO4;
	pin 6 = IOB_W5_0;
	pin 7 = IOB_W5_1;
	pin 8 = IOB_W4_0;
	pin 9 = IOB_W4_1;
	pin 10 = IOB_W2_0;
	pin 11 = IOB_W2_1;
	pin 12 = IOB_W1_0;
	pin 13 = IOB_W1_1;
	pin 14 = IOB_W1_2;
	pin 15 = VCCIO3;
	pin 16 = IOB_S3_0;
	pin 17 = IOB_S3_1;
	pin 18 = VCCIO2;
	pin 19 = IOB_S8_0;
	pin 20 = IOB_S8_1;
	pin 21 = IOB_S9_0;
	pin 22 = IOB_S9_1;
	pin 23 = IOB_S12_0;
	pin 24 = IOB_S12_1;
	pin 25 = VCCIO2;
	pin 26 = IOB_S19_0;
	pin 27 = IOB_S19_1;
	pin 28 = IOB_S22_2;
	pin 29 = VCCINT;
	pin 30 = IOB_S23_0;
	pin 31 = IOB_S23_1;
	pin 32 = VCCIO2;
	pin 33 = IOB_S25_0;
	pin 34 = IOB_S25_1;
	pin 35 = IOB_S29_0;
	pin 36 = IOB_S29_1;
	pin 37 = IOB_E3_0;
	pin 38 = IOB_E6_1;
	pin 39 = VCCIO1;
	pin 40 = IOB_E6_0;
	pin 41 = IOB_E11_1;
	pin 42 = VCCIO1;
	pin 43 = IOB_E11_0;
	pin 44 = IOB_E13_1;
	pin 45 = IOB_E13_0;
	pin 46 = VCCINT;
	pin 47 = IOB_E16_0;
	pin 48 = VCCIO1;
	pin 49 = IOB_E18_1;
	pin 50 = IOB_E18_0;
	pin 51 = IOB_E19_2;
	pin 52 = IOB_E19_1;
	pin 53 = IOB_E19_0;
	pin 54 = IOB_N27_3;
	pin 55 = IOB_N27_2;
	pin 56 = IOB_N24_1;
	pin 57 = IOB_N24_0;
	pin 58 = IOB_N23_1;
	pin 59 = IOB_N23_0;
	pin 60 = VCCIO0;
	pin 61 = IOB_N22_3;
	pin 62 = IOB_N22_2;
	pin 63 = IOB_N20_1;
	pin 64 = VCCIO0;
	pin 65 = IOB_N20_0;
	pin 66 = IOB_N19_3;
	pin 67 = IOB_N19_2;
	pin 68 = IOB_N17_1;
	pin 69 = IOB_N17_0;
	pin 70 = IOB_N14_3;
	pin 71 = IOB_N14_2;
	pin 72 = VCCIO0;
}

// LCMXO3LFP-9400HC-QFN72 LCMXO3D-9400HC-QFN72 LCMXO3D-9400ZC-QFN72
bond BOND51 {
	kind single;
	pin 1 = IOB_N14_3;
	pin 2 = IOB_N14_2;
	pin 3 = IOB_N10_0;
	pin 4 = IOB_N10_1;
	pin 5 = VCCIO4;
	pin 6 = IOB_W5_0;
	pin 7 = IOB_W5_1;
	pin 8 = IOB_W3_0;
	pin 9 = IOB_W3_1;
	pin 10 = IOB_W1_0;
	pin 11 = IOB_W1_1;
	pin 12 = IOB_W0_0;
	pin 13 = IOB_W0_1;
	pin 14 = IOB_W0_2;
	pin 15 = VCCIO3;
	pin 16 = IOB_S6_0;
	pin 17 = IOB_S6_1;
	pin 18 = VCCIO2;
	pin 19 = IOB_S15_0;
	pin 20 = IOB_S15_1;
	pin 21 = IOB_S17_0;
	pin 22 = IOB_S17_1;
	pin 23 = IOB_S21_0;
	pin 24 = IOB_S21_1;
	pin 25 = VCCIO2;
	pin 26 = IOB_S28_0;
	pin 27 = IOB_S28_1;
	pin 28 = IOB_S31_0;
	pin 29 = VCCINT;
	pin 30 = IOB_S34_0;
	pin 31 = IOB_S34_1;
	pin 32 = VCCIO2;
	pin 33 = IOB_S40_0;
	pin 34 = IOB_S40_1;
	pin 35 = IOB_S45_0;
	pin 36 = IOB_S45_1;
	pin 37 = IOB_E2_0;
	pin 38 = IOB_E9_1;
	pin 39 = VCCIO1;
	pin 40 = IOB_E9_0;
	pin 41 = IOB_E13_1;
	pin 42 = VCCIO1;
	pin 43 = IOB_E13_0;
	pin 44 = IOB_E18_1;
	pin 45 = IOB_E18_0;
	pin 46 = VCCINT;
	pin 47 = IOB_E25_0;
	pin 48 = VCCIO1;
	pin 49 = IOB_E27_1;
	pin 50 = IOB_E27_0;
	pin 51 = IOB_E28_2;
	pin 52 = IOB_E28_1;
	pin 53 = IOB_E28_0;
	pin 54 = IOB_N43_3;
	pin 55 = IOB_N43_2;
	pin 56 = IOB_N38_1;
	pin 57 = IOB_N38_0;
	pin 58 = IOB_N37_1;
	pin 59 = IOB_N37_0;
	pin 60 = VCCIO0;
	pin 61 = IOB_N30_3;
	pin 62 = IOB_N30_2;
	pin 63 = IOB_N27_1;
	pin 64 = VCCIO0;
	pin 65 = IOB_N27_0;
	pin 66 = IOB_N26_3;
	pin 67 = IOB_N26_2;
	pin 68 = IOB_N22_1;
	pin 69 = IOB_N22_0;
	pin 70 = IOB_N21_3;
	pin 71 = IOB_N21_2;
	pin 72 = VCCIO0;
}

// LCMXO3D-9400HE-WLCSP69
bond BOND52 {
	kind single;
	pin A1 = IOB_N43_3;
	pin A2 = IOB_N43_2;
	pin A3 = IOB_N37_0;
	pin A4 = GND;
	pin A5 = IOB_N22_1;
	pin A6 = IOB_N14_3;
	pin A7 = IOB_N10_1;
	pin A8 = IOB_N10_0;
	pin B1 = IOB_E28_2;
	pin B2 = IOB_E28_0;
	pin B3 = IOB_N37_1;
	pin B4 = VCCIO0;
	pin B5 = IOB_N22_0;
	pin B6 = IOB_N21_2;
	pin B7 = IOB_N14_2;
	pin B8 = VCCINT;
	pin C1 = NC;
	pin C2 = IOB_E28_1;
	pin C3 = IOB_E27_0;
	pin C4 = IOB_N38_1;
	pin C5 = IOB_N30_2;
	pin C6 = IOB_N26_2;
	pin C7 = IOB_N21_3;
	pin C8 = GND;
	pin D1 = IOB_E25_0;
	pin D2 = IOB_E27_1;
	pin D3 = VCCIO1;
	pin D4 = IOB_N38_0;
	pin D5 = IOB_N30_3;
	pin D6 = IOB_N27_0;
	pin D7 = IOB_N26_3;
	pin D8 = VCCIO3;
	pin E1 = IOB_E20_3;
	pin E2 = IOB_E20_2;
	pin E3 = GND;
	pin E4 = VCCINT;
	pin E5 = GND;
	pin E6 = IOB_N27_1;
	pin E7 = IOB_W3_1;
	pin E8 = IOB_W3_0;
	pin F1 = NC;
	pin F2 = IOB_E13_0;
	pin F3 = IOB_E13_1;
	pin F4 = VCCIO2;
	pin F5 = IOB_W2_0;
	pin F6 = IOB_W2_1;
	pin F7 = IOB_W3_2;
	pin F8 = IOB_W5_1;
	pin G1 = IOB_E6_0;
	pin G2 = IOB_E6_1;
	pin G3 = IOB_S40_0;
	pin G4 = IOB_S31_0;
	pin G5 = IOB_S15_0;
	pin G6 = IOB_S15_1;
	pin G7 = IOB_W2_2;
	pin G8 = IOB_W5_0;
	pin H1 = IOB_E2_0;
	pin H2 = IOB_S40_1;
	pin H3 = IOB_S34_0;
	pin H4 = IOB_S28_0;
	pin H5 = IOB_S21_0;
	pin H6 = IOB_S17_1;
	pin H7 = IOB_W2_3;
	pin H8 = NC;
	pin J1 = IOB_S45_1;
	pin J2 = IOB_S45_0;
	pin J3 = IOB_S34_1;
	pin J4 = IOB_S28_1;
	pin J5 = IOB_S21_1;
	pin J6 = IOB_S17_0;
	pin J7 = IOB_S6_1;
	pin J8 = IOB_S6_0;
}

// LFMNX-50-CBG256
bond BOND53 {
	kind Mach-NX;
	pin A1 = GND;
	pin A2 = IOB_E27_1;
	pin A3 = IOB_E28_2;
	pin A4 = IOB_E28_1;
	pin A5 = IOB_E23_3;
	pin A6 = IOB_E23_2;
	pin A7 = IOB_E23_1;
	pin A8 = IOB_E23_0;
	pin A9 = IOB_E19_3;
	pin A10 = IOB_E19_2;
	pin A11 = IOB_N26_3;
	pin A12 = IOB_N26_2;
	pin A13 = IOB_N14_3;
	pin A14 = PFR_IOB_W42_1;
	pin A15 = PFR_IOB_W42_0;
	pin A16 = GND;
	pin B1 = IOB_E27_3;
	pin B2 = IOB_E27_0;
	pin B3 = IOB_E28_3;
	pin B4 = IOB_E28_0;
	pin B5 = GND;
	pin B6 = VCCINT;
	pin B7 = IOB_E18_0;
	pin B8 = GND;
	pin B9 = VCCINT;
	pin B10 = IOB_N30_3;
	pin B11 = IOB_N30_2;
	pin B12 = VCCINT;
	pin B13 = GND;
	pin B14 = PFR_IOB_W44_0;
	pin B15 = PFR_IOB_W40_1;
	pin B16 = PFR_IOB_W40_0;
	pin C1 = IOB_E27_2;
	pin C2 = GND;
	pin C3 = VCCIO1;
	pin C4 = IOB_E26_1;
	pin C5 = IOB_E18_3;
	pin C6 = IOB_E18_2;
	pin C7 = IOB_E18_1;
	pin C8 = IOB_E19_1;
	pin C9 = IOB_E19_0;
	pin C10 = PFR_IOB_N81_1;
	pin C11 = PFR_IOB_W52_1;
	pin C12 = PFR_IOB_W52_0;
	pin C13 = PFR_IOB_W45_1;
	pin C14 = PFR_IOB_W44_1;
	pin C15 = PFR_VCCIO7;
	pin C16 = PFR_IOB_W38_0;
	pin D1 = IOB_E25_2;
	pin D2 = IOB_E26_3;
	pin D3 = IOB_E26_0;
	pin D4 = IOB_E25_1;
	pin D5 = IOB_E17_1;
	pin D6 = IOB_E17_0;
	pin D7 = IOB_E17_2;
	pin D8 = IOB_E17_3;
	pin D9 = IOB_W12_1;
	pin D10 = PFR_IOB_N81_0;
	pin D11 = PFR_VCCINT;
	pin D12 = PFR_IOB_W45_0;
	pin D13 = PFR_IOB_W51_0;
	pin D14 = GND;
	pin D15 = PFR_IOB_W36_0;
	pin D16 = PFR_IOB_W38_1;
	pin E1 = IOB_E24_1;
	pin E2 = IOB_E25_3;
	pin E3 = IOB_E26_2;
	pin E4 = IOB_E25_0;
	pin E5 = IOB_E16_1;
	pin E6 = IOB_E16_0;
	pin E7 = IOB_E16_3;
	pin E8 = IOB_W13_0_PFR_IOB_N77_1;
	pin E9 = GND;
	pin E10 = PFR_VCCINT;
	pin E11 = GND;
	pin E12 = PFR_IOB_N73_0;
	pin E13 = PFR_IOB_W51_1;
	pin E14 = PFR_VCCIO7;
	pin E15 = PFR_IOB_W47_1;
	pin E16 = PFR_IOB_W36_1;
	pin F1 = IOB_E24_0;
	pin F2 = IOB_E24_2;
	pin F3 = IOB_E24_3;
	pin F4 = GND;
	pin F5 = VCCIO1;
	pin F6 = IOB_E16_2;
	pin F7 = GND;
	pin F8 = IOB_W13_1_PFR_IOB_N79_0;
	pin F9 = VCCINT;
	pin F10 = PFR_IOB_N79_1;
	pin F11 = PFR_IOB_N75_1;
	pin F12 = PFR_IOB_W49_1;
	pin F13 = PFR_IOB_W49_0;
	pin F14 = PFR_IOB_W6_0;
	pin F15 = PFR_IOB_W47_0;
	pin F16 = PFR_IOB_W35_0;
	pin G1 = IOB_E20_1;
	pin G2 = IOB_E20_2;
	pin G3 = IOB_E20_3;
	pin G4 = IOB_E14_2;
	pin G5 = IOB_E14_1;
	pin G6 = IOB_E14_0;
	pin G7 = VCCIO0;
	pin G8 = IOB_N21_3_PFR_IOB_E49_1;
	pin G9 = IOB_N21_2_PFR_IOB_E42_0;
	pin G10 = PFR_IOB_E51_1;
	pin G11 = IOB_W14_0_PFR_IOB_N75_0;
	pin G12 = PFR_VCCECLK;
	pin G13 = PFR_IOB_S5_0;
	pin G14 = PFR_IOB_W6_1;
	pin G15 = PFR_IOB_W25_0;
	pin G16 = PFR_IOB_W23_0;
	pin H1 = IOB_E20_0;
	pin H2 = GND;
	pin H3 = VCCIO1;
	pin H4 = IOB_E14_3;
	pin H5 = GND;
	pin H6 = VCCIO0;
	pin H7 = PFR_IOB_E42_1;
	pin H8 = PFR_IOB_E44_1;
	pin H9 = PFR_IOB_E52_1;
	pin H10 = PFR_IOB_E40_1;
	pin H11 = GND;
	pin H12 = PFR_IOB_S11_0;
	pin H13 = PFR_IOB_S5_1;
	pin H14 = PFR_IOB_W21_0;
	pin H15 = PFR_VCCIO6;
	pin H16 = PFR_IOB_W9_1;
	pin J1 = IOB_E12_1;
	pin J2 = IOB_E12_0;
	pin J3 = IOB_E13_1;
	pin J4 = IOB_E13_0;
	pin J5 = IOB_E13_2;
	pin J6 = IOB_E13_3;
	pin J7 = PFR_IOB_E45_1;
	pin J8 = PFR_IOB_E44_0;
	pin J9 = PFR_VCCIO4;
	pin J10 = PFR_IOB_E40_0;
	pin J11 = PFR_VCCAUXH4;
	pin J12 = PFR_IOB_S11_1;
	pin J13 = PFR_IOB_S9_0;
	pin J14 = PFR_VCCIO6;
	pin J15 = GND;
	pin J16 = PFR_IOB_W9_0;
	pin K1 = IOB_E12_2;
	pin K2 = IOB_E12_3;
	pin K3 = IOB_E11_3;
	pin K4 = IOB_E11_2;
	pin K5 = GND;
	pin K6 = VCCIO3;
	pin K7 = PFR_IOB_E38_1;
	pin K8 = PFR_VCCIO4;
	pin K9 = GND;
	pin K10 = PFR_IOB_S45_0;
	pin K11 = PFR_IOB_S39_0;
	pin K12 = PFR_VCCIO5;
	pin K13 = PFR_IOB_S9_1;
	pin K14 = PFR_IOB_W8_1;
	pin K15 = PFR_IOB_W8_0;
	pin K16 = PFR_IOB_S3_0;
	pin L1 = IOB_E9_1;
	pin L2 = IOB_E9_0;
	pin L3 = IOB_E10_2;
	pin L4 = IOB_E11_0;
	pin L5 = IOB_E11_1;
	pin L6 = VCCIO3;
	pin L7 = PFR_IOB_E38_0;
	pin L8 = PFR_IOB_E36_1;
	pin L9 = PFR_IOB_E36_0;
	pin L10 = PFR_IOB_E28_0;
	pin L11 = PFR_VCCAUXA;
	pin L12 = GND;
	pin L13 = PFR_VCCAUX;
	pin L14 = PFR_IOB_S7_0;
	pin L15 = PFR_IOB_S7_1;
	pin L16 = PFR_IOB_S3_1;
	pin M1 = IOB_E10_1;
	pin M2 = IOB_E10_0;
	pin M3 = IOB_E10_3;
	pin M4 = IOB_S7_2;
	pin M5 = IOB_S6_1;
	pin M6 = IOB_S6_0;
	pin M7 = IOB_S6_2;
	pin M8 = IOB_S6_3;
	pin M9 = IOB_S10_0;
	pin M10 = PFR_IOB_E21_0;
	pin M11 = PFR_IOB_E25_0;
	pin M12 = PFR_IOB_S39_1;
	pin M13 = PFR_VCCAUXH5;
	pin M14 = PFR_IOB_S81_0;
	pin M15 = PFR_IOB_S53_1;
	pin M16 = PFR_IOB_S53_0;
	pin N1 = IOB_E6_2;
	pin N2 = VCCIO1;
	pin N3 = IOB_S21_0;
	pin N4 = IOB_S7_3;
	pin N5 = VCCIO2;
	pin N6 = IOB_S7_1;
	pin N7 = IOB_S7_0;
	pin N8 = VCCIO2;
	pin N9 = IOB_S12_3;
	pin N10 = IOB_S10_1;
	pin N11 = PFR_IOB_E23_0;
	pin N12 = PFR_IOB_S45_1;
	pin N13 = PFR_VCCAUXH3;
	pin N14 = PFR_IOB_S81_1;
	pin N15 = PFR_IOB_S57_1;
	pin N16 = PFR_IOB_S57_0;
	pin P1 = IOB_E6_0;
	pin P2 = GND;
	pin P3 = IOB_S28_0;
	pin P4 = IOB_S18_2;
	pin P5 = GND;
	pin P6 = IOB_S15_1;
	pin P7 = IOB_S15_0;
	pin P8 = GND;
	pin P9 = IOB_S12_2;
	pin P10 = IOB_S10_3;
	pin P11 = IOB_S10_2;
	pin P12 = PFR_VCCADC18;
	pin P13 = GND;
	pin P14 = PFR_VCCIO3;
	pin P15 = PFR_IOB_S71_1;
	pin P16 = PFR_IOB_S71_0;
	pin R1 = IOB_E6_1;
	pin R2 = IOB_E9_2;
	pin R3 = IOB_S45_1;
	pin R4 = IOB_S18_1;
	pin R5 = IOB_S17_3;
	pin R6 = IOB_S17_1;
	pin R7 = IOB_S15_3;
	pin R8 = IOB_S12_1;
	pin R9 = IOB_S9_2;
	pin R10 = IOB_S9_1;
	pin R11 = IOB_S4_2;
	pin R12 = IOB_S4_0;
	pin R13 = PFR_ADC_REFP1;
	pin R14 = PFR_VSSADC;
	pin R15 = PFR_IOB_S79_1;
	pin R16 = PFR_IOB_S79_0;
	pin T1 = GND;
	pin T2 = IOB_E9_3;
	pin T3 = IOB_S45_0;
	pin T4 = IOB_S18_0;
	pin T5 = IOB_S17_2;
	pin T6 = IOB_S17_0;
	pin T7 = IOB_S15_2;
	pin T8 = IOB_S12_0;
	pin T9 = IOB_S9_3;
	pin T10 = IOB_S9_0;
	pin T11 = IOB_S4_3;
	pin T12 = IOB_S4_1;
	pin T13 = PFR_ADC_REFP0;
	pin T14 = PFR_IOB_S83_1;
	pin T15 = PFR_IOB_S83_0;
	pin T16 = GND;
	pin FLASH_CSN = PFR_IOB_N83_0;
	pfr IOB_E42_0 = IOB_N21_2;
	pfr IOB_E47_1 = IOB_N14_2;
	pfr IOB_E49_1 = IOB_N21_3;
	pfr IOB_S15_0 = IOB_W10_0;
	pfr IOB_S15_1 = IOB_W10_1;
	pfr IOB_S17_0 = IOB_W10_2;
	pfr IOB_S17_1 = IOB_W10_3;
	pfr IOB_S19_0 = IOB_W9_0;
	pfr IOB_S19_1 = IOB_W9_1;
	pfr IOB_S21_0 = IOB_W9_2;
	pfr IOB_S21_1 = IOB_W6_0;
	pfr IOB_S23_0 = IOB_W9_3;
	pfr IOB_S23_1 = IOB_W6_1;
	pfr IOB_S25_0 = IOB_W6_2;
	pfr IOB_S25_1 = IOB_W6_3;
	pfr IOB_S27_0 = IOB_W5_0;
	pfr IOB_S27_1 = IOB_W5_1;
	pfr IOB_S29_0 = IOB_W5_2;
	pfr IOB_S29_1 = IOB_W5_3;
	pfr IOB_S31_0 = IOB_W4_0;
	pfr IOB_S31_1 = IOB_W4_1;
	pfr IOB_S33_0 = IOB_W4_2;
	pfr IOB_S33_1 = IOB_W4_3;
	pfr IOB_S35_0 = IOB_W3_0;
	pfr IOB_S35_1 = IOB_W3_1;
	pfr IOB_S37_0 = IOB_W3_2;
	pfr IOB_S37_1 = IOB_W3_3;
	pfr IOB_S41_0 = IOB_W2_0;
	pfr IOB_S41_1 = IOB_W2_1;
	pfr IOB_S43_0 = IOB_W2_2;
	pfr IOB_S43_1 = IOB_W2_3;
	pfr IOB_N73_1 = IOB_W11_1;
	pfr IOB_N75_0 = IOB_W14_0;
	pfr IOB_N77_0 = IOB_W16_1;
	pfr IOB_N77_1 = IOB_W13_0;
	pfr IOB_N79_0 = IOB_W13_1;
	pfr JTAG_EN = IOB_W11_2;
}

// LFMNX-50-FBG484 LFMNX-50-LBG484
bond BOND54 {
	kind Mach-NX;
	pin A1 = GND;
	pin A2 = IOB_E27_1;
	pin A3 = IOB_E28_2;
	pin A4 = IOB_E28_1;
	pin A5 = IOB_N43_3;
	pin A6 = IOB_N43_2;
	pin A7 = IOB_N39_1;
	pin A8 = IOB_N39_0;
	pin A9 = IOB_N29_2;
	pin A10 = IOB_N29_3;
	pin A11 = IOB_N23_3;
	pin A12 = IOB_N23_2;
	pin A13 = IOB_N14_1;
	pin A14 = IOB_N14_0;
	pin A15 = IOB_N12_2;
	pin A16 = IOB_N12_1;
	pin A17 = IOB_N9_2;
	pin A18 = IOB_N9_3;
	pin A19 = IOB_N9_1;
	pin A20 = IOB_N9_0;
	pin A21 = IOB_N8_0;
	pin A22 = GND;
	pin B1 = IOB_E27_3;
	pin B2 = IOB_E27_0;
	pin B3 = IOB_E28_3;
	pin B4 = IOB_E28_0;
	pin B5 = GND;
	pin B6 = VCCIO0;
	pin B7 = IOB_N39_2;
	pin B8 = IOB_N38_3;
	pin B9 = IOB_N30_0;
	pin B10 = IOB_N29_1;
	pin B11 = IOB_N26_0;
	pin B12 = IOB_N23_1;
	pin B13 = IOB_N20_0;
	pin B14 = IOB_N14_3;
	pin B15 = IOB_N12_3;
	pin B16 = IOB_N12_0;
	pin B17 = IOB_N10_2;
	pin B18 = VCCIO0;
	pin B19 = GND;
	pin B20 = IOB_N8_2;
	pin B21 = IOB_N8_1;
	pin B22 = PFR_IOB_W42_0;
	pin C1 = IOB_E27_2;
	pin C2 = IOB_E26_3;
	pin C3 = IOB_E26_0;
	pin C4 = IOB_E26_1;
	pin C5 = IOB_N43_1;
	pin C6 = IOB_N42_0;
	pin C7 = IOB_N39_3;
	pin C8 = IOB_N38_2;
	pin C9 = IOB_N30_1;
	pin C10 = IOB_N29_0;
	pin C11 = IOB_N26_1;
	pin C12 = IOB_N23_0;
	pin C13 = IOB_N20_1;
	pin C14 = IOB_N19_2;
	pin C15 = GND;
	pin C16 = IOB_N11_3;
	pin C17 = IOB_N10_3;
	pin C18 = IOB_N10_1;
	pin C19 = IOB_N10_0;
	pin C20 = IOB_N8_3;
	pin C21 = PFR_IOB_W42_1;
	pin C22 = PFR_IOB_W40_0;
	pin D1 = IOB_E25_2;
	pin D2 = IOB_E25_3;
	pin D3 = IOB_E26_2;
	pin D4 = IOB_E25_1;
	pin D5 = IOB_N43_0;
	pin D6 = IOB_N42_1;
	pin D7 = IOB_N40_0;
	pin D8 = IOB_N38_1;
	pin D9 = GND;
	pin D10 = IOB_N28_3;
	pin D11 = IOB_N26_2;
	pin D12 = GND;
	pin D13 = IOB_N20_2;
	pin D14 = IOB_N19_3;
	pin D15 = VCCIO0;
	pin D16 = IOB_N11_2;
	pin D17 = IOB_N11_0;
	pin D18 = PFR_IOB_W44_1;
	pin D19 = PFR_IOB_W44_0;
	pin D20 = PFR_IOB_W38_1;
	pin D21 = PFR_IOB_W38_0;
	pin D22 = PFR_IOB_W40_1;
	pin E1 = IOB_E24_1;
	pin E2 = IOB_E24_2;
	pin E3 = GND;
	pin E4 = IOB_E25_0;
	pin E5 = IOB_N42_3;
	pin E6 = IOB_N42_2;
	pin E7 = IOB_N40_1;
	pin E8 = IOB_N38_0;
	pin E9 = VCCIO0;
	pin E10 = IOB_N28_2;
	pin E11 = IOB_N26_3;
	pin E12 = VCCIO0;
	pin E13 = IOB_N20_3;
	pin E14 = IOB_N19_1;
	pin E15 = IOB_N13_1;
	pin E16 = IOB_N13_0;
	pin E17 = IOB_N11_1;
	pin E18 = PFR_IOB_W45_1;
	pin E19 = PFR_VCCIO7;
	pin E20 = PFR_IOB_W36_0;
	pin E21 = PFR_IOB_W36_1;
	pin E22 = PFR_IOB_W29_0;
	pin F1 = IOB_E24_0;
	pin F2 = IOB_E24_3;
	pin F3 = VCCIO1;
	pin F4 = IOB_E19_3;
	pin F5 = IOB_E19_2;
	pin F6 = IOB_N41_1;
	pin F7 = IOB_N40_3;
	pin F8 = IOB_N37_2;
	pin F9 = IOB_N30_2;
	pin F10 = IOB_N28_1;
	pin F11 = IOB_N27_0;
	pin F12 = IOB_N22_0;
	pin F13 = IOB_N21_0;
	pin F14 = IOB_N19_0;
	pin F15 = IOB_N13_2;
	pin F16 = PFR_IOB_W52_0;
	pin F17 = PFR_IOB_W45_0;
	pin F18 = GND;
	pin F19 = PFR_IOB_W35_1;
	pin F20 = PFR_IOB_W35_0;
	pin F21 = PFR_IOB_W31_0;
	pin F22 = PFR_IOB_W29_1;
	pin G1 = IOB_E23_3;
	pin G2 = IOB_E23_2;
	pin G3 = IOB_E23_1;
	pin G4 = IOB_E23_0;
	pin G5 = IOB_E19_1;
	pin G6 = IOB_N41_0;
	pin G7 = IOB_N40_2;
	pin G8 = IOB_N37_3;
	pin G9 = IOB_N30_3;
	pin G10 = IOB_N28_0;
	pin G11 = IOB_N27_1;
	pin G12 = IOB_N22_1;
	pin G13 = IOB_N21_1;
	pin G14 = IOB_N13_3;
	pin G15 = PFR_IOB_N81_1;
	pin G16 = PFR_IOB_W52_1;
	pin G17 = PFR_IOB_W51_0;
	pin G18 = PFR_VCCIO7;
	pin G19 = PFR_IOB_W47_1;
	pin G20 = PFR_IOB_W31_1;
	pin G21 = PFR_IOB_W28_0;
	pin G22 = PFR_IOB_W28_1;
	pin H1 = IOB_E20_0;
	pin H2 = IOB_E20_1;
	pin H3 = IOB_E20_2;
	pin H4 = IOB_E20_3;
	pin H5 = IOB_E19_0;
	pin H6 = IOB_N41_2;
	pin H7 = IOB_N41_3;
	pin H8 = IOB_N37_1;
	pin H9 = IOB_N37_0;
	pin H10 = IOB_N27_3;
	pin H11 = IOB_N27_2;
	pin H12 = IOB_N22_3;
	pin H13 = IOB_N22_2;
	pin H14 = IOB_W12_1;
	pin H15 = PFR_IOB_N79_1;
	pin H16 = PFR_IOB_N75_1;
	pin H17 = PFR_IOB_W51_1;
	pin H18 = PFR_IOB_W49_0;
	pin H19 = PFR_IOB_W47_0;
	pin H20 = PFR_IOB_W25_1;
	pin H21 = PFR_IOB_W25_0;
	pin H22 = PFR_IOB_W23_1;
	pin J1 = IOB_E17_1;
	pin J2 = IOB_E17_0;
	pin J3 = VCCIO1;
	pin J4 = IOB_E18_3;
	pin J5 = IOB_E18_2;
	pin J6 = VCCIO1;
	pin J7 = IOB_E18_1;
	pin J8 = IOB_E18_0;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = VCCINT;
	pin J12 = PFR_IOB_N81_0;
	pin J13 = IOB_W13_0_PFR_IOB_N77_1;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = PFR_IOB_N73_0;
	pin J17 = PFR_VCCINT;
	pin J18 = PFR_IOB_W49_1;
	pin J19 = PFR_IOB_W21_1;
	pin J20 = PFR_IOB_W21_0;
	pin J21 = PFR_VCCIO6;
	pin J22 = PFR_IOB_W23_0;
	pin K1 = IOB_E17_2;
	pin K2 = IOB_E17_3;
	pin K3 = GND;
	pin K4 = IOB_E16_1;
	pin K5 = IOB_E16_0;
	pin K6 = GND;
	pin K7 = IOB_E16_2;
	pin K8 = IOB_E16_3;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = IOB_W13_1_PFR_IOB_N79_0;
	pin K13 = IOB_N21_3_PFR_IOB_E49_1;
	pin K14 = IOB_N21_2_PFR_IOB_E42_0;
	pin K15 = IOB_W14_0_PFR_IOB_N75_0;
	pin K16 = PFR_VCCINT;
	pin K17 = GND;
	pin K18 = PFR_IOB_W19_0;
	pin K19 = PFR_IOB_W19_1;
	pin K20 = GND;
	pin K21 = PFR_IOB_W17_1;
	pin K22 = PFR_IOB_W17_0;
	pin L1 = IOB_E13_3;
	pin L2 = IOB_E13_1;
	pin L3 = IOB_E13_0;
	pin L4 = IOB_E14_3;
	pin L5 = IOB_E14_2;
	pin L6 = IOB_E14_1;
	pin L7 = IOB_E14_0;
	pin L8 = IOB_E11_2;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = PFR_IOB_E52_1;
	pin L14 = PFR_IOB_E51_1;
	pin L15 = PFR_IOB_E51_0;
	pin L16 = GND;
	pin L17 = PFR_VCCAUXA;
	pin L18 = PFR_IOB_W15_0;
	pin L19 = PFR_IOB_W15_1;
	pin L20 = PFR_VCCIO6;
	pin L21 = PFR_IOB_W13_0;
	pin L22 = PFR_IOB_W13_1;
	pin M1 = IOB_E13_2;
	pin M2 = IOB_E12_1;
	pin M3 = IOB_E12_0;
	pin M4 = IOB_E12_2;
	pin M5 = IOB_E12_3;
	pin M6 = IOB_E11_0;
	pin M7 = IOB_E11_1;
	pin M8 = IOB_E11_3;
	pin M9 = VCCINT;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = PFR_IOB_E44_1;
	pin M14 = PFR_VCCIO1;
	pin M15 = PFR_IOB_E49_0;
	pin M16 = PFR_VCCAUX;
	pin M17 = PFR_VCCECLK;
	pin M18 = GND;
	pin M19 = PFR_IOB_W11_0;
	pin M20 = PFR_IOB_W11_1;
	pin M21 = PFR_IOB_W9_0;
	pin M22 = PFR_IOB_W9_1;
	pin N1 = IOB_E9_0;
	pin N2 = IOB_E9_1;
	pin N3 = VCCIO1;
	pin N4 = IOB_E10_3;
	pin N5 = IOB_E10_2;
	pin N6 = VCCIO1;
	pin N7 = IOB_E10_1;
	pin N8 = IOB_E10_0;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCIO3;
	pin N13 = PFR_IOB_E44_0;
	pin N14 = GND;
	pin N15 = PFR_IOB_E42_1;
	pin N16 = PFR_IOB_S45_0;
	pin N17 = PFR_IOB_S39_0;
	pin N18 = PFR_VCCINT;
	pin N19 = PFR_IOB_W6_1;
	pin N20 = PFR_IOB_W6_0;
	pin N21 = PFR_IOB_W8_1;
	pin N22 = PFR_IOB_W8_0;
	pin P1 = IOB_E9_2;
	pin P2 = IOB_E9_3;
	pin P3 = GND;
	pin P4 = IOB_E6_0;
	pin P5 = IOB_E6_1;
	pin P6 = GND;
	pin P7 = IOB_E6_2;
	pin P8 = IOB_E6_3;
	pin P9 = VCCIO2;
	pin P10 = IOB_S20_3;
	pin P11 = VCCIO3;
	pin P12 = PFR_IOB_E45_1;
	pin P13 = PFR_IOB_E38_1;
	pin P14 = PFR_IOB_E40_0;
	pin P15 = PFR_IOB_E40_1;
	pin P16 = PFR_IOB_E28_0;
	pin P17 = PFR_VCCIO4;
	pin P18 = GND;
	pin P19 = PFR_IOB_S9_0;
	pin P20 = PFR_IOB_S5_0;
	pin P21 = PFR_IOB_S3_1;
	pin P22 = PFR_IOB_S3_0;
	pin R1 = IOB_E5_0;
	pin R2 = IOB_E5_1;
	pin R3 = IOB_E5_2;
	pin R4 = IOB_E1_2;
	pin R5 = IOB_E1_3;
	pin R6 = IOB_E0_3;
	pin R7 = IOB_E0_2;
	pin R8 = IOB_S31_0;
	pin R9 = IOB_S31_1;
	pin R10 = IOB_S20_2;
	pin R11 = IOB_S20_0;
	pin R12 = PFR_IOB_E38_0;
	pin R13 = PFR_IOB_E36_1;
	pin R14 = PFR_IOB_E36_0;
	pin R15 = PFR_IOB_E21_0;
	pin R16 = GND;
	pin R17 = PFR_VCCIO2;
	pin R18 = PFR_VCCAUXH4;
	pin R19 = PFR_IOB_S9_1;
	pin R20 = PFR_VCCIO5;
	pin R21 = PFR_IOB_S5_1;
	pin R22 = PFR_IOB_S7_1;
	pin T1 = IOB_E4_1;
	pin T2 = IOB_E4_0;
	pin T3 = IOB_E5_3;
	pin T4 = IOB_E1_1;
	pin T5 = IOB_E0_0;
	pin T6 = IOB_E0_1;
	pin T7 = IOB_S32_1;
	pin T8 = IOB_S32_0;
	pin T9 = IOB_S31_3;
	pin T10 = IOB_S26_0;
	pin T11 = IOB_S20_1;
	pin T12 = IOB_S18_1;
	pin T13 = IOB_S18_0;
	pin T14 = IOB_S15_1;
	pin T15 = IOB_S6_1;
	pin T16 = PFR_IOB_E25_0;
	pin T17 = PFR_IOB_E23_0;
	pin T18 = PFR_IOB_S39_1;
	pin T19 = PFR_IOB_S11_0;
	pin T20 = GND;
	pin T21 = PFR_IOB_S53_1;
	pin T22 = PFR_IOB_S7_0;
	pin U1 = IOB_E4_2;
	pin U2 = VCCIO1;
	pin U3 = IOB_E2_2;
	pin U4 = IOB_E1_0;
	pin U5 = IOB_S40_3;
	pin U6 = IOB_S40_1;
	pin U7 = IOB_S32_3;
	pin U8 = IOB_S32_2;
	pin U9 = IOB_S31_2;
	pin U10 = IOB_S26_1;
	pin U11 = IOB_S21_3;
	pin U12 = IOB_S18_2;
	pin U13 = IOB_S17_3;
	pin U14 = IOB_S15_0;
	pin U15 = IOB_S6_0;
	pin U16 = IOB_S6_2;
	pin U17 = IOB_S6_3;
	pin U18 = PFR_IOB_S45_1;
	pin U19 = PFR_IOB_S11_1;
	pin U20 = PFR_VCCAUXH5;
	pin U21 = PFR_IOB_S57_1;
	pin U22 = PFR_IOB_S53_0;
	pin V1 = IOB_E4_3;
	pin V2 = GND;
	pin V3 = IOB_E2_1;
	pin V4 = IOB_E2_3;
	pin V5 = IOB_S40_2;
	pin V6 = IOB_S40_0;
	pin V7 = IOB_S34_0;
	pin V8 = IOB_S34_1;
	pin V9 = VCCIO2;
	pin V10 = IOB_S26_3;
	pin V11 = IOB_S21_2;
	pin V12 = IOB_S18_3;
	pin V13 = IOB_S17_2;
	pin V14 = IOB_S7_3;
	pin V15 = IOB_S7_2;
	pin V16 = IOB_S7_1;
	pin V17 = IOB_S7_0;
	pin V18 = PFR_ADC_DP0;
	pin V19 = PFR_IOB_S59_0;
	pin V20 = PFR_VCCAUXH3;
	pin V21 = PFR_IOB_S57_0;
	pin V22 = PFR_IOB_S55_0;
	pin W1 = IOB_E3_0;
	pin W2 = IOB_E2_0;
	pin W3 = IOB_S43_2;
	pin W4 = IOB_S43_0;
	pin W5 = VCCIO2;
	pin W6 = IOB_S39_1;
	pin W7 = IOB_S34_2;
	pin W8 = IOB_S34_3;
	pin W9 = GND;
	pin W10 = IOB_S26_2;
	pin W11 = IOB_S21_1;
	pin W12 = VCCIO2;
	pin W13 = IOB_S17_1;
	pin W14 = IOB_S12_3;
	pin W15 = VCCIO2;
	pin W16 = IOB_S10_0;
	pin W17 = IOB_S10_1;
	pin W18 = PFR_ADC_DP1;
	pin W19 = PFR_IOB_S61_0;
	pin W20 = GND;
	pin W21 = PFR_IOB_S67_0;
	pin W22 = PFR_IOB_S71_0;
	pin Y1 = IOB_E3_1;
	pin Y2 = IOB_E3_3;
	pin Y3 = IOB_S43_3;
	pin Y4 = IOB_S43_1;
	pin Y5 = GND;
	pin Y6 = IOB_S39_0;
	pin Y7 = IOB_S37_1;
	pin Y8 = IOB_S29_2;
	pin Y9 = IOB_S29_1;
	pin Y10 = IOB_S28_1;
	pin Y11 = IOB_S21_0;
	pin Y12 = GND;
	pin Y13 = IOB_S17_0;
	pin Y14 = IOB_S12_2;
	pin Y15 = GND;
	pin Y16 = IOB_S10_3;
	pin Y17 = IOB_S10_2;
	pin Y18 = PFR_VCCADC18;
	pin Y19 = PFR_VSSADC;
	pin Y20 = PFR_VCCIO3;
	pin Y21 = PFR_IOB_S79_1;
	pin Y22 = PFR_IOB_S71_1;
	pin AA1 = IOB_E3_2;
	pin AA2 = IOB_S45_1;
	pin AA3 = IOB_S45_2;
	pin AA4 = IOB_S42_3;
	pin AA5 = IOB_S42_1;
	pin AA6 = IOB_S39_2;
	pin AA7 = IOB_S37_0;
	pin AA8 = IOB_S29_3;
	pin AA9 = IOB_S29_0;
	pin AA10 = IOB_S28_0;
	pin AA11 = IOB_S23_2;
	pin AA12 = IOB_S23_1;
	pin AA13 = IOB_S15_3;
	pin AA14 = IOB_S12_1;
	pin AA15 = IOB_S9_2;
	pin AA16 = IOB_S9_1;
	pin AA17 = IOB_S4_2;
	pin AA18 = IOB_S4_0;
	pin AA19 = PFR_ADC_REFP1;
	pin AA20 = PFR_IOB_S81_1;
	pin AA21 = PFR_IOB_S81_0;
	pin AA22 = PFR_IOB_S79_0;
	pin AB1 = GND;
	pin AB2 = IOB_S45_0;
	pin AB3 = IOB_S45_3;
	pin AB4 = IOB_S42_2;
	pin AB5 = IOB_S42_0;
	pin AB6 = IOB_S39_3;
	pin AB7 = IOB_S37_2;
	pin AB8 = IOB_S37_3;
	pin AB9 = IOB_S28_3;
	pin AB10 = IOB_S28_2;
	pin AB11 = IOB_S23_3;
	pin AB12 = IOB_S23_0;
	pin AB13 = IOB_S15_2;
	pin AB14 = IOB_S12_0;
	pin AB15 = IOB_S9_3;
	pin AB16 = IOB_S9_0;
	pin AB17 = IOB_S4_3;
	pin AB18 = IOB_S4_1;
	pin AB19 = PFR_ADC_REFP0;
	pin AB20 = PFR_IOB_S83_1;
	pin AB21 = PFR_IOB_S83_0;
	pin AB22 = GND;
	pin FLASH_CSN = PFR_IOB_N83_0;
	pfr IOB_E42_0 = IOB_N21_2;
	pfr IOB_E47_1 = IOB_N14_2;
	pfr IOB_E49_1 = IOB_N21_3;
	pfr IOB_S15_0 = IOB_W10_0;
	pfr IOB_S15_1 = IOB_W10_1;
	pfr IOB_S17_0 = IOB_W10_2;
	pfr IOB_S17_1 = IOB_W10_3;
	pfr IOB_S19_0 = IOB_W9_0;
	pfr IOB_S19_1 = IOB_W9_1;
	pfr IOB_S21_0 = IOB_W9_2;
	pfr IOB_S21_1 = IOB_W6_0;
	pfr IOB_S23_0 = IOB_W9_3;
	pfr IOB_S23_1 = IOB_W6_1;
	pfr IOB_S25_0 = IOB_W6_2;
	pfr IOB_S25_1 = IOB_W6_3;
	pfr IOB_S27_0 = IOB_W5_0;
	pfr IOB_S27_1 = IOB_W5_1;
	pfr IOB_S29_0 = IOB_W5_2;
	pfr IOB_S29_1 = IOB_W5_3;
	pfr IOB_S31_0 = IOB_W4_0;
	pfr IOB_S31_1 = IOB_W4_1;
	pfr IOB_S33_0 = IOB_W4_2;
	pfr IOB_S33_1 = IOB_W4_3;
	pfr IOB_S35_0 = IOB_W3_0;
	pfr IOB_S35_1 = IOB_W3_1;
	pfr IOB_S37_0 = IOB_W3_2;
	pfr IOB_S37_1 = IOB_W3_3;
	pfr IOB_S41_0 = IOB_W2_0;
	pfr IOB_S41_1 = IOB_W2_1;
	pfr IOB_S43_0 = IOB_W2_2;
	pfr IOB_S43_1 = IOB_W2_3;
	pfr IOB_N73_1 = IOB_W11_1;
	pfr IOB_N75_0 = IOB_W14_0;
	pfr IOB_N77_0 = IOB_W16_1;
	pfr IOB_N77_1 = IOB_W13_0;
	pfr IOB_N79_0 = IOB_W13_1;
	pfr JTAG_EN = IOB_W11_2;
}

device LCMXO2-256HC {
	chip CHIP0;
	bond QFN32 = BOND0;
	bond QFN48 = BOND1;
	bond TQFP100 = BOND2;
	bond UCBGA64 = BOND3;
	bond CSBGA132 = BOND4;
	speed 4;
	speed 5;
	speed 6;
	combo QFN32 4;
	combo QFN32 5;
	combo QFN32 6;
	combo QFN48 4;
	combo QFN48 5;
	combo QFN48 6;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP100 6;
	combo UCBGA64 4;
	combo UCBGA64 5;
	combo UCBGA64 6;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CSBGA132 6;
}

device LCMXO2-256ZE {
	chip CHIP0;
	bond QFN32 = BOND0;
	bond TQFP100 = BOND2;
	bond UCBGA64 = BOND3;
	bond CSBGA132 = BOND4;
	speed 1;
	speed 2;
	speed 3;
	combo QFN32 1;
	combo QFN32 2;
	combo QFN32 3;
	combo TQFP100 1;
	combo TQFP100 2;
	combo TQFP100 3;
	combo UCBGA64 1;
	combo UCBGA64 2;
	combo UCBGA64 3;
	combo CSBGA132 1;
	combo CSBGA132 2;
	combo CSBGA132 3;
}

device LCMXO2-640HC {
	chip CHIP1;
	bond QFN48 = BOND5;
	bond TQFP100 = BOND6;
	bond CSBGA132 = BOND7;
	speed 4;
	speed 5;
	speed 6;
	combo QFN48 4;
	combo QFN48 5;
	combo QFN48 6;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP100 6;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CSBGA132 6;
}

device LCMXO2-640ZE {
	chip CHIP1;
	bond TQFP100 = BOND6;
	bond CSBGA132 = BOND7;
	speed 1;
	speed 2;
	speed 3;
	combo TQFP100 1;
	combo TQFP100 2;
	combo TQFP100 3;
	combo CSBGA132 1;
	combo CSBGA132 2;
	combo CSBGA132 3;
}

device LCMXO2-1200HC {
	chip CHIP2;
	bond WLCSP25 = BOND9;
	bond QFN32 = BOND10;
	bond TQFP100 = BOND11;
	bond TQFP144 = BOND8;
	bond CSBGA132 = BOND12;
	speed 4;
	speed 5;
	speed 6;
	combo WLCSP25 4;
	combo WLCSP25 5;
	combo WLCSP25 6;
	combo QFN32 4;
	combo QFN32 5;
	combo QFN32 6;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP100 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CSBGA132 6;
}

device LCMXO2-1200ZE {
	chip CHIP2;
	bond WLCSP25 = BOND9;
	bond WLCSP36 = BOND13;
	bond QFN32 = BOND10;
	bond TQFP100 = BOND11;
	bond TQFP144 = BOND8;
	bond CSBGA132 = BOND12;
	speed 1;
	speed 2;
	speed 3;
	combo WLCSP25 1;
	combo WLCSP25 2;
	combo WLCSP25 3;
	combo WLCSP36 1;
	combo WLCSP36 2;
	combo WLCSP36 3;
	combo QFN32 1;
	combo QFN32 2;
	combo QFN32 3;
	combo TQFP100 1;
	combo TQFP100 2;
	combo TQFP100 3;
	combo TQFP144 1;
	combo TQFP144 2;
	combo TQFP144 3;
	combo CSBGA132 1;
	combo CSBGA132 2;
	combo CSBGA132 3;
}

device LCMXO2-640UHC {
	chip CHIP2;
	bond TQFP144 = BOND8;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
}

device LPTM21 {
	chip CHIP2;
	bond FTBGA237 = BOND14;
	speed 1A;
	speed 4;
	combo FTBGA237 1A;
	combo FTBGA237 4;
}

device LPTM21L {
	chip CHIP2;
	bond CABGA100 = BOND15;
	speed 1A;
	speed 4;
	combo CABGA100 1A;
	combo CABGA100 4;
}

device LCMXO2-1200UHC {
	chip CHIP3;
	bond FTBGA256 = BOND16;
	speed 4;
	speed 5;
	speed 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
}

device LCMXO2-2000HC {
	chip CHIP3;
	bond TQFP100 = BOND17;
	bond TQFP144 = BOND18;
	bond CSBGA132 = BOND19;
	bond CABGA256 = BOND16;
	bond FTBGA256 = BOND16;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP100 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
}

device LCMXO2-2000ZE {
	chip CHIP3;
	bond WLCSP49 = BOND20;
	bond TQFP100 = BOND17;
	bond TQFP144 = BOND18;
	bond CSBGA132 = BOND19;
	bond CABGA256 = BOND16;
	bond FTBGA256 = BOND16;
	speed 1;
	speed 2;
	speed 3;
	combo WLCSP49 1;
	combo WLCSP49 2;
	combo WLCSP49 3;
	combo TQFP100 1;
	combo TQFP100 2;
	combo TQFP100 3;
	combo TQFP144 1;
	combo TQFP144 2;
	combo TQFP144 3;
	combo CSBGA132 1;
	combo CSBGA132 2;
	combo CSBGA132 3;
	combo CABGA256 1;
	combo CABGA256 2;
	combo CABGA256 3;
	combo FTBGA256 1;
	combo FTBGA256 2;
	combo FTBGA256 3;
}

device LCMXO2-2000UHC {
	chip CHIP4;
	bond FPBGA484 = BOND21;
	speed 4;
	speed 5;
	speed 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-2000UHE {
	chip CHIP4;
	bond FPBGA484 = BOND21;
	speed 4;
	speed 5;
	speed 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-4000HC {
	chip CHIP4;
	bond QFN84 = BOND22;
	bond TQFP144 = BOND23;
	bond CSBGA132 = BOND24;
	bond CABGA256 = BOND25;
	bond CABGA332 = BOND26;
	bond FTBGA256 = BOND25;
	bond FPBGA484 = BOND21;
	speed 4;
	speed 5;
	speed 6;
	combo QFN84 4;
	combo QFN84 5;
	combo QFN84 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA332 4;
	combo CABGA332 5;
	combo CABGA332 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-4000HE {
	chip CHIP4;
	bond TQFP144 = BOND23;
	bond CSBGA132 = BOND24;
	bond CSBGA184 = BOND27;
	bond CABGA256 = BOND25;
	bond CABGA332 = BOND26;
	bond FTBGA256 = BOND25;
	bond FPBGA484 = BOND21;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CSBGA132 6;
	combo CSBGA184 4;
	combo CSBGA184 5;
	combo CSBGA184 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA332 4;
	combo CABGA332 5;
	combo CABGA332 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-4000ZE {
	chip CHIP4;
	bond WLCSP81 = BOND28;
	bond QFN84 = BOND22;
	bond TQFP144 = BOND23;
	bond CSBGA132 = BOND24;
	bond CABGA256 = BOND25;
	bond CABGA332 = BOND26;
	bond FTBGA256 = BOND25;
	bond FPBGA484 = BOND21;
	speed 1;
	speed 2;
	speed 3;
	combo WLCSP81 1;
	combo WLCSP81 2;
	combo WLCSP81 3;
	combo QFN84 1;
	combo QFN84 2;
	combo QFN84 3;
	combo TQFP144 1;
	combo TQFP144 2;
	combo TQFP144 3;
	combo CSBGA132 1;
	combo CSBGA132 2;
	combo CSBGA132 3;
	combo CABGA256 1;
	combo CABGA256 2;
	combo CABGA256 3;
	combo CABGA332 1;
	combo CABGA332 2;
	combo CABGA332 3;
	combo FTBGA256 1;
	combo FTBGA256 2;
	combo FTBGA256 3;
	combo FPBGA484 1;
	combo FPBGA484 2;
	combo FPBGA484 3;
}

device LCMXO2-4000UHC {
	chip CHIP5;
	bond CABGA400 = BOND29;
	speed 4;
	speed 5;
	speed 6;
	combo CABGA400 4;
	combo CABGA400 5;
	combo CABGA400 6;
}

device LCMXO2-7000HC {
	chip CHIP5;
	bond TQFP144 = BOND30;
	bond CABGA256 = BOND31;
	bond CABGA332 = BOND32;
	bond CABGA400 = BOND29;
	bond FTBGA256 = BOND31;
	bond FPBGA484 = BOND33;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA332 4;
	combo CABGA332 5;
	combo CABGA332 6;
	combo CABGA400 4;
	combo CABGA400 5;
	combo CABGA400 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-7000HE {
	chip CHIP5;
	bond TQFP144 = BOND30;
	bond CABGA256 = BOND31;
	bond CABGA332 = BOND32;
	bond FTBGA256 = BOND31;
	bond FPBGA484 = BOND33;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA332 4;
	combo CABGA332 5;
	combo CABGA332 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-7000ZE {
	chip CHIP5;
	bond TQFP144 = BOND30;
	bond CABGA256 = BOND31;
	bond CABGA332 = BOND32;
	bond FTBGA256 = BOND31;
	bond FPBGA484 = BOND33;
	speed 1;
	speed 2;
	speed 3;
	combo TQFP144 1;
	combo TQFP144 2;
	combo TQFP144 3;
	combo CABGA256 1;
	combo CABGA256 2;
	combo CABGA256 3;
	combo CABGA332 1;
	combo CABGA332 2;
	combo CABGA332 3;
	combo FTBGA256 1;
	combo FTBGA256 2;
	combo FTBGA256 3;
	combo FPBGA484 1;
	combo FPBGA484 2;
	combo FPBGA484 3;
}

device LCMXO2-10000HC {
	chip CHIP6;
	bond TQFP144 = BOND34;
	bond CABGA256 = BOND35;
	bond CABGA332 = BOND36;
	bond CABGA400 = BOND37;
	bond FTBGA256 = BOND35;
	bond FPBGA484 = BOND38;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA332 4;
	combo CABGA332 5;
	combo CABGA332 6;
	combo CABGA400 4;
	combo CABGA400 5;
	combo CABGA400 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-10000HE {
	chip CHIP6;
	bond TQFP144 = BOND34;
	bond CABGA256 = BOND35;
	bond CABGA332 = BOND36;
	bond CABGA400 = BOND37;
	bond FTBGA256 = BOND35;
	bond FPBGA484 = BOND38;
	speed 4;
	speed 5;
	speed 6;
	combo TQFP144 4;
	combo TQFP144 5;
	combo TQFP144 6;
	combo CABGA256 4;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA332 4;
	combo CABGA332 5;
	combo CABGA332 6;
	combo CABGA400 4;
	combo CABGA400 5;
	combo CABGA400 6;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA256 6;
	combo FPBGA484 4;
	combo FPBGA484 5;
	combo FPBGA484 6;
}

device LCMXO2-10000ZE {
	chip CHIP6;
	bond TQFP144 = BOND34;
	bond CABGA256 = BOND35;
	bond CABGA332 = BOND36;
	bond CABGA400 = BOND37;
	bond FTBGA256 = BOND35;
	bond FPBGA484 = BOND38;
	speed 1;
	speed 2;
	speed 3;
	combo TQFP144 1;
	combo TQFP144 2;
	combo TQFP144 3;
	combo CABGA256 1;
	combo CABGA256 2;
	combo CABGA256 3;
	combo CABGA332 1;
	combo CABGA332 2;
	combo CABGA332 3;
	combo CABGA400 1;
	combo CABGA400 2;
	combo CABGA400 3;
	combo FTBGA256 1;
	combo FTBGA256 2;
	combo FTBGA256 3;
	combo FPBGA484 1;
	combo FPBGA484 2;
	combo FPBGA484 3;
}

device LCMXO3L-1300E {
	chip CHIP7;
	bond WLCSP36 = BOND13;
	bond CSFBGA121 = BOND39;
	speed 5;
	speed 6;
	combo WLCSP36 5;
	combo WLCSP36 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
}

device LCMXO3L-640E {
	chip CHIP7;
	bond CSFBGA121 = BOND39;
	speed 5;
	speed 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
}

device LCMXO3LF-1300E {
	chip CHIP7;
	bond WLCSP36 = BOND13;
	bond CSFBGA121 = BOND39;
	speed 5;
	speed 6;
	combo WLCSP36 5;
	combo WLCSP36 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
}

device LCMXO3LF-640E {
	chip CHIP7;
	bond CSFBGA121 = BOND39;
	speed 5;
	speed 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
}

device LAMXO3LF-1300C {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LAMXO3LF-1300E {
	chip CHIP8;
	bond CABGA256 = BOND16;
	bond CSFBGA121 = BOND41;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
}

device LAMXO3LF-2100C {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LAMXO3LF-2100E {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LCMXO3L-1300C {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LCMXO3L-1300E {
	chip CHIP8;
	bond CSFBGA256 = BOND40;
	speed 5;
	speed 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
}

device LCMXO3L-2100C {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LCMXO3L-2100E {
	chip CHIP8;
	bond WLCSP49 = BOND20;
	bond CSFBGA121 = BOND41;
	bond CSFBGA256 = BOND40;
	speed 5;
	speed 6;
	combo WLCSP49 5;
	combo WLCSP49 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
}

device LCMXO3LF-1300C {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LCMXO3LF-1300E {
	chip CHIP8;
	bond CSFBGA256 = BOND40;
	speed 5;
	speed 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
}

device LCMXO3LF-2100C {
	chip CHIP8;
	bond CABGA256 = BOND16;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LCMXO3LF-2100E {
	chip CHIP8;
	bond WLCSP49 = BOND20;
	bond CSFBGA121 = BOND41;
	bond CSFBGA256 = BOND40;
	speed 5;
	speed 6;
	combo WLCSP49 5;
	combo WLCSP49 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
}

device LAMXO3LF-2100C {
	chip CHIP9;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LAMXO3LF-2100E {
	chip CHIP9;
	bond CSFBGA121 = BOND44;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LAMXO3LF-4300C {
	chip CHIP9;
	bond CABGA256 = BOND25;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LAMXO3LF-4300E {
	chip CHIP9;
	bond CABGA256 = BOND25;
	bond CSFBGA121 = BOND44;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3L-2100C {
	chip CHIP9;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3L-2100E {
	chip CHIP9;
	bond CSFBGA324 = BOND43;
	speed 5;
	speed 6;
	combo CSFBGA324 5;
	combo CSFBGA324 6;
}

device LCMXO3L-4300C {
	chip CHIP9;
	bond CABGA256 = BOND25;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3L-4300E {
	chip CHIP9;
	bond WLCSP81 = BOND28;
	bond CSFBGA121 = BOND44;
	bond CSFBGA256 = BOND45;
	bond CSFBGA324 = BOND43;
	speed 5;
	speed 6;
	combo WLCSP81 5;
	combo WLCSP81 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
	combo CSFBGA324 5;
	combo CSFBGA324 6;
}

device LCMXO3LF-2100C {
	chip CHIP9;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3LF-2100E {
	chip CHIP9;
	bond CSFBGA324 = BOND43;
	speed 5;
	speed 6;
	combo CSFBGA324 5;
	combo CSFBGA324 6;
}

device LCMXO3LF-4300C {
	chip CHIP9;
	bond CABGA256 = BOND25;
	bond CABGA324 = BOND42;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3LF-4300E {
	chip CHIP9;
	bond WLCSP81 = BOND28;
	bond CSFBGA121 = BOND44;
	bond CSFBGA256 = BOND45;
	bond CSFBGA324 = BOND43;
	speed 5;
	speed 6;
	combo WLCSP81 5;
	combo WLCSP81 6;
	combo CSFBGA121 5;
	combo CSFBGA121 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
	combo CSFBGA324 5;
	combo CSFBGA324 6;
}

device LCMXO3L-4300C {
	chip CHIP10;
	bond CABGA400 = BOND29;
	speed 5;
	speed 6;
	combo CABGA400 5;
	combo CABGA400 6;
}

device LCMXO3L-6900C {
	chip CHIP10;
	bond CABGA256 = BOND31;
	bond CABGA400 = BOND29;
	bond CABGA324 = BOND46;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3L-6900E {
	chip CHIP10;
	bond CSFBGA256 = BOND47;
	bond CSFBGA324 = BOND48;
	speed 5;
	speed 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
	combo CSFBGA324 5;
	combo CSFBGA324 6;
}

device LCMXO3LF-4300C {
	chip CHIP10;
	bond CABGA400 = BOND29;
	speed 5;
	speed 6;
	combo CABGA400 5;
	combo CABGA400 6;
}

device LCMXO3LF-6900C {
	chip CHIP10;
	bond CABGA256 = BOND31;
	bond CABGA400 = BOND29;
	bond CABGA324 = BOND46;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo CABGA324 5;
	combo CABGA324 6;
}

device LCMXO3LF-6900E {
	chip CHIP10;
	bond CSFBGA256 = BOND47;
	bond CSFBGA324 = BOND48;
	speed 5;
	speed 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
	combo CSFBGA324 5;
	combo CSFBGA324 6;
}

device LCMXO3L-9400C {
	chip CHIP11;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LCMXO3L-9400E {
	chip CHIP11;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond CSFBGA256 = BOND49;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LCMXO3LF-9400C {
	chip CHIP11;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LCMXO3LF-9400E {
	chip CHIP11;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond CSFBGA256 = BOND49;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo CSFBGA256 5;
	combo CSFBGA256 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LCMXO3LFP-4300HC {
	chip CHIP12;
	bond CABGA256 = BOND25;
	bond QFN72 = BOND50;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo QFN72 5;
	combo QFN72 6;
}

device LCMXO3LFP-6900HC {
	chip CHIP13;
	bond CABGA400 = BOND37;
	speed 5;
	speed 6;
	combo CABGA400 5;
	combo CABGA400 6;
}

device LCMXO3LFP-9400HC {
	chip CHIP13;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond QFN72 = BOND51;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo QFN72 5;
	combo QFN72 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LAMXO3D-4300HC {
	chip CHIP14;
	bond CABGA256 = BOND25;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LAMXO3D-4300ZC {
	chip CHIP14;
	bond CABGA256 = BOND25;
	bond QFN72 = BOND50;
	speed 2;
	speed 3;
	combo CABGA256 2;
	combo CABGA256 3;
	combo QFN72 2;
	combo QFN72 3;
}

device LCMXO3D-4300HC {
	chip CHIP14;
	bond CABGA256 = BOND25;
	bond QFN72 = BOND50;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo QFN72 5;
	combo QFN72 6;
}

device LCMXO3D-4300HE {
	chip CHIP14;
	bond CABGA256 = BOND25;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
}

device LCMXO3D-4300ZC {
	chip CHIP14;
	bond CABGA256 = BOND25;
	bond QFN72 = BOND50;
	speed 2;
	speed 3;
	combo CABGA256 2;
	combo CABGA256 3;
	combo QFN72 2;
	combo QFN72 3;
}

device LCMXO3D-4300ZE {
	chip CHIP14;
	bond CABGA256 = BOND25;
	speed 2;
	speed 3;
	combo CABGA256 2;
	combo CABGA256 3;
}

device LAMXO3D-9400HE {
	chip CHIP15;
	bond CABGA256 = BOND35;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LAMXO3D-9400ZC {
	chip CHIP15;
	bond CABGA256 = BOND35;
	bond CABGA484 = BOND38;
	speed 2;
	speed 3;
	combo CABGA256 2;
	combo CABGA256 3;
	combo CABGA484 2;
	combo CABGA484 3;
}

device LCMXO3D-9400HC {
	chip CHIP15;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond QFN72 = BOND51;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo CABGA256 5;
	combo CABGA256 6;
	combo CABGA400 5;
	combo CABGA400 6;
	combo QFN72 5;
	combo QFN72 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LCMXO3D-9400HE {
	chip CHIP15;
	bond WLCSP69 = BOND52;
	bond CABGA484 = BOND38;
	speed 5;
	speed 6;
	combo WLCSP69 5;
	combo WLCSP69 6;
	combo CABGA484 5;
	combo CABGA484 6;
}

device LCMXO3D-9400ZC {
	chip CHIP15;
	bond CABGA256 = BOND35;
	bond CABGA400 = BOND37;
	bond QFN72 = BOND51;
	speed 2;
	speed 3;
	combo CABGA256 2;
	combo CABGA256 3;
	combo CABGA400 2;
	combo CABGA400 3;
	combo QFN72 2;
	combo QFN72 3;
}

device LCMXO3D-9400ZE {
	chip CHIP15;
	bond CABGA484 = BOND38;
	speed 2;
	speed 3;
	combo CABGA484 2;
	combo CABGA484 3;
}

device LFMNX-50 {
	chip CHIP16;
	bond CBG256 = BOND53;
	bond FBG484 = BOND54;
	bond LBG484 = BOND54;
	speed 5;
	combo CBG256 5;
	combo FBG484 5;
	combo LBG484 5;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_W2: mux;
	wire X0_W3: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_E2: mux;
	wire X0_E3: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_S2: mux;
	wire X0_S3: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X0_N2: mux;
	wire X0_N3: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK1;
	wire PCLK2: regional PCLK2;
	wire PCLK3: regional PCLK3;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK1;
	wire PCLK6: regional PCLK2;
	wire PCLK7: regional PCLK3;
	wire SCLK0: regional SCLK0;
	wire SCLK1: regional SCLK1;
	wire SCLK2: regional SCLK2;
	wire SCLK3: regional SCLK3;
	wire SCLK4: regional SCLK0;
	wire SCLK5: regional SCLK1;
	wire SCLK6: regional SCLK2;
	wire SCLK7: regional SCLK3;
	wire HSDCLK0: branch SW;
	wire HSDCLK1: branch SW;
	wire HSDCLK2: branch SW;
	wire HSDCLK3: branch SW;
	wire HSDCLK4: branch SW;
	wire HSDCLK5: branch SW;
	wire HSDCLK6: branch SW;
	wire HSDCLK7: branch SW;
	wire VSDCLK0: regional VSDCLK;
	wire VSDCLK0_N: branch S;
	wire VSDCLK1: regional VSDCLK;
	wire VSDCLK1_N: branch S;
	wire VSDCLK2: regional VSDCLK;
	wire VSDCLK2_N: branch S;
	wire VSDCLK3: regional VSDCLK;
	wire VSDCLK3_N: branch S;
	wire VSDCLK4: regional VSDCLK;
	wire VSDCLK4_N: branch S;
	wire VSDCLK5: regional VSDCLK;
	wire VSDCLK5_N: branch S;
	wire VSDCLK6: regional VSDCLK;
	wire VSDCLK6_N: branch S;
	wire VSDCLK7: regional VSDCLK;
	wire VSDCLK7_N: branch S;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_CLK2: mux;
	wire IMUX_CLK3: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_LSR2: mux;
	wire IMUX_LSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F0_W: branch E;
	wire OUT_F1: bel;
	wire OUT_F1_W: branch E;
	wire OUT_F2: bel;
	wire OUT_F2_W: branch E;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F4_E: branch W;
	wire OUT_F5: bel;
	wire OUT_F5_E: branch W;
	wire OUT_F6: bel;
	wire OUT_F6_E: branch W;
	wire OUT_F7: bel;
	wire OUT_F7_E: branch W;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX3_W: branch E;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_WE {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_S {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = HSDCLK0 | HSDCLK4 | IMUX_A7 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = HSDCLK0 | HSDCLK4 | IMUX_B7 | OUT_F6 | OUT_F7;
				mux VSDCLK2 = HSDCLK3 | HSDCLK7;
				mux VSDCLK3 = HSDCLK3 | HSDCLK7;
				mux VSDCLK4 = HSDCLK2 | HSDCLK6;
				mux VSDCLK5 = HSDCLK2 | HSDCLK6;
				mux VSDCLK6 = HSDCLK1 | HSDCLK5;
				mux VSDCLK7 = HSDCLK1 | HSDCLK5;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_IO_N {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = HSDCLK0 | HSDCLK4 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = HSDCLK0 | HSDCLK4 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux VSDCLK2 = HSDCLK3 | HSDCLK7;
				mux VSDCLK3 = HSDCLK3 | HSDCLK7;
				mux VSDCLK4 = HSDCLK2 | HSDCLK6;
				mux VSDCLK5 = HSDCLK2 | HSDCLK6;
				mux VSDCLK6 = HSDCLK1 | HSDCLK5;
				mux VSDCLK7 = HSDCLK1 | HSDCLK5;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | SCLK4 | SCLK5 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | SCLK6 | SCLK7 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | SCLK6 | SCLK7 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | SCLK4 | SCLK5 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = PCLK2 | PCLK4 | PCLK6 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = PCLK1 | PCLK3 | PCLK5 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = PCLK0 | PCLK2 | PCLK4 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = PCLK3 | PCLK5 | PCLK7 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = HSDCLK0 | HSDCLK4 | IMUX_A7 | OUT_F6 | OUT_F7;
				mux VSDCLK0_N = HSDCLK0 | HSDCLK4 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = HSDCLK0 | HSDCLK4 | IMUX_B7 | OUT_F6 | OUT_F7;
				mux VSDCLK1_N = HSDCLK0 | HSDCLK4 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux VSDCLK2 = HSDCLK3 | HSDCLK7;
				mux VSDCLK2_N = HSDCLK3 | HSDCLK7;
				mux VSDCLK3 = HSDCLK3 | HSDCLK7;
				mux VSDCLK3_N = HSDCLK3 | HSDCLK7;
				mux VSDCLK4 = HSDCLK2 | HSDCLK6;
				mux VSDCLK4_N = HSDCLK2 | HSDCLK6;
				mux VSDCLK5 = HSDCLK2 | HSDCLK6;
				mux VSDCLK5_N = HSDCLK2 | HSDCLK6;
				mux VSDCLK6 = HSDCLK1 | HSDCLK5;
				mux VSDCLK6_N = HSDCLK1 | HSDCLK5;
				mux VSDCLK7 = HSDCLK1 | HSDCLK5;
				mux VSDCLK7_N = HSDCLK1 | HSDCLK5;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				progbuf VSDCLK0 = VSDCLK0_N @XXX57005[57005][57005];
				progbuf VSDCLK0_N = VSDCLK0 @XXX57005[57005][57005];
				progbuf VSDCLK1 = VSDCLK1_N @XXX57005[57005][57005];
				progbuf VSDCLK1_N = VSDCLK1 @XXX57005[57005][57005];
				progbuf VSDCLK2 = VSDCLK2_N @XXX57005[57005][57005];
				progbuf VSDCLK2_N = VSDCLK2 @XXX57005[57005][57005];
				progbuf VSDCLK3 = VSDCLK3_N @XXX57005[57005][57005];
				progbuf VSDCLK3_N = VSDCLK3 @XXX57005[57005][57005];
				progbuf VSDCLK4 = VSDCLK4_N @XXX57005[57005][57005];
				progbuf VSDCLK4_N = VSDCLK4 @XXX57005[57005][57005];
				progbuf VSDCLK5 = VSDCLK5_N @XXX57005[57005][57005];
				progbuf VSDCLK5_N = VSDCLK5 @XXX57005[57005][57005];
				progbuf VSDCLK6 = VSDCLK6_N @XXX57005[57005][57005];
				progbuf VSDCLK6_N = VSDCLK6 @XXX57005[57005][57005];
				progbuf VSDCLK7 = VSDCLK7_N @XXX57005[57005][57005];
				progbuf VSDCLK7_N = VSDCLK7 @XXX57005[57005][57005];
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W2 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
		}

		tile_class IO_W4 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				input TS = IMUX_C2;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
		}

		tile_class IO_W4_I3C {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input PULLUPEN = IMUX_C4;
				input RESEN = IMUX_A4;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input PULLUPEN = IMUX_D4;
				input RESEN = IMUX_B4;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				input TS = IMUX_C2;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_A4                        IO0.RESEN
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_B4                        IO1.RESEN
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_C4                        IO0.PULLUPEN
			// wire IMUX_D4                        IO1.PULLUPEN
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
		}

		tile_class IO_E2 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
		}

		tile_class IO_E4 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				input TS = IMUX_C2;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
		}

		tile_class IO_S4 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input DEL0 = IMUX_D2;
				input DEL1 = IMUX_D3;
				input DEL2 = IMUX_A4;
				input DEL3 = IMUX_B4;
				input DEL4 = IMUX_C4;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				output RXD0 = OUT_F4;
				output RXD1 = OUT_F0;
				output RXD2 = OUT_F5;
				output RXD3 = OUT_F1;
				output RXDA0 = OUT_Q4;
				output RXDA1 = OUT_Q5;
				output RXDA2 = OUT_Q6;
				output RXDA3 = OUT_Q7;
				output RXDA4 = OUT_F4;
				output RXDA5 = OUT_F0;
				output RXDA6 = OUT_F5;
				output RXDA7 = OUT_F1;
				input SLIP = IMUX_D0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input DEL0 = IMUX_D4;
				input DEL1 = IMUX_A5;
				input DEL2 = IMUX_B5;
				input DEL3 = IMUX_C5;
				input DEL4 = IMUX_D5;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				output RXD0 = OUT_Q4;
				output RXD1 = OUT_Q5;
				output RXD2 = OUT_Q6;
				output RXD3 = OUT_Q7;
				input SLIP = IMUX_D1;
				input TS = IMUX_C2;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_A4                        IO0.DEL2
			// wire IMUX_A5                        IO2.DEL1
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_B4                        IO0.DEL3
			// wire IMUX_B5                        IO2.DEL2
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_C4                        IO0.DEL4
			// wire IMUX_C5                        IO2.DEL3
			// wire IMUX_D0                        IO0.SLIP
			// wire IMUX_D1                        IO2.SLIP
			// wire IMUX_D2                        IO0.DEL0
			// wire IMUX_D3                        IO0.DEL1
			// wire IMUX_D4                        IO2.DEL0
			// wire IMUX_D5                        IO2.DEL4
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN IO0.RXD1 IO0.RXDA5
			// wire OUT_F1                         IO0.RXD3 IO0.RXDA7 IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP IO0.RXD0 IO0.RXDA4
			// wire OUT_F5                         IO0.RXD2 IO0.RXDA6 IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
			// wire OUT_Q4                         IO0.RXDA0 IO2.RXD0
			// wire OUT_Q5                         IO0.RXDA1 IO2.RXD1
			// wire OUT_Q6                         IO0.RXDA2 IO2.RXD2
			// wire OUT_Q7                         IO0.RXDA3 IO2.RXD3
		}

		tile_class SIO_S2 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
		}

		tile_class SIO_S4 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				input TS = IMUX_C2;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
		}

		tile_class IO_N4 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
				input TXD0 = IMUX_A0;
				input TXD1 = IMUX_B0;
				input TXD2 = IMUX_A1;
				input TXD3 = IMUX_B1;
				input TXD4 = IMUX_D0;
				input TXD5 = IMUX_D1;
				input TXD6 = IMUX_D2;
				input TXD7 = IMUX_D3;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				input TS = IMUX_C2;
				input TXD0 = IMUX_D0;
				input TXD1 = IMUX_D1;
				input TXD2 = IMUX_D2;
				input TXD3 = IMUX_D3;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS IO0.TXD0
			// wire IMUX_A1                        IO0.TXD2 IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_B0                        IO0.ONEG IO0.TXD1
			// wire IMUX_B1                        IO0.TXD3 IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_D0                        IO0.TXD4 IO2.TXD0
			// wire IMUX_D1                        IO0.TXD5 IO2.TXD1
			// wire IMUX_D2                        IO0.TXD6 IO2.TXD2
			// wire IMUX_D3                        IO0.TXD7 IO2.TXD3
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
		}

		tile_class SIO_N2 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
		}

		tile_class SIO_N4 {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q0;
				output IN = OUT_F0;
				output IP = OUT_F4;
				input LSR = IMUX_LSR0;
				input ONEG = IMUX_B0;
				input OPOS = IMUX_A0;
				input TS = IMUX_C0;
			}

			bel IO1 {
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				output DI = OUT_Q1;
				output IN = OUT_F1;
				output IP = OUT_F5;
				input LSR = IMUX_LSR1;
				input ONEG = IMUX_B1;
				input OPOS = IMUX_A1;
				input TS = IMUX_C1;
			}

			bel IO2 {
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				output DI = OUT_Q2;
				output IN = OUT_F2;
				output IP = OUT_F6;
				input LSR = IMUX_LSR2;
				input ONEG = IMUX_B2;
				input OPOS = IMUX_A2;
				input TS = IMUX_C2;
			}

			bel IO3 {
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				output DI = OUT_Q3;
				output IN = OUT_F3;
				output IP = OUT_F7;
				input LSR = IMUX_LSR3;
				input ONEG = IMUX_B3;
				input OPOS = IMUX_A3;
				input TS = IMUX_C3;
			}

			// wire IMUX_A0                        IO0.OPOS
			// wire IMUX_A1                        IO1.OPOS
			// wire IMUX_A2                        IO2.OPOS
			// wire IMUX_A3                        IO3.OPOS
			// wire IMUX_B0                        IO0.ONEG
			// wire IMUX_B1                        IO1.ONEG
			// wire IMUX_B2                        IO2.ONEG
			// wire IMUX_B3                        IO3.ONEG
			// wire IMUX_C0                        IO0.TS
			// wire IMUX_C1                        IO1.TS
			// wire IMUX_C2                        IO2.TS
			// wire IMUX_C3                        IO3.TS
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_CLK1                      IO1.CLK
			// wire IMUX_CLK2                      IO2.CLK
			// wire IMUX_CLK3                      IO3.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_LSR1                      IO1.LSR
			// wire IMUX_LSR2                      IO2.LSR
			// wire IMUX_LSR3                      IO3.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire IMUX_CE1                       IO1.CE
			// wire IMUX_CE2                       IO2.CE
			// wire IMUX_CE3                       IO3.CE
			// wire OUT_F0                         IO0.IN
			// wire OUT_F1                         IO1.IN
			// wire OUT_F2                         IO2.IN
			// wire OUT_F3                         IO3.IN
			// wire OUT_F4                         IO0.IP
			// wire OUT_F5                         IO1.IP
			// wire OUT_F6                         IO2.IP
			// wire OUT_F7                         IO3.IP
			// wire OUT_Q0                         IO0.DI
			// wire OUT_Q1                         IO1.DI
			// wire OUT_Q2                         IO2.DI
			// wire OUT_Q3                         IO3.DI
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class DQSDLL_S {
			cell CELL0;

			bel DQSDLL {
				input CLK = IMUX_CLK0;
				input FREEZE = IMUX_B0;
				output LOCK = OUT_F0;
				input RST = IMUX_LSR0;
				input UDDCNTLN = IMUX_A0;
			}

			bel DQSDLLTEST {
				output DIVOSC = OUT_F1;
				output SDOUT0 = OUT_Q0;
				output SDOUT1 = OUT_Q1;
				output SDOUT2 = OUT_Q2;
				output SDOUT3 = OUT_Q3;
				output SDOUT4 = OUT_Q4;
				output SDOUT5 = OUT_Q5;
				output SDOUT6 = OUT_Q6;
			}

			// wire IMUX_A0                        DQSDLL.UDDCNTLN
			// wire IMUX_B0                        DQSDLL.FREEZE
			// wire IMUX_CLK0                      DQSDLL.CLK
			// wire IMUX_LSR0                      DQSDLL.RST
			// wire OUT_F0                         DQSDLL.LOCK
			// wire OUT_F1                         DQSDLLTEST.DIVOSC
			// wire OUT_Q0                         DQSDLLTEST.SDOUT0
			// wire OUT_Q1                         DQSDLLTEST.SDOUT1
			// wire OUT_Q2                         DQSDLLTEST.SDOUT2
			// wire OUT_Q3                         DQSDLLTEST.SDOUT3
			// wire OUT_Q4                         DQSDLLTEST.SDOUT4
			// wire OUT_Q5                         DQSDLLTEST.SDOUT5
			// wire OUT_Q6                         DQSDLLTEST.SDOUT6
		}

		tile_class DQSDLL_N {
			cell CELL0;

			bel DQSDLL {
				input CLK = IMUX_CLK0;
				input FREEZE = IMUX_B0;
				output LOCK = OUT_F0;
				input RST = IMUX_LSR0;
				input UDDCNTLN = IMUX_A0;
			}

			bel DQSDLLTEST {
				output DIVOSC = OUT_F1;
				output SDOUT0 = OUT_Q0;
				output SDOUT1 = OUT_Q1;
				output SDOUT2 = OUT_Q2;
				output SDOUT3 = OUT_Q3;
				output SDOUT4 = OUT_Q4;
				output SDOUT5 = OUT_Q5;
				output SDOUT6 = OUT_Q6;
			}

			// wire IMUX_A0                        DQSDLL.UDDCNTLN
			// wire IMUX_B0                        DQSDLL.FREEZE
			// wire IMUX_CLK0                      DQSDLL.CLK
			// wire IMUX_LSR0                      DQSDLL.RST
			// wire OUT_F0                         DQSDLL.LOCK
			// wire OUT_F1                         DQSDLLTEST.DIVOSC
			// wire OUT_Q0                         DQSDLLTEST.SDOUT0
			// wire OUT_Q1                         DQSDLLTEST.SDOUT1
			// wire OUT_Q2                         DQSDLLTEST.SDOUT2
			// wire OUT_Q3                         DQSDLLTEST.SDOUT3
			// wire OUT_Q4                         DQSDLLTEST.SDOUT4
			// wire OUT_Q5                         DQSDLLTEST.SDOUT5
			// wire OUT_Q6                         DQSDLLTEST.SDOUT6
		}

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXA = OUT_OFX3_W;
				input LSR = IMUX_LSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_CLK3                      SLICE3.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_LSR3                      SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXA
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_A4;
				input ADA1 = CELL1.IMUX_B2;
				input ADA10 = CELL0.IMUX_C4;
				input ADA11 = CELL1.IMUX_B3;
				input ADA12 = CELL1.IMUX_D2;
				input ADA2 = CELL1.IMUX_A3;
				input ADA3 = CELL0.IMUX_D3;
				input ADA4 = CELL2.IMUX_C2;
				input ADA5 = CELL2.IMUX_B2;
				input ADA6 = CELL1.IMUX_D5;
				input ADA7 = CELL1.IMUX_A4;
				input ADA8 = CELL1.IMUX_C5;
				input ADA9 = CELL0.IMUX_B4;
				input ADB0 = CELL1.IMUX_C2;
				input ADB1 = CELL1.IMUX_A2;
				input ADB10 = CELL1.IMUX_D0;
				input ADB11 = CELL1.IMUX_B0;
				input ADB12 = CELL1.IMUX_C3;
				input ADB2 = CELL2.IMUX_C0;
				input ADB3 = CELL2.IMUX_D3;
				input ADB4 = CELL2.IMUX_B0;
				input ADB5 = CELL2.IMUX_A2;
				input ADB6 = CELL1.IMUX_D1;
				input ADB7 = CELL1.IMUX_A0;
				input ADB8 = CELL1.IMUX_C1;
				input ADB9 = CELL1.IMUX_C0;
				output AE = CELL1.OUT_Q4;
				output AF = CELL1.OUT_F4;
				input CEA = CELL1.IMUX_CE1;
				input CEB = CELL2.IMUX_CE1;
				input CLKA = CELL1.IMUX_CLK0;
				input CLKB = CELL1.IMUX_CLK3;
				input CSA0 = CELL1.IMUX_LSR0;
				input CSA1 = CELL1.IMUX_LSR1;
				input CSA2 = CELL1.IMUX_LSR2;
				input CSB0 = CELL2.IMUX_LSR0;
				input CSB1 = CELL2.IMUX_LSR1;
				input CSB2 = CELL2.IMUX_LSR2;
				input DIA0 = CELL2.IMUX_D0;
				input DIA1 = CELL1.IMUX_B5;
				input DIA2 = CELL1.IMUX_A5;
				input DIA3 = CELL2.IMUX_A3;
				input DIA4 = CELL2.IMUX_D2;
				input DIA5 = CELL2.IMUX_B1;
				input DIA6 = CELL2.IMUX_A1;
				input DIA7 = CELL2.IMUX_A0;
				input DIA8 = CELL2.IMUX_C1;
				input DIB0 = CELL2.IMUX_D1;
				input DIB1 = CELL1.IMUX_B4;
				input DIB2 = CELL1.IMUX_D4;
				input DIB3 = CELL2.IMUX_B3;
				input DIB4 = CELL2.IMUX_C3;
				input DIB5 = CELL2.IMUX_D4;
				input DIB6 = CELL2.IMUX_C4;
				input DIB7 = CELL2.IMUX_B4;
				input DIB8 = CELL2.IMUX_A4;
				output DOA0 = CELL0.OUT_F0;
				output DOA1 = CELL0.OUT_F1;
				output DOA2 = CELL0.OUT_F2;
				output DOA3 = CELL1.OUT_F0;
				output DOA4 = CELL1.OUT_F1;
				output DOA5 = CELL1.OUT_F2;
				output DOA6 = CELL2.OUT_F0;
				output DOA7 = CELL2.OUT_F1;
				output DOA8 = CELL2.OUT_F2;
				output DOB0 = CELL0.OUT_Q0;
				output DOB1 = CELL0.OUT_Q1;
				output DOB2 = CELL0.OUT_Q2;
				output DOB3 = CELL1.OUT_Q0;
				output DOB4 = CELL1.OUT_Q1;
				output DOB5 = CELL1.OUT_Q2;
				output DOB6 = CELL2.OUT_Q0;
				output DOB7 = CELL2.OUT_Q1;
				output DOB8 = CELL2.OUT_Q2;
				output EF = CELL1.OUT_Q3;
				output FF = CELL1.OUT_F3;
				input OCEA = CELL0.IMUX_CE0;
				input OCEB = CELL1.IMUX_CE0;
				input RSTA = CELL0.IMUX_LSR2;
				input RSTB = CELL0.IMUX_LSR0;
				input WEA = CELL1.IMUX_LSR3;
				input WEB = CELL2.IMUX_LSR3;
			}

			// wire CELL0.IMUX_A4                  EBR0.ADA0
			// wire CELL0.IMUX_B4                  EBR0.ADA9
			// wire CELL0.IMUX_C4                  EBR0.ADA10
			// wire CELL0.IMUX_D3                  EBR0.ADA3
			// wire CELL0.IMUX_LSR0                EBR0.RSTB
			// wire CELL0.IMUX_LSR2                EBR0.RSTA
			// wire CELL0.IMUX_CE0                 EBR0.OCEA
			// wire CELL0.OUT_F0                   EBR0.DOA0
			// wire CELL0.OUT_F1                   EBR0.DOA1
			// wire CELL0.OUT_F2                   EBR0.DOA2
			// wire CELL0.OUT_Q0                   EBR0.DOB0
			// wire CELL0.OUT_Q1                   EBR0.DOB1
			// wire CELL0.OUT_Q2                   EBR0.DOB2
			// wire CELL1.IMUX_A0                  EBR0.ADB7
			// wire CELL1.IMUX_A2                  EBR0.ADB1
			// wire CELL1.IMUX_A3                  EBR0.ADA2
			// wire CELL1.IMUX_A4                  EBR0.ADA7
			// wire CELL1.IMUX_A5                  EBR0.DIA2
			// wire CELL1.IMUX_B0                  EBR0.ADB11
			// wire CELL1.IMUX_B2                  EBR0.ADA1
			// wire CELL1.IMUX_B3                  EBR0.ADA11
			// wire CELL1.IMUX_B4                  EBR0.DIB1
			// wire CELL1.IMUX_B5                  EBR0.DIA1
			// wire CELL1.IMUX_C0                  EBR0.ADB9
			// wire CELL1.IMUX_C1                  EBR0.ADB8
			// wire CELL1.IMUX_C2                  EBR0.ADB0
			// wire CELL1.IMUX_C3                  EBR0.ADB12
			// wire CELL1.IMUX_C5                  EBR0.ADA8
			// wire CELL1.IMUX_D0                  EBR0.ADB10
			// wire CELL1.IMUX_D1                  EBR0.ADB6
			// wire CELL1.IMUX_D2                  EBR0.ADA12
			// wire CELL1.IMUX_D4                  EBR0.DIB2
			// wire CELL1.IMUX_D5                  EBR0.ADA6
			// wire CELL1.IMUX_CLK0                EBR0.CLKA
			// wire CELL1.IMUX_CLK3                EBR0.CLKB
			// wire CELL1.IMUX_LSR0                EBR0.CSA0
			// wire CELL1.IMUX_LSR1                EBR0.CSA1
			// wire CELL1.IMUX_LSR2                EBR0.CSA2
			// wire CELL1.IMUX_LSR3                EBR0.WEA
			// wire CELL1.IMUX_CE0                 EBR0.OCEB
			// wire CELL1.IMUX_CE1                 EBR0.CEA
			// wire CELL1.OUT_F0                   EBR0.DOA3
			// wire CELL1.OUT_F1                   EBR0.DOA4
			// wire CELL1.OUT_F2                   EBR0.DOA5
			// wire CELL1.OUT_F3                   EBR0.FF
			// wire CELL1.OUT_F4                   EBR0.AF
			// wire CELL1.OUT_Q0                   EBR0.DOB3
			// wire CELL1.OUT_Q1                   EBR0.DOB4
			// wire CELL1.OUT_Q2                   EBR0.DOB5
			// wire CELL1.OUT_Q3                   EBR0.EF
			// wire CELL1.OUT_Q4                   EBR0.AE
			// wire CELL2.IMUX_A0                  EBR0.DIA7
			// wire CELL2.IMUX_A1                  EBR0.DIA6
			// wire CELL2.IMUX_A2                  EBR0.ADB5
			// wire CELL2.IMUX_A3                  EBR0.DIA3
			// wire CELL2.IMUX_A4                  EBR0.DIB8
			// wire CELL2.IMUX_B0                  EBR0.ADB4
			// wire CELL2.IMUX_B1                  EBR0.DIA5
			// wire CELL2.IMUX_B2                  EBR0.ADA5
			// wire CELL2.IMUX_B3                  EBR0.DIB3
			// wire CELL2.IMUX_B4                  EBR0.DIB7
			// wire CELL2.IMUX_C0                  EBR0.ADB2
			// wire CELL2.IMUX_C1                  EBR0.DIA8
			// wire CELL2.IMUX_C2                  EBR0.ADA4
			// wire CELL2.IMUX_C3                  EBR0.DIB4
			// wire CELL2.IMUX_C4                  EBR0.DIB6
			// wire CELL2.IMUX_D0                  EBR0.DIA0
			// wire CELL2.IMUX_D1                  EBR0.DIB0
			// wire CELL2.IMUX_D2                  EBR0.DIA4
			// wire CELL2.IMUX_D3                  EBR0.ADB3
			// wire CELL2.IMUX_D4                  EBR0.DIB5
			// wire CELL2.IMUX_LSR0                EBR0.CSB0
			// wire CELL2.IMUX_LSR1                EBR0.CSB1
			// wire CELL2.IMUX_LSR2                EBR0.CSB2
			// wire CELL2.IMUX_LSR3                EBR0.WEB
			// wire CELL2.IMUX_CE1                 EBR0.CEB
			// wire CELL2.OUT_F0                   EBR0.DOA6
			// wire CELL2.OUT_F1                   EBR0.DOA7
			// wire CELL2.OUT_F2                   EBR0.DOA8
			// wire CELL2.OUT_Q0                   EBR0.DOB6
			// wire CELL2.OUT_Q1                   EBR0.DOB7
			// wire CELL2.OUT_Q2                   EBR0.DOB8
		}

		tile_class EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_A4;
				input ADA1 = CELL1.IMUX_B2;
				input ADA10 = CELL0.IMUX_C4;
				input ADA11 = CELL1.IMUX_B3;
				input ADA12 = CELL1.IMUX_D2;
				input ADA2 = CELL1.IMUX_A3;
				input ADA3 = CELL0.IMUX_D3;
				input ADA4 = CELL2.IMUX_C2;
				input ADA5 = CELL2.IMUX_B2;
				input ADA6 = CELL1.IMUX_D5;
				input ADA7 = CELL1.IMUX_A4;
				input ADA8 = CELL1.IMUX_C5;
				input ADA9 = CELL0.IMUX_B4;
				input ADB0 = CELL1.IMUX_C2;
				input ADB1 = CELL1.IMUX_A2;
				input ADB10 = CELL1.IMUX_D0;
				input ADB11 = CELL1.IMUX_B0;
				input ADB12 = CELL1.IMUX_C3;
				input ADB2 = CELL2.IMUX_C0;
				input ADB3 = CELL2.IMUX_D3;
				input ADB4 = CELL2.IMUX_B0;
				input ADB5 = CELL2.IMUX_A2;
				input ADB6 = CELL1.IMUX_D1;
				input ADB7 = CELL1.IMUX_A0;
				input ADB8 = CELL1.IMUX_C1;
				input ADB9 = CELL1.IMUX_C0;
				output AE = CELL1.OUT_Q4;
				output AF = CELL1.OUT_F4;
				input CEA = CELL1.IMUX_CE1;
				input CEB = CELL2.IMUX_CE1;
				input CLKA = CELL1.IMUX_CLK0;
				input CLKB = CELL1.IMUX_CLK3;
				input CSA0 = CELL1.IMUX_LSR0;
				input CSA1 = CELL1.IMUX_LSR1;
				input CSA2 = CELL1.IMUX_LSR2;
				input CSB0 = CELL2.IMUX_LSR0;
				input CSB1 = CELL2.IMUX_LSR1;
				input CSB2 = CELL2.IMUX_LSR2;
				input DIA0 = CELL2.IMUX_D0;
				input DIA1 = CELL1.IMUX_B5;
				input DIA2 = CELL1.IMUX_A5;
				input DIA3 = CELL2.IMUX_A3;
				input DIA4 = CELL2.IMUX_D2;
				input DIA5 = CELL2.IMUX_B1;
				input DIA6 = CELL2.IMUX_A1;
				input DIA7 = CELL2.IMUX_A0;
				input DIA8 = CELL2.IMUX_C1;
				input DIB0 = CELL2.IMUX_D1;
				input DIB1 = CELL1.IMUX_B4;
				input DIB2 = CELL1.IMUX_D4;
				input DIB3 = CELL2.IMUX_B3;
				input DIB4 = CELL2.IMUX_C3;
				input DIB5 = CELL2.IMUX_D4;
				input DIB6 = CELL2.IMUX_C4;
				input DIB7 = CELL2.IMUX_B4;
				input DIB8 = CELL2.IMUX_A4;
				output DOA0 = CELL0.OUT_F0;
				output DOA1 = CELL0.OUT_F1;
				output DOA2 = CELL0.OUT_F2;
				output DOA3 = CELL1.OUT_F0;
				output DOA4 = CELL1.OUT_F1;
				output DOA5 = CELL1.OUT_F2;
				output DOA6 = CELL2.OUT_F0;
				output DOA7 = CELL2.OUT_F1;
				output DOA8 = CELL2.OUT_F2;
				output DOB0 = CELL0.OUT_Q0;
				output DOB1 = CELL0.OUT_Q1;
				output DOB2 = CELL0.OUT_Q2;
				output DOB3 = CELL1.OUT_Q0;
				output DOB4 = CELL1.OUT_Q1;
				output DOB5 = CELL1.OUT_Q2;
				output DOB6 = CELL2.OUT_Q0;
				output DOB7 = CELL2.OUT_Q1;
				output DOB8 = CELL2.OUT_Q2;
				output EF = CELL1.OUT_Q3;
				output FF = CELL1.OUT_F3;
				input OCEA = CELL0.IMUX_CE0;
				input OCEB = CELL1.IMUX_CE0;
				input RSTA = CELL0.IMUX_LSR2;
				input RSTB = CELL0.IMUX_LSR0;
				input WEA = CELL1.IMUX_LSR3;
				input WEB = CELL2.IMUX_LSR3;
			}

			// wire CELL0.IMUX_A4                  EBR0.ADA0
			// wire CELL0.IMUX_B4                  EBR0.ADA9
			// wire CELL0.IMUX_C4                  EBR0.ADA10
			// wire CELL0.IMUX_D3                  EBR0.ADA3
			// wire CELL0.IMUX_LSR0                EBR0.RSTB
			// wire CELL0.IMUX_LSR2                EBR0.RSTA
			// wire CELL0.IMUX_CE0                 EBR0.OCEA
			// wire CELL0.OUT_F0                   EBR0.DOA0
			// wire CELL0.OUT_F1                   EBR0.DOA1
			// wire CELL0.OUT_F2                   EBR0.DOA2
			// wire CELL0.OUT_Q0                   EBR0.DOB0
			// wire CELL0.OUT_Q1                   EBR0.DOB1
			// wire CELL0.OUT_Q2                   EBR0.DOB2
			// wire CELL1.IMUX_A0                  EBR0.ADB7
			// wire CELL1.IMUX_A2                  EBR0.ADB1
			// wire CELL1.IMUX_A3                  EBR0.ADA2
			// wire CELL1.IMUX_A4                  EBR0.ADA7
			// wire CELL1.IMUX_A5                  EBR0.DIA2
			// wire CELL1.IMUX_B0                  EBR0.ADB11
			// wire CELL1.IMUX_B2                  EBR0.ADA1
			// wire CELL1.IMUX_B3                  EBR0.ADA11
			// wire CELL1.IMUX_B4                  EBR0.DIB1
			// wire CELL1.IMUX_B5                  EBR0.DIA1
			// wire CELL1.IMUX_C0                  EBR0.ADB9
			// wire CELL1.IMUX_C1                  EBR0.ADB8
			// wire CELL1.IMUX_C2                  EBR0.ADB0
			// wire CELL1.IMUX_C3                  EBR0.ADB12
			// wire CELL1.IMUX_C5                  EBR0.ADA8
			// wire CELL1.IMUX_D0                  EBR0.ADB10
			// wire CELL1.IMUX_D1                  EBR0.ADB6
			// wire CELL1.IMUX_D2                  EBR0.ADA12
			// wire CELL1.IMUX_D4                  EBR0.DIB2
			// wire CELL1.IMUX_D5                  EBR0.ADA6
			// wire CELL1.IMUX_CLK0                EBR0.CLKA
			// wire CELL1.IMUX_CLK3                EBR0.CLKB
			// wire CELL1.IMUX_LSR0                EBR0.CSA0
			// wire CELL1.IMUX_LSR1                EBR0.CSA1
			// wire CELL1.IMUX_LSR2                EBR0.CSA2
			// wire CELL1.IMUX_LSR3                EBR0.WEA
			// wire CELL1.IMUX_CE0                 EBR0.OCEB
			// wire CELL1.IMUX_CE1                 EBR0.CEA
			// wire CELL1.OUT_F0                   EBR0.DOA3
			// wire CELL1.OUT_F1                   EBR0.DOA4
			// wire CELL1.OUT_F2                   EBR0.DOA5
			// wire CELL1.OUT_F3                   EBR0.FF
			// wire CELL1.OUT_F4                   EBR0.AF
			// wire CELL1.OUT_Q0                   EBR0.DOB3
			// wire CELL1.OUT_Q1                   EBR0.DOB4
			// wire CELL1.OUT_Q2                   EBR0.DOB5
			// wire CELL1.OUT_Q3                   EBR0.EF
			// wire CELL1.OUT_Q4                   EBR0.AE
			// wire CELL2.IMUX_A0                  EBR0.DIA7
			// wire CELL2.IMUX_A1                  EBR0.DIA6
			// wire CELL2.IMUX_A2                  EBR0.ADB5
			// wire CELL2.IMUX_A3                  EBR0.DIA3
			// wire CELL2.IMUX_A4                  EBR0.DIB8
			// wire CELL2.IMUX_B0                  EBR0.ADB4
			// wire CELL2.IMUX_B1                  EBR0.DIA5
			// wire CELL2.IMUX_B2                  EBR0.ADA5
			// wire CELL2.IMUX_B3                  EBR0.DIB3
			// wire CELL2.IMUX_B4                  EBR0.DIB7
			// wire CELL2.IMUX_C0                  EBR0.ADB2
			// wire CELL2.IMUX_C1                  EBR0.DIA8
			// wire CELL2.IMUX_C2                  EBR0.ADA4
			// wire CELL2.IMUX_C3                  EBR0.DIB4
			// wire CELL2.IMUX_C4                  EBR0.DIB6
			// wire CELL2.IMUX_D0                  EBR0.DIA0
			// wire CELL2.IMUX_D1                  EBR0.DIB0
			// wire CELL2.IMUX_D2                  EBR0.DIA4
			// wire CELL2.IMUX_D3                  EBR0.ADB3
			// wire CELL2.IMUX_D4                  EBR0.DIB5
			// wire CELL2.IMUX_LSR0                EBR0.CSB0
			// wire CELL2.IMUX_LSR1                EBR0.CSB1
			// wire CELL2.IMUX_LSR2                EBR0.CSB2
			// wire CELL2.IMUX_LSR3                EBR0.WEB
			// wire CELL2.IMUX_CE1                 EBR0.CEB
			// wire CELL2.OUT_F0                   EBR0.DOA6
			// wire CELL2.OUT_F1                   EBR0.DOA7
			// wire CELL2.OUT_F2                   EBR0.DOA8
			// wire CELL2.OUT_Q0                   EBR0.DOB6
			// wire CELL2.OUT_Q1                   EBR0.DOB7
			// wire CELL2.OUT_Q2                   EBR0.DOB8
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel START {
				input STARTCLK = CELL0.IMUX_CLK0;
			}

			bel OSC {
				output OSC = CELL0.OUT_Q5;
				input STDBY = CELL0.IMUX_LSR1;
			}

			bel JTAG {
				output JCE1 = CELL0.OUT_Q1;
				output JCE2 = CELL0.OUT_Q3;
				output JRSTN = CELL0.OUT_F6;
				output JRTI1 = CELL0.OUT_Q2;
				output JRTI2 = CELL0.OUT_Q4;
				output JSHIFT = CELL0.OUT_F7;
				output JTCK = CELL0.OUT_F4;
				output JTDI = CELL0.OUT_F5;
				input JTDO1 = CELL0.IMUX_A4;
				input JTDO2 = CELL0.IMUX_B4;
				output JUPDATE = CELL0.OUT_Q0;
			}

			bel GSR {
				input CLK = CELL2.IMUX_CLK0;
				input GSR = CELL2.IMUX_C4;
			}

			bel TSALL {
				input TSALLI = CELL2.IMUX_LSR0;
			}

			bel SED {
				output AUTODONE = CELL1.OUT_F4;
				output SEDCLKOUT = CELL1.OUT_F5;
				output SEDDONE = CELL1.OUT_F6;
				input SEDENABLE = CELL1.IMUX_LSR0;
				output SEDERR = CELL1.OUT_F7;
				input SEDEXCLK = CELL1.IMUX_CLK0;
				input SEDFRCERR = CELL1.IMUX_A0;
				output SEDINPROG = CELL1.OUT_Q0;
				input SEDSTART = CELL1.IMUX_LSR1;
			}

			bel PCNTR {
				input CLK = CELL3.IMUX_CLK1;
				input CLRFLAG = CELL3.IMUX_B0;
				output SFLAG = CELL3.OUT_Q5;
				output STDBY = CELL3.OUT_Q3;
				output STOP = CELL3.OUT_Q4;
				input USERSTDBY = CELL3.IMUX_LSR1;
				input USERTIMEOUT = CELL3.IMUX_C0;
			}

			bel EFB {
				output I2C1IRQO = CELL1.OUT_Q3;
				output I2C2IRQO = CELL1.OUT_Q4;
				input I2C2SCLI = CELL1.IMUX_CLK1;
				output I2C2SCLO = CELL1.OUT_Q1;
				output I2C2SCLOEN = CELL1.OUT_Q5;
				input I2C2SDAI = CELL1.IMUX_C0;
				output I2C2SDAO = CELL1.OUT_Q2;
				output I2C2SDAOEN = CELL1.OUT_Q6;
				output SPIIRQO = CELL3.OUT_Q0;
				output SPIMCSN1 = CELL2.OUT_Q2;
				output SPIMCSN2 = CELL2.OUT_Q3;
				output SPIMCSN3 = CELL2.OUT_Q4;
				output SPIMCSN4 = CELL3.OUT_F0;
				output SPIMCSN5 = CELL3.OUT_F1;
				output SPIMCSN6 = CELL3.OUT_F2;
				output SPIMCSN7 = CELL3.OUT_F3;
				input SPISCSN = CELL3.IMUX_CE0;
				input TCCLKI = CELL3.IMUX_CLK0;
				input TCIC = CELL3.IMUX_A0;
				output TCINT = CELL3.OUT_Q1;
				output TCOC = CELL3.OUT_Q2;
				input TCRSTN = CELL3.IMUX_LSR0;
				output WBACKO = CELL2.OUT_Q0;
				input WBADRI0 = CELL1.IMUX_A2;
				input WBADRI1 = CELL1.IMUX_B2;
				input WBADRI2 = CELL1.IMUX_C2;
				input WBADRI3 = CELL1.IMUX_D2;
				input WBADRI4 = CELL1.IMUX_A4;
				input WBADRI5 = CELL1.IMUX_B4;
				input WBADRI6 = CELL1.IMUX_C4;
				input WBADRI7 = CELL1.IMUX_D4;
				input WBCLKI = CELL2.IMUX_CLK1;
				output WBCUFMIRQ = CELL2.OUT_Q1;
				input WBCYCI = CELL2.IMUX_A4;
				input WBDATI0 = CELL2.IMUX_A0;
				input WBDATI1 = CELL2.IMUX_B0;
				input WBDATI2 = CELL2.IMUX_C0;
				input WBDATI3 = CELL2.IMUX_D0;
				input WBDATI4 = CELL2.IMUX_A2;
				input WBDATI5 = CELL2.IMUX_B2;
				input WBDATI6 = CELL2.IMUX_C2;
				input WBDATI7 = CELL2.IMUX_D2;
				output WBDATO0 = CELL2.OUT_F0;
				output WBDATO1 = CELL2.OUT_F1;
				output WBDATO2 = CELL2.OUT_F2;
				output WBDATO3 = CELL2.OUT_F3;
				output WBDATO4 = CELL2.OUT_F4;
				output WBDATO5 = CELL2.OUT_F5;
				output WBDATO6 = CELL2.OUT_F6;
				output WBDATO7 = CELL2.OUT_F7;
				input WBRSTI = CELL2.IMUX_CE0;
				input WBSTBI = CELL2.IMUX_LSR1;
				input WBWEI = CELL2.IMUX_B4;
			}

			// wire CELL0.IMUX_A4                  JTAG.JTDO1
			// wire CELL0.IMUX_B4                  JTAG.JTDO2
			// wire CELL0.IMUX_CLK0                START.STARTCLK
			// wire CELL0.IMUX_LSR1                OSC.STDBY
			// wire CELL0.OUT_F4                   JTAG.JTCK
			// wire CELL0.OUT_F5                   JTAG.JTDI
			// wire CELL0.OUT_F6                   JTAG.JRSTN
			// wire CELL0.OUT_F7                   JTAG.JSHIFT
			// wire CELL0.OUT_Q0                   JTAG.JUPDATE
			// wire CELL0.OUT_Q1                   JTAG.JCE1
			// wire CELL0.OUT_Q2                   JTAG.JRTI1
			// wire CELL0.OUT_Q3                   JTAG.JCE2
			// wire CELL0.OUT_Q4                   JTAG.JRTI2
			// wire CELL0.OUT_Q5                   OSC.OSC
			// wire CELL1.IMUX_A0                  SED.SEDFRCERR
			// wire CELL1.IMUX_A2                  EFB.WBADRI0
			// wire CELL1.IMUX_A4                  EFB.WBADRI4
			// wire CELL1.IMUX_B2                  EFB.WBADRI1
			// wire CELL1.IMUX_B4                  EFB.WBADRI5
			// wire CELL1.IMUX_C0                  EFB.I2C2SDAI
			// wire CELL1.IMUX_C2                  EFB.WBADRI2
			// wire CELL1.IMUX_C4                  EFB.WBADRI6
			// wire CELL1.IMUX_D2                  EFB.WBADRI3
			// wire CELL1.IMUX_D4                  EFB.WBADRI7
			// wire CELL1.IMUX_CLK0                SED.SEDEXCLK
			// wire CELL1.IMUX_CLK1                EFB.I2C2SCLI
			// wire CELL1.IMUX_LSR0                SED.SEDENABLE
			// wire CELL1.IMUX_LSR1                SED.SEDSTART
			// wire CELL1.OUT_F4                   SED.AUTODONE
			// wire CELL1.OUT_F5                   SED.SEDCLKOUT
			// wire CELL1.OUT_F6                   SED.SEDDONE
			// wire CELL1.OUT_F7                   SED.SEDERR
			// wire CELL1.OUT_Q0                   SED.SEDINPROG
			// wire CELL1.OUT_Q1                   EFB.I2C2SCLO
			// wire CELL1.OUT_Q2                   EFB.I2C2SDAO
			// wire CELL1.OUT_Q3                   EFB.I2C1IRQO
			// wire CELL1.OUT_Q4                   EFB.I2C2IRQO
			// wire CELL1.OUT_Q5                   EFB.I2C2SCLOEN
			// wire CELL1.OUT_Q6                   EFB.I2C2SDAOEN
			// wire CELL2.IMUX_A0                  EFB.WBDATI0
			// wire CELL2.IMUX_A2                  EFB.WBDATI4
			// wire CELL2.IMUX_A4                  EFB.WBCYCI
			// wire CELL2.IMUX_B0                  EFB.WBDATI1
			// wire CELL2.IMUX_B2                  EFB.WBDATI5
			// wire CELL2.IMUX_B4                  EFB.WBWEI
			// wire CELL2.IMUX_C0                  EFB.WBDATI2
			// wire CELL2.IMUX_C2                  EFB.WBDATI6
			// wire CELL2.IMUX_C4                  GSR.GSR
			// wire CELL2.IMUX_D0                  EFB.WBDATI3
			// wire CELL2.IMUX_D2                  EFB.WBDATI7
			// wire CELL2.IMUX_CLK0                GSR.CLK
			// wire CELL2.IMUX_CLK1                EFB.WBCLKI
			// wire CELL2.IMUX_LSR0                TSALL.TSALLI
			// wire CELL2.IMUX_LSR1                EFB.WBSTBI
			// wire CELL2.IMUX_CE0                 EFB.WBRSTI
			// wire CELL2.OUT_F0                   EFB.WBDATO0
			// wire CELL2.OUT_F1                   EFB.WBDATO1
			// wire CELL2.OUT_F2                   EFB.WBDATO2
			// wire CELL2.OUT_F3                   EFB.WBDATO3
			// wire CELL2.OUT_F4                   EFB.WBDATO4
			// wire CELL2.OUT_F5                   EFB.WBDATO5
			// wire CELL2.OUT_F6                   EFB.WBDATO6
			// wire CELL2.OUT_F7                   EFB.WBDATO7
			// wire CELL2.OUT_Q0                   EFB.WBACKO
			// wire CELL2.OUT_Q1                   EFB.WBCUFMIRQ
			// wire CELL2.OUT_Q2                   EFB.SPIMCSN1
			// wire CELL2.OUT_Q3                   EFB.SPIMCSN2
			// wire CELL2.OUT_Q4                   EFB.SPIMCSN3
			// wire CELL3.IMUX_A0                  EFB.TCIC
			// wire CELL3.IMUX_B0                  PCNTR.CLRFLAG
			// wire CELL3.IMUX_C0                  PCNTR.USERTIMEOUT
			// wire CELL3.IMUX_CLK0                EFB.TCCLKI
			// wire CELL3.IMUX_CLK1                PCNTR.CLK
			// wire CELL3.IMUX_LSR0                EFB.TCRSTN
			// wire CELL3.IMUX_LSR1                PCNTR.USERSTDBY
			// wire CELL3.IMUX_CE0                 EFB.SPISCSN
			// wire CELL3.OUT_F0                   EFB.SPIMCSN4
			// wire CELL3.OUT_F1                   EFB.SPIMCSN5
			// wire CELL3.OUT_F2                   EFB.SPIMCSN6
			// wire CELL3.OUT_F3                   EFB.SPIMCSN7
			// wire CELL3.OUT_Q0                   EFB.SPIIRQO
			// wire CELL3.OUT_Q1                   EFB.TCINT
			// wire CELL3.OUT_Q2                   EFB.TCOC
			// wire CELL3.OUT_Q3                   PCNTR.STDBY
			// wire CELL3.OUT_Q4                   PCNTR.STOP
			// wire CELL3.OUT_Q5                   PCNTR.SFLAG
		}

		tile_class CONFIG_XO3D {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;

			bel START {
				input STARTCLK = CELL0.IMUX_CLK0;
			}

			bel OSC {
				output OSC = CELL0.OUT_Q5;
				input STDBY = CELL0.IMUX_LSR1;
			}

			bel JTAG {
				output JCE1 = CELL0.OUT_Q1;
				output JCE2 = CELL0.OUT_Q3;
				output JRSTN = CELL0.OUT_F6;
				output JRTI1 = CELL0.OUT_Q2;
				output JRTI2 = CELL0.OUT_Q4;
				output JSHIFT = CELL0.OUT_F7;
				output JTCK = CELL0.OUT_F4;
				output JTDI = CELL0.OUT_F5;
				input JTDO1 = CELL0.IMUX_A4;
				input JTDO2 = CELL0.IMUX_B4;
				output JUPDATE = CELL0.OUT_Q0;
			}

			bel GSR {
				input CLK = CELL2.IMUX_CLK0;
				input GSR = CELL2.IMUX_C4;
			}

			bel TSALL {
				input TSALLI = CELL2.IMUX_LSR0;
			}

			bel SED {
				output AUTODONE = CELL1.OUT_F4;
				output SEDCLKOUT = CELL1.OUT_F5;
				output SEDDONE = CELL1.OUT_F6;
				input SEDENABLE = CELL1.IMUX_LSR0;
				output SEDERR = CELL1.OUT_F7;
				input SEDEXCLK = CELL1.IMUX_CLK0;
				input SEDFRCERR = CELL1.IMUX_A0;
				output SEDINPROG = CELL1.OUT_Q0;
				input SEDSTART = CELL1.IMUX_LSR1;
			}

			bel PCNTR {
				input CLK = CELL3.IMUX_CLK1;
				input CLRFLAG = CELL3.IMUX_B0;
				output SFLAG = CELL3.OUT_Q5;
				output STDBY = CELL3.OUT_Q3;
				output STOP = CELL3.OUT_Q4;
				input USERSTDBY = CELL3.IMUX_LSR1;
				input USERTIMEOUT = CELL3.IMUX_C0;
			}

			bel EFB {
				output I2C1IRQO = CELL1.OUT_Q3;
				output I2C2IRQO = CELL1.OUT_Q4;
				input I2C2SCLI = CELL1.IMUX_CLK1;
				output I2C2SCLO = CELL1.OUT_Q1;
				output I2C2SCLOEN = CELL1.OUT_Q5;
				input I2C2SDAI = CELL1.IMUX_C0;
				output I2C2SDAO = CELL1.OUT_Q2;
				output I2C2SDAOEN = CELL1.OUT_Q6;
				output SPIIRQO = CELL3.OUT_Q0;
				output SPIMCSN1 = CELL2.OUT_Q2;
				output SPIMCSN2 = CELL2.OUT_Q3;
				output SPIMCSN3 = CELL2.OUT_Q4;
				output SPIMCSN4 = CELL3.OUT_F0;
				output SPIMCSN5 = CELL3.OUT_F1;
				output SPIMCSN6 = CELL3.OUT_F2;
				output SPIMCSN7 = CELL3.OUT_F3;
				input SPISCSN = CELL3.IMUX_CE0;
				output TAMPERDET = CELL3.OUT_Q7;
				input TAMPERDETCLK = CELL1.IMUX_CLK3;
				input TAMPERDETEN = CELL1.IMUX_A1;
				input TAMPERLOCKSRC = CELL1.IMUX_B1;
				output TAMPERSRC0 = CELL3.OUT_F6;
				output TAMPERSRC1 = CELL3.OUT_F7;
				output TAMPERTYPE0 = CELL3.OUT_F4;
				output TAMPERTYPE1 = CELL3.OUT_F5;
				input TCCLKI = CELL3.IMUX_CLK0;
				input TCIC = CELL3.IMUX_A0;
				output TCINT = CELL3.OUT_Q1;
				output TCOC = CELL3.OUT_Q2;
				input TCRSTN = CELL3.IMUX_LSR0;
				output WBACKO = CELL2.OUT_Q0;
				input WBADRI0 = CELL1.IMUX_A2;
				input WBADRI1 = CELL1.IMUX_B2;
				input WBADRI2 = CELL1.IMUX_C2;
				input WBADRI3 = CELL1.IMUX_D2;
				input WBADRI4 = CELL1.IMUX_A4;
				input WBADRI5 = CELL1.IMUX_B4;
				input WBADRI6 = CELL1.IMUX_C4;
				input WBADRI7 = CELL1.IMUX_D4;
				input WBCLKI = CELL2.IMUX_CLK1;
				output WBCUFMIRQ = CELL2.OUT_Q1;
				input WBCYCI = CELL2.IMUX_A4;
				input WBDATI0 = CELL2.IMUX_A0;
				input WBDATI1 = CELL2.IMUX_B0;
				input WBDATI2 = CELL2.IMUX_C0;
				input WBDATI3 = CELL2.IMUX_D0;
				input WBDATI4 = CELL2.IMUX_A2;
				input WBDATI5 = CELL2.IMUX_B2;
				input WBDATI6 = CELL2.IMUX_C2;
				input WBDATI7 = CELL2.IMUX_D2;
				output WBDATO0 = CELL2.OUT_F0;
				output WBDATO1 = CELL2.OUT_F1;
				output WBDATO2 = CELL2.OUT_F2;
				output WBDATO3 = CELL2.OUT_F3;
				output WBDATO4 = CELL2.OUT_F4;
				output WBDATO5 = CELL2.OUT_F5;
				output WBDATO6 = CELL2.OUT_F6;
				output WBDATO7 = CELL2.OUT_F7;
				input WBRSTI = CELL2.IMUX_CE0;
				input WBSTBI = CELL2.IMUX_LSR1;
				input WBWEI = CELL2.IMUX_B4;
			}

			bel ESB {
				input ASFCLKI = CELL4.IMUX_CLK1;
				output ASFEMPTYO = CELL9.OUT_Q6;
				output ASFFULLO = CELL9.OUT_Q5;
				input ASFRDI = CELL3.IMUX_B1;
				input ASFRESETI = CELL4.IMUX_CE1;
				input ASFWRI = CELL3.IMUX_A1;
				output WBACKO = CELL9.OUT_Q4;
				input WBADRI0 = CELL6.IMUX_A4;
				input WBADRI1 = CELL6.IMUX_B4;
				input WBADRI10 = CELL7.IMUX_C4;
				input WBADRI11 = CELL7.IMUX_D4;
				input WBADRI12 = CELL7.IMUX_A5;
				input WBADRI13 = CELL7.IMUX_B5;
				input WBADRI14 = CELL7.IMUX_C5;
				input WBADRI15 = CELL7.IMUX_D5;
				input WBADRI16 = CELL8.IMUX_A4;
				input WBADRI17 = CELL8.IMUX_B4;
				input WBADRI2 = CELL6.IMUX_C4;
				input WBADRI3 = CELL6.IMUX_D4;
				input WBADRI4 = CELL6.IMUX_A5;
				input WBADRI5 = CELL6.IMUX_B5;
				input WBADRI6 = CELL6.IMUX_C5;
				input WBADRI7 = CELL6.IMUX_D5;
				input WBADRI8 = CELL7.IMUX_A4;
				input WBADRI9 = CELL7.IMUX_B4;
				input WBCLKI = CELL4.IMUX_CLK0;
				input WBCYCI = CELL3.IMUX_C1;
				input WBDATI0 = CELL4.IMUX_A0;
				input WBDATI1 = CELL4.IMUX_B0;
				input WBDATI10 = CELL4.IMUX_C2;
				input WBDATI11 = CELL4.IMUX_D2;
				input WBDATI12 = CELL4.IMUX_A3;
				input WBDATI13 = CELL4.IMUX_B3;
				input WBDATI14 = CELL4.IMUX_C3;
				input WBDATI15 = CELL4.IMUX_D3;
				input WBDATI16 = CELL4.IMUX_A4;
				input WBDATI17 = CELL4.IMUX_B4;
				input WBDATI18 = CELL4.IMUX_C4;
				input WBDATI19 = CELL4.IMUX_D4;
				input WBDATI2 = CELL4.IMUX_C0;
				input WBDATI20 = CELL4.IMUX_A5;
				input WBDATI21 = CELL4.IMUX_B5;
				input WBDATI22 = CELL4.IMUX_C5;
				input WBDATI23 = CELL4.IMUX_D5;
				input WBDATI24 = CELL5.IMUX_A4;
				input WBDATI25 = CELL5.IMUX_B4;
				input WBDATI26 = CELL5.IMUX_C4;
				input WBDATI27 = CELL5.IMUX_D4;
				input WBDATI28 = CELL5.IMUX_A5;
				input WBDATI29 = CELL5.IMUX_B5;
				input WBDATI3 = CELL4.IMUX_D0;
				input WBDATI30 = CELL5.IMUX_C5;
				input WBDATI31 = CELL5.IMUX_D5;
				input WBDATI4 = CELL4.IMUX_A1;
				input WBDATI5 = CELL4.IMUX_B1;
				input WBDATI6 = CELL4.IMUX_C1;
				input WBDATI7 = CELL4.IMUX_D1;
				input WBDATI8 = CELL4.IMUX_A2;
				input WBDATI9 = CELL4.IMUX_B2;
				output WBDATO0 = CELL4.OUT_F0;
				output WBDATO1 = CELL4.OUT_F1;
				output WBDATO10 = CELL4.OUT_Q2;
				output WBDATO11 = CELL4.OUT_Q3;
				output WBDATO12 = CELL4.OUT_Q4;
				output WBDATO13 = CELL4.OUT_Q5;
				output WBDATO14 = CELL4.OUT_Q6;
				output WBDATO15 = CELL4.OUT_Q7;
				output WBDATO16 = CELL5.OUT_Q4;
				output WBDATO17 = CELL5.OUT_Q5;
				output WBDATO18 = CELL5.OUT_Q6;
				output WBDATO19 = CELL5.OUT_Q7;
				output WBDATO2 = CELL4.OUT_F2;
				output WBDATO20 = CELL6.OUT_Q4;
				output WBDATO21 = CELL6.OUT_Q5;
				output WBDATO22 = CELL6.OUT_Q6;
				output WBDATO23 = CELL6.OUT_Q7;
				output WBDATO24 = CELL7.OUT_Q4;
				output WBDATO25 = CELL7.OUT_Q5;
				output WBDATO26 = CELL7.OUT_Q6;
				output WBDATO27 = CELL7.OUT_Q7;
				output WBDATO28 = CELL8.OUT_Q4;
				output WBDATO29 = CELL8.OUT_Q5;
				output WBDATO3 = CELL4.OUT_F3;
				output WBDATO30 = CELL8.OUT_Q6;
				output WBDATO31 = CELL8.OUT_Q7;
				output WBDATO4 = CELL4.OUT_F4;
				output WBDATO5 = CELL4.OUT_F5;
				output WBDATO6 = CELL4.OUT_F6;
				output WBDATO7 = CELL4.OUT_F7;
				output WBDATO8 = CELL4.OUT_Q0;
				output WBDATO9 = CELL4.OUT_Q1;
				input WBRSTI = CELL4.IMUX_CE0;
				input WBSTBI = CELL4.IMUX_LSR0;
				input WBWEI = CELL3.IMUX_D1;
			}

			// wire CELL0.IMUX_A4                  JTAG.JTDO1
			// wire CELL0.IMUX_B4                  JTAG.JTDO2
			// wire CELL0.IMUX_CLK0                START.STARTCLK
			// wire CELL0.IMUX_LSR1                OSC.STDBY
			// wire CELL0.OUT_F4                   JTAG.JTCK
			// wire CELL0.OUT_F5                   JTAG.JTDI
			// wire CELL0.OUT_F6                   JTAG.JRSTN
			// wire CELL0.OUT_F7                   JTAG.JSHIFT
			// wire CELL0.OUT_Q0                   JTAG.JUPDATE
			// wire CELL0.OUT_Q1                   JTAG.JCE1
			// wire CELL0.OUT_Q2                   JTAG.JRTI1
			// wire CELL0.OUT_Q3                   JTAG.JCE2
			// wire CELL0.OUT_Q4                   JTAG.JRTI2
			// wire CELL0.OUT_Q5                   OSC.OSC
			// wire CELL1.IMUX_A0                  SED.SEDFRCERR
			// wire CELL1.IMUX_A1                  EFB.TAMPERDETEN
			// wire CELL1.IMUX_A2                  EFB.WBADRI0
			// wire CELL1.IMUX_A4                  EFB.WBADRI4
			// wire CELL1.IMUX_B1                  EFB.TAMPERLOCKSRC
			// wire CELL1.IMUX_B2                  EFB.WBADRI1
			// wire CELL1.IMUX_B4                  EFB.WBADRI5
			// wire CELL1.IMUX_C0                  EFB.I2C2SDAI
			// wire CELL1.IMUX_C2                  EFB.WBADRI2
			// wire CELL1.IMUX_C4                  EFB.WBADRI6
			// wire CELL1.IMUX_D2                  EFB.WBADRI3
			// wire CELL1.IMUX_D4                  EFB.WBADRI7
			// wire CELL1.IMUX_CLK0                SED.SEDEXCLK
			// wire CELL1.IMUX_CLK1                EFB.I2C2SCLI
			// wire CELL1.IMUX_CLK3                EFB.TAMPERDETCLK
			// wire CELL1.IMUX_LSR0                SED.SEDENABLE
			// wire CELL1.IMUX_LSR1                SED.SEDSTART
			// wire CELL1.OUT_F4                   SED.AUTODONE
			// wire CELL1.OUT_F5                   SED.SEDCLKOUT
			// wire CELL1.OUT_F6                   SED.SEDDONE
			// wire CELL1.OUT_F7                   SED.SEDERR
			// wire CELL1.OUT_Q0                   SED.SEDINPROG
			// wire CELL1.OUT_Q1                   EFB.I2C2SCLO
			// wire CELL1.OUT_Q2                   EFB.I2C2SDAO
			// wire CELL1.OUT_Q3                   EFB.I2C1IRQO
			// wire CELL1.OUT_Q4                   EFB.I2C2IRQO
			// wire CELL1.OUT_Q5                   EFB.I2C2SCLOEN
			// wire CELL1.OUT_Q6                   EFB.I2C2SDAOEN
			// wire CELL2.IMUX_A0                  EFB.WBDATI0
			// wire CELL2.IMUX_A2                  EFB.WBDATI4
			// wire CELL2.IMUX_A4                  EFB.WBCYCI
			// wire CELL2.IMUX_B0                  EFB.WBDATI1
			// wire CELL2.IMUX_B2                  EFB.WBDATI5
			// wire CELL2.IMUX_B4                  EFB.WBWEI
			// wire CELL2.IMUX_C0                  EFB.WBDATI2
			// wire CELL2.IMUX_C2                  EFB.WBDATI6
			// wire CELL2.IMUX_C4                  GSR.GSR
			// wire CELL2.IMUX_D0                  EFB.WBDATI3
			// wire CELL2.IMUX_D2                  EFB.WBDATI7
			// wire CELL2.IMUX_CLK0                GSR.CLK
			// wire CELL2.IMUX_CLK1                EFB.WBCLKI
			// wire CELL2.IMUX_LSR0                TSALL.TSALLI
			// wire CELL2.IMUX_LSR1                EFB.WBSTBI
			// wire CELL2.IMUX_CE0                 EFB.WBRSTI
			// wire CELL2.OUT_F0                   EFB.WBDATO0
			// wire CELL2.OUT_F1                   EFB.WBDATO1
			// wire CELL2.OUT_F2                   EFB.WBDATO2
			// wire CELL2.OUT_F3                   EFB.WBDATO3
			// wire CELL2.OUT_F4                   EFB.WBDATO4
			// wire CELL2.OUT_F5                   EFB.WBDATO5
			// wire CELL2.OUT_F6                   EFB.WBDATO6
			// wire CELL2.OUT_F7                   EFB.WBDATO7
			// wire CELL2.OUT_Q0                   EFB.WBACKO
			// wire CELL2.OUT_Q1                   EFB.WBCUFMIRQ
			// wire CELL2.OUT_Q2                   EFB.SPIMCSN1
			// wire CELL2.OUT_Q3                   EFB.SPIMCSN2
			// wire CELL2.OUT_Q4                   EFB.SPIMCSN3
			// wire CELL3.IMUX_A0                  EFB.TCIC
			// wire CELL3.IMUX_A1                  ESB.ASFWRI
			// wire CELL3.IMUX_B0                  PCNTR.CLRFLAG
			// wire CELL3.IMUX_B1                  ESB.ASFRDI
			// wire CELL3.IMUX_C0                  PCNTR.USERTIMEOUT
			// wire CELL3.IMUX_C1                  ESB.WBCYCI
			// wire CELL3.IMUX_D1                  ESB.WBWEI
			// wire CELL3.IMUX_CLK0                EFB.TCCLKI
			// wire CELL3.IMUX_CLK1                PCNTR.CLK
			// wire CELL3.IMUX_LSR0                EFB.TCRSTN
			// wire CELL3.IMUX_LSR1                PCNTR.USERSTDBY
			// wire CELL3.IMUX_CE0                 EFB.SPISCSN
			// wire CELL3.OUT_F0                   EFB.SPIMCSN4
			// wire CELL3.OUT_F1                   EFB.SPIMCSN5
			// wire CELL3.OUT_F2                   EFB.SPIMCSN6
			// wire CELL3.OUT_F3                   EFB.SPIMCSN7
			// wire CELL3.OUT_F4                   EFB.TAMPERTYPE0
			// wire CELL3.OUT_F5                   EFB.TAMPERTYPE1
			// wire CELL3.OUT_F6                   EFB.TAMPERSRC0
			// wire CELL3.OUT_F7                   EFB.TAMPERSRC1
			// wire CELL3.OUT_Q0                   EFB.SPIIRQO
			// wire CELL3.OUT_Q1                   EFB.TCINT
			// wire CELL3.OUT_Q2                   EFB.TCOC
			// wire CELL3.OUT_Q3                   PCNTR.STDBY
			// wire CELL3.OUT_Q4                   PCNTR.STOP
			// wire CELL3.OUT_Q5                   PCNTR.SFLAG
			// wire CELL3.OUT_Q7                   EFB.TAMPERDET
			// wire CELL4.IMUX_A0                  ESB.WBDATI0
			// wire CELL4.IMUX_A1                  ESB.WBDATI4
			// wire CELL4.IMUX_A2                  ESB.WBDATI8
			// wire CELL4.IMUX_A3                  ESB.WBDATI12
			// wire CELL4.IMUX_A4                  ESB.WBDATI16
			// wire CELL4.IMUX_A5                  ESB.WBDATI20
			// wire CELL4.IMUX_B0                  ESB.WBDATI1
			// wire CELL4.IMUX_B1                  ESB.WBDATI5
			// wire CELL4.IMUX_B2                  ESB.WBDATI9
			// wire CELL4.IMUX_B3                  ESB.WBDATI13
			// wire CELL4.IMUX_B4                  ESB.WBDATI17
			// wire CELL4.IMUX_B5                  ESB.WBDATI21
			// wire CELL4.IMUX_C0                  ESB.WBDATI2
			// wire CELL4.IMUX_C1                  ESB.WBDATI6
			// wire CELL4.IMUX_C2                  ESB.WBDATI10
			// wire CELL4.IMUX_C3                  ESB.WBDATI14
			// wire CELL4.IMUX_C4                  ESB.WBDATI18
			// wire CELL4.IMUX_C5                  ESB.WBDATI22
			// wire CELL4.IMUX_D0                  ESB.WBDATI3
			// wire CELL4.IMUX_D1                  ESB.WBDATI7
			// wire CELL4.IMUX_D2                  ESB.WBDATI11
			// wire CELL4.IMUX_D3                  ESB.WBDATI15
			// wire CELL4.IMUX_D4                  ESB.WBDATI19
			// wire CELL4.IMUX_D5                  ESB.WBDATI23
			// wire CELL4.IMUX_CLK0                ESB.WBCLKI
			// wire CELL4.IMUX_CLK1                ESB.ASFCLKI
			// wire CELL4.IMUX_LSR0                ESB.WBSTBI
			// wire CELL4.IMUX_CE0                 ESB.WBRSTI
			// wire CELL4.IMUX_CE1                 ESB.ASFRESETI
			// wire CELL4.OUT_F0                   ESB.WBDATO0
			// wire CELL4.OUT_F1                   ESB.WBDATO1
			// wire CELL4.OUT_F2                   ESB.WBDATO2
			// wire CELL4.OUT_F3                   ESB.WBDATO3
			// wire CELL4.OUT_F4                   ESB.WBDATO4
			// wire CELL4.OUT_F5                   ESB.WBDATO5
			// wire CELL4.OUT_F6                   ESB.WBDATO6
			// wire CELL4.OUT_F7                   ESB.WBDATO7
			// wire CELL4.OUT_Q0                   ESB.WBDATO8
			// wire CELL4.OUT_Q1                   ESB.WBDATO9
			// wire CELL4.OUT_Q2                   ESB.WBDATO10
			// wire CELL4.OUT_Q3                   ESB.WBDATO11
			// wire CELL4.OUT_Q4                   ESB.WBDATO12
			// wire CELL4.OUT_Q5                   ESB.WBDATO13
			// wire CELL4.OUT_Q6                   ESB.WBDATO14
			// wire CELL4.OUT_Q7                   ESB.WBDATO15
			// wire CELL5.IMUX_A4                  ESB.WBDATI24
			// wire CELL5.IMUX_A5                  ESB.WBDATI28
			// wire CELL5.IMUX_B4                  ESB.WBDATI25
			// wire CELL5.IMUX_B5                  ESB.WBDATI29
			// wire CELL5.IMUX_C4                  ESB.WBDATI26
			// wire CELL5.IMUX_C5                  ESB.WBDATI30
			// wire CELL5.IMUX_D4                  ESB.WBDATI27
			// wire CELL5.IMUX_D5                  ESB.WBDATI31
			// wire CELL5.OUT_Q4                   ESB.WBDATO16
			// wire CELL5.OUT_Q5                   ESB.WBDATO17
			// wire CELL5.OUT_Q6                   ESB.WBDATO18
			// wire CELL5.OUT_Q7                   ESB.WBDATO19
			// wire CELL6.IMUX_A4                  ESB.WBADRI0
			// wire CELL6.IMUX_A5                  ESB.WBADRI4
			// wire CELL6.IMUX_B4                  ESB.WBADRI1
			// wire CELL6.IMUX_B5                  ESB.WBADRI5
			// wire CELL6.IMUX_C4                  ESB.WBADRI2
			// wire CELL6.IMUX_C5                  ESB.WBADRI6
			// wire CELL6.IMUX_D4                  ESB.WBADRI3
			// wire CELL6.IMUX_D5                  ESB.WBADRI7
			// wire CELL6.OUT_Q4                   ESB.WBDATO20
			// wire CELL6.OUT_Q5                   ESB.WBDATO21
			// wire CELL6.OUT_Q6                   ESB.WBDATO22
			// wire CELL6.OUT_Q7                   ESB.WBDATO23
			// wire CELL7.IMUX_A4                  ESB.WBADRI8
			// wire CELL7.IMUX_A5                  ESB.WBADRI12
			// wire CELL7.IMUX_B4                  ESB.WBADRI9
			// wire CELL7.IMUX_B5                  ESB.WBADRI13
			// wire CELL7.IMUX_C4                  ESB.WBADRI10
			// wire CELL7.IMUX_C5                  ESB.WBADRI14
			// wire CELL7.IMUX_D4                  ESB.WBADRI11
			// wire CELL7.IMUX_D5                  ESB.WBADRI15
			// wire CELL7.OUT_Q4                   ESB.WBDATO24
			// wire CELL7.OUT_Q5                   ESB.WBDATO25
			// wire CELL7.OUT_Q6                   ESB.WBDATO26
			// wire CELL7.OUT_Q7                   ESB.WBDATO27
			// wire CELL8.IMUX_A4                  ESB.WBADRI16
			// wire CELL8.IMUX_B4                  ESB.WBADRI17
			// wire CELL8.OUT_Q4                   ESB.WBDATO28
			// wire CELL8.OUT_Q5                   ESB.WBDATO29
			// wire CELL8.OUT_Q6                   ESB.WBDATO30
			// wire CELL8.OUT_Q7                   ESB.WBDATO31
			// wire CELL9.OUT_Q4                   ESB.WBACKO
			// wire CELL9.OUT_Q5                   ESB.ASFFULLO
			// wire CELL9.OUT_Q6                   ESB.ASFEMPTYO
		}

		tile_class PLL_W {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB1 = CELL0.IMUX_CLK1;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				output DPHSRC = CELL0.OUT_Q6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				input LOADREG = CELL0.IMUX_D3;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RESETC = CELL0.IMUX_D1;
				input RESETD = CELL0.IMUX_A2;
				input RESETM = CELL0.IMUX_C1;
				input RST = CELL0.IMUX_B1;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input REFCLK1_0 = CELL0.IMUX_A0;
				input REFCLK1_1 = CELL1.IMUX_A0;
				input REFCLK2_0 = CELL0.IMUX_CLK0;
				input REFCLK2_1 = CELL1.IMUX_CLK0;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  PLLREFCS0.REFCLK1_0
			// wire CELL0.IMUX_A2                  PLL0.RESETD
			// wire CELL0.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL0.RST
			// wire CELL0.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL0.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL0.IMUX_C1                  PLL0.RESETM
			// wire CELL0.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL0.IMUX_D1                  PLL0.RESETC
			// wire CELL0.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL0.LOADREG
			// wire CELL0.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL0.IMUX_CLK0                PLLREFCS0.REFCLK2_0
			// wire CELL0.IMUX_CLK1                PLL0.CLKFB1
			// wire CELL0.IMUX_LSR0                PLL0.STDBY
			// wire CELL0.OUT_F0                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F4                   PLL0.CLKOS2
			// wire CELL0.OUT_F6                   PLL0.CLKOS3
			// wire CELL0.OUT_Q0                   PLL0.REFCLK
			// wire CELL0.OUT_Q2                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.INTLOCK
			// wire CELL0.OUT_Q6                   PLL0.DPHSRC
			// wire CELL1.IMUX_A0                  PLLREFCS0.REFCLK1_1
			// wire CELL1.IMUX_CLK0                PLLREFCS0.REFCLK2_1
		}

		tile_class PLL_E {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB1 = CELL0.IMUX_CLK1;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				output DPHSRC = CELL0.OUT_Q6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				input LOADREG = CELL0.IMUX_D3;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RESETC = CELL0.IMUX_D1;
				input RESETD = CELL0.IMUX_A2;
				input RESETM = CELL0.IMUX_C1;
				input RST = CELL0.IMUX_B1;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input REFCLK1_0 = CELL0.IMUX_A0;
				input REFCLK1_1 = CELL1.IMUX_A0;
				input REFCLK2_0 = CELL0.IMUX_CLK0;
				input REFCLK2_1 = CELL1.IMUX_CLK0;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  PLLREFCS0.REFCLK1_0
			// wire CELL0.IMUX_A2                  PLL0.RESETD
			// wire CELL0.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL0.RST
			// wire CELL0.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL0.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL0.IMUX_C1                  PLL0.RESETM
			// wire CELL0.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL0.IMUX_D1                  PLL0.RESETC
			// wire CELL0.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL0.LOADREG
			// wire CELL0.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL0.IMUX_CLK0                PLLREFCS0.REFCLK2_0
			// wire CELL0.IMUX_CLK1                PLL0.CLKFB1
			// wire CELL0.IMUX_LSR0                PLL0.STDBY
			// wire CELL0.OUT_F0                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F4                   PLL0.CLKOS2
			// wire CELL0.OUT_F6                   PLL0.CLKOS3
			// wire CELL0.OUT_Q0                   PLL0.REFCLK
			// wire CELL0.OUT_Q2                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.INTLOCK
			// wire CELL0.OUT_Q6                   PLL0.DPHSRC
			// wire CELL1.IMUX_A0                  PLLREFCS0.REFCLK1_1
			// wire CELL1.IMUX_CLK0                PLLREFCS0.REFCLK2_1
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;

		tile_class BC {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_D5;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D5                        BCPG.PGENI
		}

		tile_class BC_N {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_D5;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_B5;
			}

			// wire IMUX_B5                        BCLVDSO.LVDSENI
			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D5                        BCPG.PGENI
		}

		tile_class BCSR_W {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_D5;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCSLEWRATE {
				input SLEWRATEENI = IMUX_D0;
			}

			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D0                        BCSLEWRATE.SLEWRATEENI
			// wire IMUX_D5                        BCPG.PGENI
		}

		tile_class BCSR_E {
			cell CELL0;
			cell CELL1;

			bel BCPG {
				input PGENI = CELL0.IMUX_D5;
			}

			bel BCINRD {
				input INRDENI = CELL0.IMUX_C5;
			}

			bel BCSLEWRATE {
				input SLEWRATEENI = CELL1.IMUX_D0;
			}

			// wire CELL0.IMUX_C5                  BCINRD.INRDENI
			// wire CELL0.IMUX_D5                  BCPG.PGENI
			// wire CELL1.IMUX_D0                  BCSLEWRATE.SLEWRATEENI
		}

		tile_class BCSR_S {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_D5;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCSLEWRATE {
				input SLEWRATEENI = IMUX_A5;
			}

			// wire IMUX_A5                        BCSLEWRATE.SLEWRATEENI
			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D5                        BCPG.PGENI
		}

		tile_class BCSR_N {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_D5;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_B5;
			}

			bel BCSLEWRATE {
				input SLEWRATEENI = IMUX_A5;
			}

			// wire IMUX_A5                        BCSLEWRATE.SLEWRATEENI
			// wire IMUX_B5                        BCLVDSO.LVDSENI
			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D5                        BCPG.PGENI
		}
	}

	tile_slot CLK {
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_ROOT_0EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel DCC0 {
				input CE = CELL6.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL6.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL6.IMUX_C0;
			}

			bel DCC3 {
				input CE = CELL6.IMUX_D0;
			}

			bel DCC4 {
				input CE = CELL6.IMUX_A1;
			}

			bel DCC5 {
				input CE = CELL6.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL6.IMUX_C1;
			}

			bel DCC7 {
				input CE = CELL6.IMUX_D1;
			}

			bel DCM0 {
				input SEL = CELL5.IMUX_A5;
			}

			bel DCM1 {
				input SEL = CELL5.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK_IN_E0 = CELL3.IMUX_CLK0;
				input PCLK_IN_E1 = CELL3.IMUX_CLK1;
				input PCLK_IN_N0 = CELL6.IMUX_CLK0;
				input PCLK_IN_N1 = CELL6.IMUX_CLK1;
				input PCLK_IN_S0 = CELL4.IMUX_CLK0;
				input PCLK_IN_S1 = CELL4.IMUX_CLK1;
				input PCLK_IN_W0 = CELL1.IMUX_CLK0;
				input PCLK_IN_W1 = CELL1.IMUX_CLK1;
				input SCLK_IN_E0 = CELL3.IMUX_A5;
				input SCLK_IN_E1 = CELL3.IMUX_B5;
				input SCLK_IN_M0 = CELL0.IMUX_A5;
				input SCLK_IN_M1 = CELL0.IMUX_B5;
				input SCLK_IN_M2 = CELL4.IMUX_C5;
				input SCLK_IN_M3 = CELL4.IMUX_D5;
				input SCLK_IN_M4 = CELL7.IMUX_A5;
				input SCLK_IN_M5 = CELL7.IMUX_B5;
				input SCLK_IN_M6 = CELL2.IMUX_C5;
				input SCLK_IN_M7 = CELL2.IMUX_D5;
				input SCLK_IN_N0 = CELL6.IMUX_A5;
				input SCLK_IN_N1 = CELL6.IMUX_B5;
				input SCLK_IN_S0 = CELL4.IMUX_A5;
				input SCLK_IN_S1 = CELL4.IMUX_B5;
				input SCLK_IN_W0 = CELL1.IMUX_A5;
				input SCLK_IN_W1 = CELL1.IMUX_B5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL6.IMUX_A2;
				input TESTIN1 = CELL6.IMUX_B2;
				input TESTIN10 = CELL6.IMUX_C4;
				input TESTIN2 = CELL6.IMUX_C2;
				input TESTIN3 = CELL6.IMUX_D2;
				input TESTIN4 = CELL6.IMUX_A3;
				input TESTIN5 = CELL6.IMUX_B3;
				input TESTIN6 = CELL6.IMUX_C3;
				input TESTIN7 = CELL6.IMUX_D3;
				input TESTIN8 = CELL6.IMUX_A4;
				input TESTIN9 = CELL6.IMUX_B4;
			}

			// wire CELL0.IMUX_A5                  CLK_ROOT.SCLK_IN_M0
			// wire CELL0.IMUX_B5                  CLK_ROOT.SCLK_IN_M1
			// wire CELL1.IMUX_A5                  CLK_ROOT.SCLK_IN_W0
			// wire CELL1.IMUX_B5                  CLK_ROOT.SCLK_IN_W1
			// wire CELL1.IMUX_CLK0                CLK_ROOT.PCLK_IN_W0
			// wire CELL1.IMUX_CLK1                CLK_ROOT.PCLK_IN_W1
			// wire CELL2.IMUX_C5                  CLK_ROOT.SCLK_IN_M6
			// wire CELL2.IMUX_D5                  CLK_ROOT.SCLK_IN_M7
			// wire CELL3.IMUX_A5                  CLK_ROOT.SCLK_IN_E0
			// wire CELL3.IMUX_B5                  CLK_ROOT.SCLK_IN_E1
			// wire CELL3.IMUX_CLK0                CLK_ROOT.PCLK_IN_E0
			// wire CELL3.IMUX_CLK1                CLK_ROOT.PCLK_IN_E1
			// wire CELL4.IMUX_A5                  CLK_ROOT.SCLK_IN_S0
			// wire CELL4.IMUX_B5                  CLK_ROOT.SCLK_IN_S1
			// wire CELL4.IMUX_C5                  CLK_ROOT.SCLK_IN_M2
			// wire CELL4.IMUX_D5                  CLK_ROOT.SCLK_IN_M3
			// wire CELL4.IMUX_CLK0                CLK_ROOT.PCLK_IN_S0
			// wire CELL4.IMUX_CLK1                CLK_ROOT.PCLK_IN_S1
			// wire CELL5.IMUX_A5                  DCM0.SEL
			// wire CELL5.IMUX_B5                  DCM1.SEL
			// wire CELL6.IMUX_A0                  DCC0.CE
			// wire CELL6.IMUX_A1                  DCC4.CE
			// wire CELL6.IMUX_A2                  CLKTEST.TESTIN0
			// wire CELL6.IMUX_A3                  CLKTEST.TESTIN4
			// wire CELL6.IMUX_A4                  CLKTEST.TESTIN8
			// wire CELL6.IMUX_A5                  CLK_ROOT.SCLK_IN_N0
			// wire CELL6.IMUX_B0                  DCC1.CE
			// wire CELL6.IMUX_B1                  DCC5.CE
			// wire CELL6.IMUX_B2                  CLKTEST.TESTIN1
			// wire CELL6.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL6.IMUX_B4                  CLKTEST.TESTIN9
			// wire CELL6.IMUX_B5                  CLK_ROOT.SCLK_IN_N1
			// wire CELL6.IMUX_C0                  DCC2.CE
			// wire CELL6.IMUX_C1                  DCC6.CE
			// wire CELL6.IMUX_C2                  CLKTEST.TESTIN2
			// wire CELL6.IMUX_C3                  CLKTEST.TESTIN6
			// wire CELL6.IMUX_C4                  CLKTEST.TESTIN10
			// wire CELL6.IMUX_D0                  DCC3.CE
			// wire CELL6.IMUX_D1                  DCC7.CE
			// wire CELL6.IMUX_D2                  CLKTEST.TESTIN3
			// wire CELL6.IMUX_D3                  CLKTEST.TESTIN7
			// wire CELL6.IMUX_CLK0                CLK_ROOT.PCLK_IN_N0
			// wire CELL6.IMUX_CLK1                CLK_ROOT.PCLK_IN_N1
			// wire CELL7.IMUX_A5                  CLK_ROOT.SCLK_IN_M4
			// wire CELL7.IMUX_B5                  CLK_ROOT.SCLK_IN_M5
		}

		tile_class CLK_ROOT_1EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel DCC0 {
				input CE = CELL2.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL2.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL2.IMUX_C0;
			}

			bel DCC3 {
				input CE = CELL2.IMUX_D0;
			}

			bel DCC4 {
				input CE = CELL2.IMUX_A1;
			}

			bel DCC5 {
				input CE = CELL2.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL2.IMUX_C1;
			}

			bel DCC7 {
				input CE = CELL2.IMUX_D1;
			}

			bel DCM0 {
				input SEL = CELL2.IMUX_A5;
			}

			bel DCM1 {
				input SEL = CELL2.IMUX_B5;
			}

			bel ECLKBRIDGECS0 {
				input CLK0 = CELL6.IMUX_CLK2;
				input CLK1 = CELL6.IMUX_CLK3;
				input SEL = CELL0.IMUX_A5;
			}

			bel ECLKBRIDGECS1 {
				input CLK0 = CELL7.IMUX_CLK2;
				input CLK1 = CELL7.IMUX_CLK3;
				input SEL = CELL0.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK_IN_E0 = CELL5.IMUX_CLK0;
				input PCLK_IN_E1 = CELL5.IMUX_CLK1;
				input PCLK_IN_M2 = CELL2.IMUX_CLK0;
				input PCLK_IN_M3 = CELL2.IMUX_CLK1;
				input PCLK_IN_N0 = CELL7.IMUX_CLK0;
				input PCLK_IN_N1 = CELL7.IMUX_CLK1;
				input PCLK_IN_S0 = CELL6.IMUX_CLK0;
				input PCLK_IN_S1 = CELL6.IMUX_CLK1;
				input PCLK_IN_W0 = CELL4.IMUX_CLK0;
				input PCLK_IN_W1 = CELL4.IMUX_CLK1;
				input SCLK_IN_E0 = CELL5.IMUX_A5;
				input SCLK_IN_E1 = CELL5.IMUX_B5;
				input SCLK_IN_M0 = CELL1.IMUX_A5;
				input SCLK_IN_M1 = CELL1.IMUX_B5;
				input SCLK_IN_M2 = CELL1.IMUX_C5;
				input SCLK_IN_M3 = CELL1.IMUX_D5;
				input SCLK_IN_M4 = CELL3.IMUX_A5;
				input SCLK_IN_M5 = CELL3.IMUX_B5;
				input SCLK_IN_M6 = CELL3.IMUX_C5;
				input SCLK_IN_M7 = CELL3.IMUX_D5;
				input SCLK_IN_N0 = CELL7.IMUX_A5;
				input SCLK_IN_N1 = CELL7.IMUX_B5;
				input SCLK_IN_S0 = CELL6.IMUX_A5;
				input SCLK_IN_S1 = CELL6.IMUX_B5;
				input SCLK_IN_W0 = CELL4.IMUX_A5;
				input SCLK_IN_W1 = CELL4.IMUX_B5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_A2;
				input TESTIN1 = CELL2.IMUX_B2;
				input TESTIN10 = CELL2.IMUX_C4;
				input TESTIN2 = CELL2.IMUX_C2;
				input TESTIN3 = CELL2.IMUX_D2;
				input TESTIN4 = CELL2.IMUX_A3;
				input TESTIN5 = CELL2.IMUX_B3;
				input TESTIN6 = CELL2.IMUX_C3;
				input TESTIN7 = CELL2.IMUX_D3;
				input TESTIN8 = CELL2.IMUX_A4;
				input TESTIN9 = CELL2.IMUX_B4;
			}

			// wire CELL0.IMUX_A5                  ECLKBRIDGECS0.SEL
			// wire CELL0.IMUX_B5                  ECLKBRIDGECS1.SEL
			// wire CELL1.IMUX_A5                  CLK_ROOT.SCLK_IN_M0
			// wire CELL1.IMUX_B5                  CLK_ROOT.SCLK_IN_M1
			// wire CELL1.IMUX_C5                  CLK_ROOT.SCLK_IN_M2
			// wire CELL1.IMUX_D5                  CLK_ROOT.SCLK_IN_M3
			// wire CELL2.IMUX_A0                  DCC0.CE
			// wire CELL2.IMUX_A1                  DCC4.CE
			// wire CELL2.IMUX_A2                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_A3                  CLKTEST.TESTIN4
			// wire CELL2.IMUX_A4                  CLKTEST.TESTIN8
			// wire CELL2.IMUX_A5                  DCM0.SEL
			// wire CELL2.IMUX_B0                  DCC1.CE
			// wire CELL2.IMUX_B1                  DCC5.CE
			// wire CELL2.IMUX_B2                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL2.IMUX_B4                  CLKTEST.TESTIN9
			// wire CELL2.IMUX_B5                  DCM1.SEL
			// wire CELL2.IMUX_C0                  DCC2.CE
			// wire CELL2.IMUX_C1                  DCC6.CE
			// wire CELL2.IMUX_C2                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_C3                  CLKTEST.TESTIN6
			// wire CELL2.IMUX_C4                  CLKTEST.TESTIN10
			// wire CELL2.IMUX_D0                  DCC3.CE
			// wire CELL2.IMUX_D1                  DCC7.CE
			// wire CELL2.IMUX_D2                  CLKTEST.TESTIN3
			// wire CELL2.IMUX_D3                  CLKTEST.TESTIN7
			// wire CELL2.IMUX_CLK0                CLK_ROOT.PCLK_IN_M2
			// wire CELL2.IMUX_CLK1                CLK_ROOT.PCLK_IN_M3
			// wire CELL3.IMUX_A5                  CLK_ROOT.SCLK_IN_M4
			// wire CELL3.IMUX_B5                  CLK_ROOT.SCLK_IN_M5
			// wire CELL3.IMUX_C5                  CLK_ROOT.SCLK_IN_M6
			// wire CELL3.IMUX_D5                  CLK_ROOT.SCLK_IN_M7
			// wire CELL4.IMUX_A5                  CLK_ROOT.SCLK_IN_W0
			// wire CELL4.IMUX_B5                  CLK_ROOT.SCLK_IN_W1
			// wire CELL4.IMUX_CLK0                CLK_ROOT.PCLK_IN_W0
			// wire CELL4.IMUX_CLK1                CLK_ROOT.PCLK_IN_W1
			// wire CELL5.IMUX_A5                  CLK_ROOT.SCLK_IN_E0
			// wire CELL5.IMUX_B5                  CLK_ROOT.SCLK_IN_E1
			// wire CELL5.IMUX_CLK0                CLK_ROOT.PCLK_IN_E0
			// wire CELL5.IMUX_CLK1                CLK_ROOT.PCLK_IN_E1
			// wire CELL6.IMUX_A5                  CLK_ROOT.SCLK_IN_S0
			// wire CELL6.IMUX_B5                  CLK_ROOT.SCLK_IN_S1
			// wire CELL6.IMUX_CLK0                CLK_ROOT.PCLK_IN_S0
			// wire CELL6.IMUX_CLK1                CLK_ROOT.PCLK_IN_S1
			// wire CELL6.IMUX_CLK2                ECLKBRIDGECS0.CLK0
			// wire CELL6.IMUX_CLK3                ECLKBRIDGECS0.CLK1
			// wire CELL7.IMUX_A5                  CLK_ROOT.SCLK_IN_N0
			// wire CELL7.IMUX_B5                  CLK_ROOT.SCLK_IN_N1
			// wire CELL7.IMUX_CLK0                CLK_ROOT.PCLK_IN_N0
			// wire CELL7.IMUX_CLK1                CLK_ROOT.PCLK_IN_N1
			// wire CELL7.IMUX_CLK2                ECLKBRIDGECS1.CLK0
			// wire CELL7.IMUX_CLK3                ECLKBRIDGECS1.CLK1
		}

		tile_class CLK_ROOT_2EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;

			bel DCC0 {
				input CE = CELL2.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL2.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL2.IMUX_C0;
			}

			bel DCC3 {
				input CE = CELL2.IMUX_D0;
			}

			bel DCC4 {
				input CE = CELL2.IMUX_A1;
			}

			bel DCC5 {
				input CE = CELL2.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL2.IMUX_C1;
			}

			bel DCC7 {
				input CE = CELL2.IMUX_D1;
			}

			bel DCM0 {
				input SEL = CELL2.IMUX_A5;
			}

			bel DCM1 {
				input SEL = CELL2.IMUX_B5;
			}

			bel ECLKBRIDGECS0 {
				input CLK0 = CELL6.IMUX_CLK2;
				input CLK1 = CELL6.IMUX_CLK3;
				input SEL = CELL0.IMUX_A5;
			}

			bel ECLKBRIDGECS1 {
				input CLK0 = CELL7.IMUX_CLK2;
				input CLK1 = CELL7.IMUX_CLK3;
				input SEL = CELL0.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK_IN_E0 = CELL12.IMUX_CLK0;
				input PCLK_IN_E1 = CELL12.IMUX_CLK1;
				input PCLK_IN_E2 = CELL5.IMUX_CLK0;
				input PCLK_IN_E3 = CELL5.IMUX_CLK1;
				input PCLK_IN_M0 = CELL2.IMUX_CLK0;
				input PCLK_IN_M1 = CELL2.IMUX_CLK1;
				input PCLK_IN_M2 = CELL9.IMUX_CLK0;
				input PCLK_IN_M3 = CELL9.IMUX_CLK1;
				input PCLK_IN_N0 = CELL7.IMUX_CLK0;
				input PCLK_IN_N1 = CELL7.IMUX_CLK1;
				input PCLK_IN_S0 = CELL6.IMUX_CLK0;
				input PCLK_IN_S1 = CELL6.IMUX_CLK1;
				input PCLK_IN_W0 = CELL11.IMUX_CLK0;
				input PCLK_IN_W1 = CELL11.IMUX_CLK1;
				input PCLK_IN_W2 = CELL4.IMUX_CLK0;
				input PCLK_IN_W3 = CELL4.IMUX_CLK1;
				input SCLK_IN_E0 = CELL5.IMUX_A5;
				input SCLK_IN_E1 = CELL5.IMUX_B5;
				input SCLK_IN_M0 = CELL1.IMUX_A5;
				input SCLK_IN_M1 = CELL1.IMUX_B5;
				input SCLK_IN_M2 = CELL8.IMUX_C5;
				input SCLK_IN_M3 = CELL8.IMUX_D5;
				input SCLK_IN_M4 = CELL3.IMUX_A5;
				input SCLK_IN_M5 = CELL3.IMUX_B5;
				input SCLK_IN_M6 = CELL10.IMUX_C5;
				input SCLK_IN_M7 = CELL10.IMUX_D5;
				input SCLK_IN_N0 = CELL7.IMUX_A5;
				input SCLK_IN_N1 = CELL7.IMUX_B5;
				input SCLK_IN_S0 = CELL6.IMUX_A5;
				input SCLK_IN_S1 = CELL6.IMUX_B5;
				input SCLK_IN_W0 = CELL4.IMUX_A5;
				input SCLK_IN_W1 = CELL4.IMUX_B5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_A2;
				input TESTIN1 = CELL2.IMUX_B2;
				input TESTIN10 = CELL2.IMUX_C4;
				input TESTIN2 = CELL2.IMUX_C2;
				input TESTIN3 = CELL2.IMUX_D2;
				input TESTIN4 = CELL2.IMUX_A3;
				input TESTIN5 = CELL2.IMUX_B3;
				input TESTIN6 = CELL2.IMUX_C3;
				input TESTIN7 = CELL2.IMUX_D3;
				input TESTIN8 = CELL2.IMUX_A4;
				input TESTIN9 = CELL2.IMUX_B4;
			}

			// wire CELL0.IMUX_A5                  ECLKBRIDGECS0.SEL
			// wire CELL0.IMUX_B5                  ECLKBRIDGECS1.SEL
			// wire CELL1.IMUX_A5                  CLK_ROOT.SCLK_IN_M0
			// wire CELL1.IMUX_B5                  CLK_ROOT.SCLK_IN_M1
			// wire CELL2.IMUX_A0                  DCC0.CE
			// wire CELL2.IMUX_A1                  DCC4.CE
			// wire CELL2.IMUX_A2                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_A3                  CLKTEST.TESTIN4
			// wire CELL2.IMUX_A4                  CLKTEST.TESTIN8
			// wire CELL2.IMUX_A5                  DCM0.SEL
			// wire CELL2.IMUX_B0                  DCC1.CE
			// wire CELL2.IMUX_B1                  DCC5.CE
			// wire CELL2.IMUX_B2                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL2.IMUX_B4                  CLKTEST.TESTIN9
			// wire CELL2.IMUX_B5                  DCM1.SEL
			// wire CELL2.IMUX_C0                  DCC2.CE
			// wire CELL2.IMUX_C1                  DCC6.CE
			// wire CELL2.IMUX_C2                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_C3                  CLKTEST.TESTIN6
			// wire CELL2.IMUX_C4                  CLKTEST.TESTIN10
			// wire CELL2.IMUX_D0                  DCC3.CE
			// wire CELL2.IMUX_D1                  DCC7.CE
			// wire CELL2.IMUX_D2                  CLKTEST.TESTIN3
			// wire CELL2.IMUX_D3                  CLKTEST.TESTIN7
			// wire CELL2.IMUX_CLK0                CLK_ROOT.PCLK_IN_M0
			// wire CELL2.IMUX_CLK1                CLK_ROOT.PCLK_IN_M1
			// wire CELL3.IMUX_A5                  CLK_ROOT.SCLK_IN_M4
			// wire CELL3.IMUX_B5                  CLK_ROOT.SCLK_IN_M5
			// wire CELL4.IMUX_A5                  CLK_ROOT.SCLK_IN_W0
			// wire CELL4.IMUX_B5                  CLK_ROOT.SCLK_IN_W1
			// wire CELL4.IMUX_CLK0                CLK_ROOT.PCLK_IN_W2
			// wire CELL4.IMUX_CLK1                CLK_ROOT.PCLK_IN_W3
			// wire CELL5.IMUX_A5                  CLK_ROOT.SCLK_IN_E0
			// wire CELL5.IMUX_B5                  CLK_ROOT.SCLK_IN_E1
			// wire CELL5.IMUX_CLK0                CLK_ROOT.PCLK_IN_E2
			// wire CELL5.IMUX_CLK1                CLK_ROOT.PCLK_IN_E3
			// wire CELL6.IMUX_A5                  CLK_ROOT.SCLK_IN_S0
			// wire CELL6.IMUX_B5                  CLK_ROOT.SCLK_IN_S1
			// wire CELL6.IMUX_CLK0                CLK_ROOT.PCLK_IN_S0
			// wire CELL6.IMUX_CLK1                CLK_ROOT.PCLK_IN_S1
			// wire CELL6.IMUX_CLK2                ECLKBRIDGECS0.CLK0
			// wire CELL6.IMUX_CLK3                ECLKBRIDGECS0.CLK1
			// wire CELL7.IMUX_A5                  CLK_ROOT.SCLK_IN_N0
			// wire CELL7.IMUX_B5                  CLK_ROOT.SCLK_IN_N1
			// wire CELL7.IMUX_CLK0                CLK_ROOT.PCLK_IN_N0
			// wire CELL7.IMUX_CLK1                CLK_ROOT.PCLK_IN_N1
			// wire CELL7.IMUX_CLK2                ECLKBRIDGECS1.CLK0
			// wire CELL7.IMUX_CLK3                ECLKBRIDGECS1.CLK1
			// wire CELL8.IMUX_C5                  CLK_ROOT.SCLK_IN_M2
			// wire CELL8.IMUX_D5                  CLK_ROOT.SCLK_IN_M3
			// wire CELL9.IMUX_CLK0                CLK_ROOT.PCLK_IN_M2
			// wire CELL9.IMUX_CLK1                CLK_ROOT.PCLK_IN_M3
			// wire CELL10.IMUX_C5                 CLK_ROOT.SCLK_IN_M6
			// wire CELL10.IMUX_D5                 CLK_ROOT.SCLK_IN_M7
			// wire CELL11.IMUX_CLK0               CLK_ROOT.PCLK_IN_W0
			// wire CELL11.IMUX_CLK1               CLK_ROOT.PCLK_IN_W1
			// wire CELL12.IMUX_CLK0               CLK_ROOT.PCLK_IN_E0
			// wire CELL12.IMUX_CLK1               CLK_ROOT.PCLK_IN_E1
		}

		tile_class CLK_ROOT_3EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;

			bel DCC0 {
				input CE = CELL1.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL1.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL1.IMUX_C0;
			}

			bel DCC3 {
				input CE = CELL1.IMUX_D0;
			}

			bel DCC4 {
				input CE = CELL1.IMUX_A1;
			}

			bel DCC5 {
				input CE = CELL1.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL1.IMUX_C1;
			}

			bel DCC7 {
				input CE = CELL1.IMUX_D1;
			}

			bel DCM0 {
				input SEL = CELL1.IMUX_A5;
			}

			bel DCM1 {
				input SEL = CELL1.IMUX_B5;
			}

			bel ECLKBRIDGECS0 {
				input CLK0 = CELL4.IMUX_CLK2;
				input CLK1 = CELL4.IMUX_CLK3;
				input SEL = CELL0.IMUX_A5;
			}

			bel ECLKBRIDGECS1 {
				input CLK0 = CELL5.IMUX_CLK2;
				input CLK1 = CELL5.IMUX_CLK3;
				input SEL = CELL0.IMUX_B5;
			}

			bel CLK_ROOT {
				input PCLK_IN_E0 = CELL13.IMUX_CLK0;
				input PCLK_IN_E1 = CELL13.IMUX_CLK1;
				input PCLK_IN_E2 = CELL3.IMUX_CLK0;
				input PCLK_IN_E3 = CELL3.IMUX_CLK1;
				input PCLK_IN_M0 = CELL10.IMUX_CLK0;
				input PCLK_IN_M1 = CELL10.IMUX_CLK1;
				input PCLK_IN_M2 = CELL7.IMUX_CLK0;
				input PCLK_IN_M3 = CELL7.IMUX_CLK1;
				input PCLK_IN_N0 = CELL5.IMUX_CLK0;
				input PCLK_IN_N1 = CELL5.IMUX_CLK1;
				input PCLK_IN_S0 = CELL4.IMUX_CLK0;
				input PCLK_IN_S1 = CELL4.IMUX_CLK1;
				input PCLK_IN_W0 = CELL12.IMUX_CLK0;
				input PCLK_IN_W1 = CELL12.IMUX_CLK1;
				input PCLK_IN_W2 = CELL2.IMUX_CLK0;
				input PCLK_IN_W3 = CELL2.IMUX_CLK1;
				input SCLK_IN_E0 = CELL3.IMUX_A5;
				input SCLK_IN_E1 = CELL3.IMUX_B5;
				input SCLK_IN_M0 = CELL9.IMUX_A5;
				input SCLK_IN_M1 = CELL9.IMUX_B5;
				input SCLK_IN_M2 = CELL6.IMUX_C5;
				input SCLK_IN_M3 = CELL6.IMUX_D5;
				input SCLK_IN_M4 = CELL11.IMUX_A5;
				input SCLK_IN_M5 = CELL11.IMUX_B5;
				input SCLK_IN_M6 = CELL8.IMUX_C5;
				input SCLK_IN_M7 = CELL8.IMUX_D5;
				input SCLK_IN_N0 = CELL5.IMUX_A5;
				input SCLK_IN_N1 = CELL5.IMUX_B5;
				input SCLK_IN_S0 = CELL4.IMUX_A5;
				input SCLK_IN_S1 = CELL4.IMUX_B5;
				input SCLK_IN_W0 = CELL2.IMUX_A5;
				input SCLK_IN_W1 = CELL2.IMUX_B5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL1.IMUX_A2;
				input TESTIN1 = CELL1.IMUX_B2;
				input TESTIN10 = CELL1.IMUX_C4;
				input TESTIN2 = CELL1.IMUX_C2;
				input TESTIN3 = CELL1.IMUX_D2;
				input TESTIN4 = CELL1.IMUX_A3;
				input TESTIN5 = CELL1.IMUX_B3;
				input TESTIN6 = CELL1.IMUX_C3;
				input TESTIN7 = CELL1.IMUX_D3;
				input TESTIN8 = CELL1.IMUX_A4;
				input TESTIN9 = CELL1.IMUX_B4;
			}

			// wire CELL0.IMUX_A5                  ECLKBRIDGECS0.SEL
			// wire CELL0.IMUX_B5                  ECLKBRIDGECS1.SEL
			// wire CELL1.IMUX_A0                  DCC0.CE
			// wire CELL1.IMUX_A1                  DCC4.CE
			// wire CELL1.IMUX_A2                  CLKTEST.TESTIN0
			// wire CELL1.IMUX_A3                  CLKTEST.TESTIN4
			// wire CELL1.IMUX_A4                  CLKTEST.TESTIN8
			// wire CELL1.IMUX_A5                  DCM0.SEL
			// wire CELL1.IMUX_B0                  DCC1.CE
			// wire CELL1.IMUX_B1                  DCC5.CE
			// wire CELL1.IMUX_B2                  CLKTEST.TESTIN1
			// wire CELL1.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL1.IMUX_B4                  CLKTEST.TESTIN9
			// wire CELL1.IMUX_B5                  DCM1.SEL
			// wire CELL1.IMUX_C0                  DCC2.CE
			// wire CELL1.IMUX_C1                  DCC6.CE
			// wire CELL1.IMUX_C2                  CLKTEST.TESTIN2
			// wire CELL1.IMUX_C3                  CLKTEST.TESTIN6
			// wire CELL1.IMUX_C4                  CLKTEST.TESTIN10
			// wire CELL1.IMUX_D0                  DCC3.CE
			// wire CELL1.IMUX_D1                  DCC7.CE
			// wire CELL1.IMUX_D2                  CLKTEST.TESTIN3
			// wire CELL1.IMUX_D3                  CLKTEST.TESTIN7
			// wire CELL2.IMUX_A5                  CLK_ROOT.SCLK_IN_W0
			// wire CELL2.IMUX_B5                  CLK_ROOT.SCLK_IN_W1
			// wire CELL2.IMUX_CLK0                CLK_ROOT.PCLK_IN_W2
			// wire CELL2.IMUX_CLK1                CLK_ROOT.PCLK_IN_W3
			// wire CELL3.IMUX_A5                  CLK_ROOT.SCLK_IN_E0
			// wire CELL3.IMUX_B5                  CLK_ROOT.SCLK_IN_E1
			// wire CELL3.IMUX_CLK0                CLK_ROOT.PCLK_IN_E2
			// wire CELL3.IMUX_CLK1                CLK_ROOT.PCLK_IN_E3
			// wire CELL4.IMUX_A5                  CLK_ROOT.SCLK_IN_S0
			// wire CELL4.IMUX_B5                  CLK_ROOT.SCLK_IN_S1
			// wire CELL4.IMUX_CLK0                CLK_ROOT.PCLK_IN_S0
			// wire CELL4.IMUX_CLK1                CLK_ROOT.PCLK_IN_S1
			// wire CELL4.IMUX_CLK2                ECLKBRIDGECS0.CLK0
			// wire CELL4.IMUX_CLK3                ECLKBRIDGECS0.CLK1
			// wire CELL5.IMUX_A5                  CLK_ROOT.SCLK_IN_N0
			// wire CELL5.IMUX_B5                  CLK_ROOT.SCLK_IN_N1
			// wire CELL5.IMUX_CLK0                CLK_ROOT.PCLK_IN_N0
			// wire CELL5.IMUX_CLK1                CLK_ROOT.PCLK_IN_N1
			// wire CELL5.IMUX_CLK2                ECLKBRIDGECS1.CLK0
			// wire CELL5.IMUX_CLK3                ECLKBRIDGECS1.CLK1
			// wire CELL6.IMUX_C5                  CLK_ROOT.SCLK_IN_M2
			// wire CELL6.IMUX_D5                  CLK_ROOT.SCLK_IN_M3
			// wire CELL7.IMUX_CLK0                CLK_ROOT.PCLK_IN_M2
			// wire CELL7.IMUX_CLK1                CLK_ROOT.PCLK_IN_M3
			// wire CELL8.IMUX_C5                  CLK_ROOT.SCLK_IN_M6
			// wire CELL8.IMUX_D5                  CLK_ROOT.SCLK_IN_M7
			// wire CELL9.IMUX_A5                  CLK_ROOT.SCLK_IN_M0
			// wire CELL9.IMUX_B5                  CLK_ROOT.SCLK_IN_M1
			// wire CELL10.IMUX_CLK0               CLK_ROOT.PCLK_IN_M0
			// wire CELL10.IMUX_CLK1               CLK_ROOT.PCLK_IN_M1
			// wire CELL11.IMUX_A5                 CLK_ROOT.SCLK_IN_M4
			// wire CELL11.IMUX_B5                 CLK_ROOT.SCLK_IN_M5
			// wire CELL12.IMUX_CLK0               CLK_ROOT.PCLK_IN_W0
			// wire CELL12.IMUX_CLK1               CLK_ROOT.PCLK_IN_W1
			// wire CELL13.IMUX_CLK0               CLK_ROOT.PCLK_IN_E0
			// wire CELL13.IMUX_CLK1               CLK_ROOT.PCLK_IN_E1
		}

		tile_class CLK_S {
			cell CELL0;

			bel DLLDEL0 {
			}

			bel DLLDEL1 {
			}

			bel CLKDIV0 {
				input ALIGNWD = IMUX_A0;
				output CDIV1 = OUT_F1;
				output CDIVX = OUT_F0;
				input RST = IMUX_A2;
			}

			bel CLKDIV1 {
				input ALIGNWD = IMUX_A1;
				output CDIV1 = OUT_F3;
				output CDIVX = OUT_F2;
				input RST = IMUX_A3;
			}

			bel CLKFBBUF0 {
			}

			bel CLKFBBUF1 {
			}

			bel ECLKSYNC0 {
				input ECLKI = IMUX_CLK2;
				output ECLKO = OUT_Q4;
				input STOP = IMUX_C5;
			}

			bel ECLKSYNC1 {
				input ECLKI = IMUX_CLK3;
				output ECLKO = OUT_Q5;
				input STOP = IMUX_D5;
			}

			// wire IMUX_A0                        CLKDIV0.ALIGNWD
			// wire IMUX_A1                        CLKDIV1.ALIGNWD
			// wire IMUX_A2                        CLKDIV0.RST
			// wire IMUX_A3                        CLKDIV1.RST
			// wire IMUX_C5                        ECLKSYNC0.STOP
			// wire IMUX_D5                        ECLKSYNC1.STOP
			// wire IMUX_CLK2                      ECLKSYNC0.ECLKI
			// wire IMUX_CLK3                      ECLKSYNC1.ECLKI
			// wire OUT_F0                         CLKDIV0.CDIVX
			// wire OUT_F1                         CLKDIV0.CDIV1
			// wire OUT_F2                         CLKDIV1.CDIVX
			// wire OUT_F3                         CLKDIV1.CDIV1
			// wire OUT_Q4                         ECLKSYNC0.ECLKO
			// wire OUT_Q5                         ECLKSYNC1.ECLKO
		}

		tile_class CLK_N {
			cell CELL0;

			bel DLLDEL0 {
			}

			bel DLLDEL1 {
			}

			bel CLKDIV0 {
				input ALIGNWD = IMUX_A0;
				output CDIV1 = OUT_F1;
				output CDIVX = OUT_F0;
				input RST = IMUX_A2;
			}

			bel CLKDIV1 {
				input ALIGNWD = IMUX_A1;
				output CDIV1 = OUT_F3;
				output CDIVX = OUT_F2;
				input RST = IMUX_A3;
			}

			bel ECLKSYNC0 {
				input ECLKI = IMUX_CLK2;
				output ECLKO = OUT_Q4;
				input STOP = IMUX_C5;
			}

			bel ECLKSYNC1 {
				input ECLKI = IMUX_CLK3;
				output ECLKO = OUT_Q5;
				input STOP = IMUX_D5;
			}

			// wire IMUX_A0                        CLKDIV0.ALIGNWD
			// wire IMUX_A1                        CLKDIV1.ALIGNWD
			// wire IMUX_A2                        CLKDIV0.RST
			// wire IMUX_A3                        CLKDIV1.RST
			// wire IMUX_C5                        ECLKSYNC0.STOP
			// wire IMUX_D5                        ECLKSYNC1.STOP
			// wire IMUX_CLK2                      ECLKSYNC0.ECLKI
			// wire IMUX_CLK3                      ECLKSYNC1.ECLKI
			// wire OUT_F0                         CLKDIV0.CDIVX
			// wire OUT_F1                         CLKDIV0.CDIV1
			// wire OUT_F2                         CLKDIV1.CDIVX
			// wire OUT_F3                         CLKDIV1.CDIV1
			// wire OUT_Q4                         ECLKSYNC0.ECLKO
			// wire OUT_Q5                         ECLKSYNC1.ECLKO
		}

		tile_class CLK_W {
			cell CELL0;

			bel DLLDEL0 {
			}

			bel DLLDEL1 {
			}

			bel DLLDEL2 {
			}
		}

		tile_class CLK_E {
			cell CELL0;

			bel DLLDEL0 {
			}
		}

		tile_class CLK_E_DQS {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				output BURSTDET = CELL4.OUT_Q4;
				output DATAVALID = CELL3.OUT_Q7;
				output DDRCLKPOL = CELL3.OUT_Q4;
				output DQSR90 = CELL3.OUT_Q5;
				output DQSW90 = CELL3.OUT_Q6;
				input READ = CELL3.IMUX_A5;
				input READCLKSEL0 = CELL3.IMUX_B5;
				input READCLKSEL1 = CELL3.IMUX_C5;
				input RST = CELL4.IMUX_D5;
				input SCLK = CELL2.IMUX_CLK2;
			}

			bel DQS1 {
				output BURSTDET = CELL0.OUT_Q4;
				output DATAVALID = CELL1.OUT_Q7;
				output DDRCLKPOL = CELL1.OUT_Q4;
				output DQSR90 = CELL1.OUT_Q5;
				output DQSW90 = CELL1.OUT_Q6;
				input READ = CELL1.IMUX_A5;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input RST = CELL0.IMUX_D5;
				input SCLK = CELL2.IMUX_CLK3;
			}

			bel DLLDEL0 {
			}

			// wire CELL0.IMUX_D5                  DQS1.RST
			// wire CELL0.OUT_Q4                   DQS1.BURSTDET
			// wire CELL1.IMUX_A5                  DQS1.READ
			// wire CELL1.IMUX_B5                  DQS1.READCLKSEL0
			// wire CELL1.IMUX_C5                  DQS1.READCLKSEL1
			// wire CELL1.OUT_Q4                   DQS1.DDRCLKPOL
			// wire CELL1.OUT_Q5                   DQS1.DQSR90
			// wire CELL1.OUT_Q6                   DQS1.DQSW90
			// wire CELL1.OUT_Q7                   DQS1.DATAVALID
			// wire CELL2.IMUX_CLK2                DQS0.SCLK
			// wire CELL2.IMUX_CLK3                DQS1.SCLK
			// wire CELL3.IMUX_A5                  DQS0.READ
			// wire CELL3.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL3.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL3.OUT_Q4                   DQS0.DDRCLKPOL
			// wire CELL3.OUT_Q5                   DQS0.DQSR90
			// wire CELL3.OUT_Q6                   DQS0.DQSW90
			// wire CELL3.OUT_Q7                   DQS0.DATAVALID
			// wire CELL4.IMUX_D5                  DQS0.RST
			// wire CELL4.OUT_Q4                   DQS0.BURSTDET
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;

		tile_class SCLK0_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
			}
		}

		tile_class SCLK0_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
				permabuf SCLK3 = VSDCLK6;
				permabuf SCLK7 = VSDCLK7;
				permabuf SCLK2 = VSDCLK4;
				permabuf SCLK6 = VSDCLK5;
			}
		}

		tile_class SCLK0_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
				permabuf SCLK1 = VSDCLK2;
				permabuf SCLK5 = VSDCLK3;
			}
		}

		tile_class SCLK1_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK1 = VSDCLK0;
				permabuf SCLK5 = VSDCLK1;
			}
		}

		tile_class SCLK1_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK1 = VSDCLK0;
				permabuf SCLK5 = VSDCLK1;
				permabuf SCLK0 = VSDCLK6;
				permabuf SCLK4 = VSDCLK7;
				permabuf SCLK3 = VSDCLK4;
				permabuf SCLK7 = VSDCLK5;
			}
		}

		tile_class SCLK1_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK1 = VSDCLK0;
				permabuf SCLK5 = VSDCLK1;
				permabuf SCLK2 = VSDCLK2;
				permabuf SCLK6 = VSDCLK3;
			}
		}

		tile_class SCLK2_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK2 = VSDCLK0;
				permabuf SCLK6 = VSDCLK1;
			}
		}

		tile_class SCLK2_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK2 = VSDCLK0;
				permabuf SCLK6 = VSDCLK1;
				permabuf SCLK1 = VSDCLK6;
				permabuf SCLK5 = VSDCLK7;
				permabuf SCLK0 = VSDCLK4;
				permabuf SCLK4 = VSDCLK5;
			}
		}

		tile_class SCLK2_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK2 = VSDCLK0;
				permabuf SCLK6 = VSDCLK1;
				permabuf SCLK3 = VSDCLK2;
				permabuf SCLK7 = VSDCLK3;
			}
		}

		tile_class SCLK3_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
			}
		}

		tile_class SCLK3_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
				permabuf SCLK2 = VSDCLK6;
				permabuf SCLK6 = VSDCLK7;
				permabuf SCLK1 = VSDCLK4;
				permabuf SCLK5 = VSDCLK5;
			}
		}

		tile_class SCLK3_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
				permabuf SCLK0 = VSDCLK2;
				permabuf SCLK4 = VSDCLK3;
			}
		}
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;

		tile_class PCLK0_SOURCE_IO_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK4;
			}

			// wire PCLK0                          PCLK_DCC0.OUT_N
			// wire PCLK4                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK0_SOURCE_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK4;
			}

			// wire PCLK0                          PCLK_DCC0.OUT_N
			// wire PCLK4                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK0_SOURCE_IO_N_W {
			cell CELL0;

			bel PCLK_SOURCE_W {
				output OUT_N2 = PCLK2;
				output OUT_N3 = PCLK3;
				output OUT_N6 = PCLK6;
				output OUT_N7 = PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK4;
			}

			// wire PCLK0                          PCLK_DCC0.OUT_N
			// wire PCLK2                          PCLK_SOURCE_W.OUT_N2
			// wire PCLK3                          PCLK_SOURCE_W.OUT_N3
			// wire PCLK4                          PCLK_DCC1.OUT_N
			// wire PCLK6                          PCLK_SOURCE_W.OUT_N6
			// wire PCLK7                          PCLK_SOURCE_W.OUT_N7
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK0_SOURCE_IO_N_E {
			cell CELL0;

			bel PCLK_SOURCE_E {
				output OUT_N1 = PCLK1;
				output OUT_N5 = PCLK5;
			}

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK4;
			}

			// wire PCLK0                          PCLK_DCC0.OUT_N
			// wire PCLK1                          PCLK_SOURCE_E.OUT_N1
			// wire PCLK4                          PCLK_DCC1.OUT_N
			// wire PCLK5                          PCLK_SOURCE_E.OUT_N5
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK0_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK0;
				output OUT_S = CELL1.PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK4;
				output OUT_S = CELL1.PCLK4;
			}

			// wire CELL0.PCLK0                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK4                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK4                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK0_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N2 = CELL0.PCLK2;
				output OUT_N3 = CELL0.PCLK3;
				output OUT_N6 = CELL0.PCLK6;
				output OUT_N7 = CELL0.PCLK7;
				output OUT_S2 = CELL1.PCLK2;
				output OUT_S3 = CELL1.PCLK3;
				output OUT_S6 = CELL1.PCLK6;
				output OUT_S7 = CELL1.PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK0;
				output OUT_S = CELL1.PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK4;
				output OUT_S = CELL1.PCLK4;
			}

			// wire CELL0.PCLK0                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK2                    PCLK_SOURCE_W.OUT_N2
			// wire CELL0.PCLK3                    PCLK_SOURCE_W.OUT_N3
			// wire CELL0.PCLK4                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK6                    PCLK_SOURCE_W.OUT_N6
			// wire CELL0.PCLK7                    PCLK_SOURCE_W.OUT_N7
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK2                    PCLK_SOURCE_W.OUT_S2
			// wire CELL1.PCLK3                    PCLK_SOURCE_W.OUT_S3
			// wire CELL1.PCLK4                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK6                    PCLK_SOURCE_W.OUT_S6
			// wire CELL1.PCLK7                    PCLK_SOURCE_W.OUT_S7
		}

		tile_class PCLK0_SOURCE_E {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_E {
				output OUT_N1 = CELL0.PCLK1;
				output OUT_N5 = CELL0.PCLK5;
				output OUT_S1 = CELL1.PCLK1;
				output OUT_S5 = CELL1.PCLK5;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK0;
				output OUT_S = CELL1.PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK4;
				output OUT_S = CELL1.PCLK4;
			}

			// wire CELL0.PCLK0                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK1                    PCLK_SOURCE_E.OUT_N1
			// wire CELL0.PCLK4                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK5                    PCLK_SOURCE_E.OUT_N5
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK1                    PCLK_SOURCE_E.OUT_S1
			// wire CELL1.PCLK4                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK5                    PCLK_SOURCE_E.OUT_S5
		}

		tile_class PCLK1_SOURCE_IO_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK5;
			}

			// wire PCLK1                          PCLK_DCC0.OUT_N
			// wire PCLK5                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK1_SOURCE_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK5;
			}

			// wire PCLK1                          PCLK_DCC0.OUT_N
			// wire PCLK5                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK1_SOURCE_N_W {
			cell CELL0;

			bel PCLK_SOURCE_W {
				output OUT_N0 = PCLK0;
				output OUT_N3 = PCLK3;
				output OUT_N4 = PCLK4;
				output OUT_N7 = PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK5;
			}

			// wire PCLK0                          PCLK_SOURCE_W.OUT_N0
			// wire PCLK1                          PCLK_DCC0.OUT_N
			// wire PCLK3                          PCLK_SOURCE_W.OUT_N3
			// wire PCLK4                          PCLK_SOURCE_W.OUT_N4
			// wire PCLK5                          PCLK_DCC1.OUT_N
			// wire PCLK7                          PCLK_SOURCE_W.OUT_N7
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK1_SOURCE_IO_N_E {
			cell CELL0;

			bel PCLK_SOURCE_E {
				output OUT_N2 = PCLK2;
				output OUT_N6 = PCLK6;
			}

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK5;
			}

			// wire PCLK1                          PCLK_DCC0.OUT_N
			// wire PCLK2                          PCLK_SOURCE_E.OUT_N2
			// wire PCLK5                          PCLK_DCC1.OUT_N
			// wire PCLK6                          PCLK_SOURCE_E.OUT_N6
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK1_SOURCE_N_E {
			cell CELL0;

			bel PCLK_SOURCE_E {
				output OUT_N2 = PCLK2;
				output OUT_N6 = PCLK6;
			}

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK5;
			}

			// wire PCLK1                          PCLK_DCC0.OUT_N
			// wire PCLK2                          PCLK_SOURCE_E.OUT_N2
			// wire PCLK5                          PCLK_DCC1.OUT_N
			// wire PCLK6                          PCLK_SOURCE_E.OUT_N6
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK1_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK1;
				output OUT_S = CELL1.PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK5;
				output OUT_S = CELL1.PCLK5;
			}

			// wire CELL0.PCLK1                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK5                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK1                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK5                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK1_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N0 = CELL0.PCLK0;
				output OUT_N3 = CELL0.PCLK3;
				output OUT_N4 = CELL0.PCLK4;
				output OUT_N7 = CELL0.PCLK7;
				output OUT_S0 = CELL1.PCLK0;
				output OUT_S3 = CELL1.PCLK3;
				output OUT_S4 = CELL1.PCLK4;
				output OUT_S7 = CELL1.PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK1;
				output OUT_S = CELL1.PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK5;
				output OUT_S = CELL1.PCLK5;
			}

			// wire CELL0.PCLK0                    PCLK_SOURCE_W.OUT_N0
			// wire CELL0.PCLK1                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK3                    PCLK_SOURCE_W.OUT_N3
			// wire CELL0.PCLK4                    PCLK_SOURCE_W.OUT_N4
			// wire CELL0.PCLK5                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK7                    PCLK_SOURCE_W.OUT_N7
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_SOURCE_W.OUT_S0
			// wire CELL1.PCLK1                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK3                    PCLK_SOURCE_W.OUT_S3
			// wire CELL1.PCLK4                    PCLK_SOURCE_W.OUT_S4
			// wire CELL1.PCLK5                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK7                    PCLK_SOURCE_W.OUT_S7
		}

		tile_class PCLK1_SOURCE_E {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_E {
				output OUT_N2 = CELL0.PCLK2;
				output OUT_N6 = CELL0.PCLK6;
				output OUT_S2 = CELL1.PCLK2;
				output OUT_S6 = CELL1.PCLK6;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK1;
				output OUT_S = CELL1.PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK5;
				output OUT_S = CELL1.PCLK5;
			}

			// wire CELL0.PCLK1                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK2                    PCLK_SOURCE_E.OUT_N2
			// wire CELL0.PCLK5                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK6                    PCLK_SOURCE_E.OUT_N6
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK1                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK2                    PCLK_SOURCE_E.OUT_S2
			// wire CELL1.PCLK5                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK6                    PCLK_SOURCE_E.OUT_S6
		}

		tile_class PCLK2_SOURCE_IO_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK2;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK6;
			}

			// wire PCLK2                          PCLK_DCC0.OUT_N
			// wire PCLK6                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK2_SOURCE_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK2;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK6;
			}

			// wire PCLK2                          PCLK_DCC0.OUT_N
			// wire PCLK6                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK2_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK2;
				output OUT_S = CELL1.PCLK2;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK6;
				output OUT_S = CELL1.PCLK6;
			}

			// wire CELL0.PCLK2                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK6                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK2                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK6                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK2_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N0 = CELL0.PCLK0;
				output OUT_N1 = CELL0.PCLK1;
				output OUT_N4 = CELL0.PCLK4;
				output OUT_N5 = CELL0.PCLK5;
				output OUT_S0 = CELL1.PCLK0;
				output OUT_S1 = CELL1.PCLK1;
				output OUT_S4 = CELL1.PCLK4;
				output OUT_S5 = CELL1.PCLK5;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK2;
				output OUT_S = CELL1.PCLK2;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK6;
				output OUT_S = CELL1.PCLK6;
			}

			// wire CELL0.PCLK0                    PCLK_SOURCE_W.OUT_N0
			// wire CELL0.PCLK1                    PCLK_SOURCE_W.OUT_N1
			// wire CELL0.PCLK2                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK4                    PCLK_SOURCE_W.OUT_N4
			// wire CELL0.PCLK5                    PCLK_SOURCE_W.OUT_N5
			// wire CELL0.PCLK6                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_SOURCE_W.OUT_S0
			// wire CELL1.PCLK1                    PCLK_SOURCE_W.OUT_S1
			// wire CELL1.PCLK2                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK4                    PCLK_SOURCE_W.OUT_S4
			// wire CELL1.PCLK5                    PCLK_SOURCE_W.OUT_S5
			// wire CELL1.PCLK6                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK3_SOURCE_IO_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK7;
			}

			// wire PCLK3                          PCLK_DCC0.OUT_N
			// wire PCLK7                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK3_SOURCE_N {
			cell CELL0;

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK7;
			}

			// wire PCLK3                          PCLK_DCC0.OUT_N
			// wire PCLK7                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK3_SOURCE_IO_N_W {
			cell CELL0;

			bel PCLK_SOURCE_W {
				output OUT_N1 = PCLK1;
				output OUT_N2 = PCLK2;
				output OUT_N5 = PCLK5;
				output OUT_N6 = PCLK6;
			}

			bel PCLK_DCC0 {
				input CE = IMUX_D6;
				output OUT_N = PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = IMUX_D7;
				output OUT_N = PCLK7;
			}

			// wire PCLK1                          PCLK_SOURCE_W.OUT_N1
			// wire PCLK2                          PCLK_SOURCE_W.OUT_N2
			// wire PCLK3                          PCLK_DCC0.OUT_N
			// wire PCLK5                          PCLK_SOURCE_W.OUT_N5
			// wire PCLK6                          PCLK_SOURCE_W.OUT_N6
			// wire PCLK7                          PCLK_DCC1.OUT_N
			// wire IMUX_D6                        PCLK_DCC0.CE
			// wire IMUX_D7                        PCLK_DCC1.CE
		}

		tile_class PCLK3_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK3;
				output OUT_S = CELL1.PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK7;
				output OUT_S = CELL1.PCLK7;
			}

			// wire CELL0.PCLK3                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK7                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK3                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK7                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK3_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N1 = CELL0.PCLK1;
				output OUT_N2 = CELL0.PCLK2;
				output OUT_N5 = CELL0.PCLK5;
				output OUT_N6 = CELL0.PCLK6;
				output OUT_S1 = CELL1.PCLK1;
				output OUT_S2 = CELL1.PCLK2;
				output OUT_S5 = CELL1.PCLK5;
				output OUT_S6 = CELL1.PCLK6;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK3;
				output OUT_S = CELL1.PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK7;
				output OUT_S = CELL1.PCLK7;
			}

			// wire CELL0.PCLK1                    PCLK_SOURCE_W.OUT_N1
			// wire CELL0.PCLK2                    PCLK_SOURCE_W.OUT_N2
			// wire CELL0.PCLK3                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK5                    PCLK_SOURCE_W.OUT_N5
			// wire CELL0.PCLK6                    PCLK_SOURCE_W.OUT_N6
			// wire CELL0.PCLK7                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK1                    PCLK_SOURCE_W.OUT_S1
			// wire CELL1.PCLK2                    PCLK_SOURCE_W.OUT_S2
			// wire CELL1.PCLK3                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK5                    PCLK_SOURCE_W.OUT_S5
			// wire CELL1.PCLK6                    PCLK_SOURCE_W.OUT_S6
			// wire CELL1.PCLK7                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK3_SOURCE_E {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_E {
				output OUT_N0 = CELL0.PCLK0;
				output OUT_N4 = CELL0.PCLK4;
				output OUT_S0 = CELL1.PCLK0;
				output OUT_S4 = CELL1.PCLK4;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK3;
				output OUT_S = CELL1.PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK7;
				output OUT_S = CELL1.PCLK7;
			}

			// wire CELL0.PCLK0                    PCLK_SOURCE_E.OUT_N0
			// wire CELL0.PCLK3                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK4                    PCLK_SOURCE_E.OUT_N4
			// wire CELL0.PCLK7                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_SOURCE_E.OUT_S0
			// wire CELL1.PCLK3                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK4                    PCLK_SOURCE_E.OUT_S4
			// wire CELL1.PCLK7                    PCLK_DCC1.OUT_S
		}
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;

		tile_class HSDCLK_ROOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel HSDCLK_ROOT {
				output OUT_E0 = CELL4.HSDCLK0;
				output OUT_E1 = CELL5.HSDCLK0;
				output OUT_E2 = CELL6.HSDCLK0;
				output OUT_E3 = CELL7.HSDCLK0;
				output OUT_E4 = CELL4.HSDCLK4;
				output OUT_E5 = CELL5.HSDCLK4;
				output OUT_E6 = CELL6.HSDCLK4;
				output OUT_E7 = CELL7.HSDCLK4;
				output OUT_W0 = CELL0.HSDCLK0;
				output OUT_W1 = CELL1.HSDCLK0;
				output OUT_W2 = CELL2.HSDCLK0;
				output OUT_W3 = CELL3.HSDCLK0;
				output OUT_W4 = CELL0.HSDCLK4;
				output OUT_W5 = CELL1.HSDCLK4;
				output OUT_W6 = CELL2.HSDCLK4;
				output OUT_W7 = CELL3.HSDCLK4;
			}

			switchbox HSDCLK_SPLITTER {
				progbuf CELL0.HSDCLK0 = CELL4.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK0 = CELL0.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK0 = CELL5.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK0 = CELL1.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK0 = CELL6.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK0 = CELL2.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK0 = CELL7.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK0 = CELL3.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL0.HSDCLK4 = CELL4.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK4 = CELL0.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK4 = CELL5.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK4 = CELL1.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK4 = CELL6.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK4 = CELL2.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK4 = CELL7.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK4 = CELL3.HSDCLK4 @XXX57005[57005][57005];
			}

			// wire CELL0.HSDCLK0                  HSDCLK_ROOT.OUT_W0
			// wire CELL0.HSDCLK4                  HSDCLK_ROOT.OUT_W4
			// wire CELL1.HSDCLK0                  HSDCLK_ROOT.OUT_W1
			// wire CELL1.HSDCLK4                  HSDCLK_ROOT.OUT_W5
			// wire CELL2.HSDCLK0                  HSDCLK_ROOT.OUT_W2
			// wire CELL2.HSDCLK4                  HSDCLK_ROOT.OUT_W6
			// wire CELL3.HSDCLK0                  HSDCLK_ROOT.OUT_W3
			// wire CELL3.HSDCLK4                  HSDCLK_ROOT.OUT_W7
			// wire CELL4.HSDCLK0                  HSDCLK_ROOT.OUT_E0
			// wire CELL4.HSDCLK4                  HSDCLK_ROOT.OUT_E4
			// wire CELL5.HSDCLK0                  HSDCLK_ROOT.OUT_E1
			// wire CELL5.HSDCLK4                  HSDCLK_ROOT.OUT_E5
			// wire CELL6.HSDCLK0                  HSDCLK_ROOT.OUT_E2
			// wire CELL6.HSDCLK4                  HSDCLK_ROOT.OUT_E6
			// wire CELL7.HSDCLK0                  HSDCLK_ROOT.OUT_E3
			// wire CELL7.HSDCLK4                  HSDCLK_ROOT.OUT_E7
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
			pass OUT_F4_E = OUT_F4;
			pass OUT_F5_E = OUT_F5;
			pass OUT_F6_E = OUT_F6;
			pass OUT_F7_E = OUT_F7;
		}

		connector_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass OUT_F0_W = OUT_F0;
			pass OUT_F1_W = OUT_F1;
			pass OUT_F2_W = OUT_F2;
			pass OUT_OFX3_W = OUT_OFX3;
		}

		connector_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
			pass VSDCLK0_N = VSDCLK0;
			pass VSDCLK1_N = VSDCLK1;
			pass VSDCLK2_N = VSDCLK2;
			pass VSDCLK3_N = VSDCLK3;
			pass VSDCLK4_N = VSDCLK4;
			pass VSDCLK5_N = VSDCLK5;
			pass VSDCLK6_N = VSDCLK6;
			pass VSDCLK7_N = VSDCLK7;
		}

		connector_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		connector_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	connector_slot SW {
		opposite SE;

		connector_class PASS_SW {
			pass HSDCLK0 = HSDCLK3;
			pass HSDCLK1 = HSDCLK0;
			pass HSDCLK2 = HSDCLK1;
			pass HSDCLK3 = HSDCLK2;
			pass HSDCLK4 = HSDCLK7;
			pass HSDCLK5 = HSDCLK4;
			pass HSDCLK6 = HSDCLK5;
			pass HSDCLK7 = HSDCLK6;
		}
	}

	connector_slot SE {
		opposite SW;

		connector_class PASS_SE {
		}
	}

	connector_slot EBR_W {
		opposite EBR_E;
	}

	connector_slot EBR_E {
		opposite EBR_W;
	}

	connector_slot IO_W {
		opposite IO_E;
	}

	connector_slot IO_E {
		opposite IO_W;
	}
}

