# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->scan_clk(R)	0.668    -0.548/*        0.073/*         RST_SYN_REF/\ff_reg[0] /RN    1
@(R)->scan_clk(R)	0.664    -0.544/*        0.077/*         RST_SYN_REF/\ff_reg[1] /RN    1
@(R)->UART_CLK(R)	0.649    -0.543/*        0.073/*         RST_SYN_UART/\ff_reg[0] /RN    1
@(R)->UART_CLK(R)	0.646    -0.539/*        0.077/*         RST_SYN_UART/\ff_reg[1] /RN    1
@(R)->scan_clk(R)	0.778    -0.512/*        -0.047/*        CLK_DIV_RX/odd_edge_tog_reg/SN    1
@(R)->scan_clk(R)	0.800    -0.404/*        -0.059/*        REGISTER_FILE/\Reg_File_reg[2][7] /SN    1
@(R)->scan_clk(R)	0.666    -0.401/*        0.067/*         CLK_DIV_RX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.664    -0.399/*        0.067/*         CLK_DIV_TX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.664    -0.399/*        0.067/*         CLK_DIV_TX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.664    -0.399/*        0.067/*         CLK_DIV_TX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.666    -0.398/*        0.067/*         CLK_DIV_RX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	0.665    -0.398/*        0.067/*         CLK_DIV_RX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	0.665    -0.398/*        0.067/*         CLK_DIV_RX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	0.665    -0.398/*        0.067/*         CLK_DIV_RX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	0.665    -0.398/*        0.067/*         CLK_DIV_RX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.664    -0.398/*        0.067/*         CLK_DIV_RX/\count_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.684    -0.293/*        0.047/*         CLK_DIV_RX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	0.685    -0.291/*        0.047/*         CLK_DIV_TX/odd_edge_tog_reg/SI    1
@(R)->scan_clk(R)	0.681    -0.288/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][6] /RN    1
@(R)->scan_clk(R)	0.680    -0.287/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][7] /RN    1
@(R)->scan_clk(R)	0.681    -0.287/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][6] /RN    1
@(R)->scan_clk(R)	0.680    -0.286/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][7] /RN    1
@(R)->scan_clk(R)	0.682    -0.285/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][7] /RN    1
@(R)->scan_clk(R)	0.682    -0.284/*        0.059/*         REGISTER_FILE/\Reg_File_reg[2][5] /RN    1
@(R)->scan_clk(R)	0.682    -0.284/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][5] /RN    1
@(R)->scan_clk(R)	0.682    -0.284/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][5] /RN    1
@(R)->scan_clk(R)	0.682    -0.284/*        0.059/*         REGISTER_FILE/\Reg_File_reg[2][4] /RN    1
@(R)->scan_clk(R)	0.681    -0.283/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][6] /RN    1
@(R)->scan_clk(R)	0.682    -0.283/*        0.059/*         REGISTER_FILE/\Reg_File_reg[2][3] /RN    1
@(R)->scan_clk(R)	0.682    -0.283/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][4] /RN    1
@(R)->scan_clk(R)	0.685    -0.283/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][4] /RN    1
@(R)->scan_clk(R)	0.682    -0.282/*        0.059/*         REGISTER_FILE/\Reg_File_reg[2][6] /RN    1
@(R)->scan_clk(R)	0.682    -0.282/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][1] /RN    1
@(R)->scan_clk(R)	0.685    -0.282/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][2] /RN    1
@(R)->scan_clk(R)	0.682    -0.282/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][5] /RN    1
@(R)->scan_clk(R)	0.682    -0.282/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][0] /RN    1
@(R)->scan_clk(R)	0.679    -0.281/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][0] /RN    1
@(R)->scan_clk(R)	0.681    -0.281/*        0.059/*         REGISTER_FILE/\Reg_File_reg[3][4] /RN    1
@(R)->scan_clk(R)	0.681    -0.281/*        0.059/*         REGISTER_FILE/\Reg_File_reg[3][2] /RN    1
@(R)->scan_clk(R)	0.681    -0.281/*        0.059/*         REGISTER_FILE/\Reg_File_reg[3][3] /RN    1
@(R)->scan_clk(R)	0.681    -0.281/*        0.059/*         REGISTER_FILE/\Reg_File_reg[3][7] /RN    1
@(R)->scan_clk(R)	0.685    -0.281/*        0.059/*         REGISTER_FILE/\Reg_File_reg[14][3] /RN    1
@(R)->scan_clk(R)	0.685    -0.280/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][3] /RN    1
@(R)->scan_clk(R)	0.682    -0.280/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][4] /RN    1
@(R)->scan_clk(R)	0.685    -0.280/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][3] /RN    1
@(R)->scan_clk(R)	0.685    -0.280/*        0.059/*         REGISTER_FILE/\Reg_File_reg[4][3] /RN    1
@(R)->scan_clk(R)	0.684    -0.279/*        0.059/*         REGISTER_FILE/\Reg_File_reg[6][3] /RN    1
@(R)->scan_clk(R)	0.684    -0.279/*        0.059/*         REGISTER_FILE/\Reg_File_reg[5][3] /RN    1
@(R)->scan_clk(R)	0.684    -0.277/*        0.059/*         REGISTER_FILE/\Reg_File_reg[6][2] /RN    1
@(R)->scan_clk(R)	0.682    -0.275/*        0.059/*         REGISTER_FILE/\Reg_File_reg[11][7] /RN    1
@(R)->scan_clk(R)	0.680    -0.275/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][2] /RN    1
@(R)->scan_clk(R)	0.681    -0.275/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][2] /RN    1
@(R)->scan_clk(R)	0.681    -0.275/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][0] /RN    1
@(R)->scan_clk(R)	0.681    -0.275/*        0.059/*         REGISTER_FILE/\Reg_File_reg[4][0] /RN    1
@(R)->scan_clk(R)	0.680    -0.275/*        0.059/*         REGISTER_FILE/\Reg_File_reg[13][1] /RN    1
@(R)->scan_clk(R)	0.681    -0.274/*        0.059/*         REGISTER_FILE/\Reg_File_reg[12][1] /RN    1
@(R)->scan_clk(R)	0.787    -0.167/*        -0.055/*        CLK_DIV_TX/odd_edge_tog_reg/SN    1
@(R)->scan_clk(R)	0.689    -0.137/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][2] /D    1
@(R)->scan_clk(R)	0.688    -0.135/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][6] /D    1
@(R)->scan_clk(R)	0.690    -0.135/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][5] /D    1
@(R)->scan_clk(R)	0.689    -0.134/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][4] /D    1
@(R)->scan_clk(R)	0.687    -0.132/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][0] /D    1
@(R)->scan_clk(R)	0.688    -0.129/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][7] /D    1
@(R)->scan_clk(R)	0.687    -0.129/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][3] /D    1
@(R)->scan_clk(R)	0.686    -0.126/*        0.052/*         REGISTER_FILE/\Reg_File_reg[15][1] /D    1
@(R)->scan_clk(R)	0.786    -0.098/*        -0.058/*        UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SN    1
@(R)->scan_clk(R)	0.669    -0.063/*        0.062/*         CLK_DIV_TX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	0.669    -0.061/*        0.062/*         CLK_DIV_TX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	0.670    -0.056/*        0.062/*         CLK_DIV_TX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	0.670    -0.049/*        0.062/*         CLK_DIV_TX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	0.680    -0.027/*        0.064/*         REGISTER_FILE/\Reg_File_reg[4][2] /RN    1
@(R)->scan_clk(R)	0.656    -0.023/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	0.654    -0.022/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /RN    1
@(R)->scan_clk(R)	0.655    -0.020/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	0.679    -0.020/*        0.064/*         REGISTER_FILE/\Reg_File_reg[4][1] /RN    1
@(R)->scan_clk(R)	0.679    -0.016/*        0.063/*         REGISTER_FILE/\Reg_File_reg[6][1] /RN    1
@(R)->scan_clk(R)	0.655    -0.016/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	0.655    -0.016/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	0.655    -0.013/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	0.657    -0.010/*        0.061/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.657    -0.010/*        0.061/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.657    -0.010/*        0.061/*         UART/UART_Rx/FSM_block/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.657    -0.008/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	0.679    -0.007/*        0.063/*         REGISTER_FILE/\Reg_File_reg[5][1] /RN    1
@(R)->scan_clk(R)	0.648    -0.005/*        0.069/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	0.680    -0.004/*        0.063/*         REGISTER_FILE/\Reg_File_reg[6][0] /RN    1
@(R)->scan_clk(R)	0.656    -0.001/*        0.061/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	0.680    0.001/*         0.063/*         REGISTER_FILE/\Reg_File_reg[7][0] /RN    1
@(R)->scan_clk(R)	0.678    0.003/*         0.063/*         REGISTER_FILE/\Reg_File_reg[7][1] /RN    1
@(R)->scan_clk(R)	0.677    0.007/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][5] /RN    1
@(R)->scan_clk(R)	0.668    0.007/*         0.061/*         PULSE_GENERATOR/pulse_done_reg/RN    1
@(R)->scan_clk(R)	0.800    0.009/*         -0.058/*        REGISTER_FILE/\Reg_File_reg[2][0] /SN    1
@(R)->scan_clk(R)	0.679    0.010/*         0.063/*         REGISTER_FILE/\Reg_File_reg[5][0] /RN    1
@(R)->scan_clk(R)	0.668    0.012/*         0.061/*         PULSE_GENERATOR/PULSE_SIG_reg/RN    1
@(R)->scan_clk(R)	0.668    0.013/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.678    0.014/*         0.063/*         REGISTER_FILE/\Reg_File_reg[8][4] /RN    1
@(R)->scan_clk(R)	0.798    0.014/*         -0.058/*        REGISTER_FILE/\Reg_File_reg[3][5] /SN    1
@(R)->scan_clk(R)	0.677    0.015/*         0.063/*         REGISTER_FILE/\Reg_File_reg[11][4] /RN    1
@(R)->scan_clk(R)	0.680    0.018/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][7] /RN    1
@(R)->scan_clk(R)	0.667    0.018/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.678    0.019/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][3] /RN    1
@(R)->scan_clk(R)	0.647    0.020/*         0.061/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/RN    1
@(R)->scan_clk(R)	0.668    0.021/*         0.061/*         UART/UART_Tx/linkFSM/busy_reg/RN    1
@(R)->scan_clk(R)	0.678    0.022/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][2] /RN    1
@(R)->scan_clk(R)	0.667    0.022/*         0.061/*         UART/UART_Tx/linkFSM/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.667    0.022/*         0.061/*         UART/UART_Tx/linkFSM/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.667    0.022/*         0.061/*         UART/UART_Tx/linkFSM/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.678    0.023/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][0] /RN    1
@(R)->scan_clk(R)	0.648    0.024/*         0.061/*         UART/UART_Rx/FSM_block/deser_en_reg/RN    1
@(R)->scan_clk(R)	0.681    0.024/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][1] /RN    1
@(R)->scan_clk(R)	0.667    0.025/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	0.681    0.025/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][7] /RN    1
@(R)->scan_clk(R)	0.682    0.026/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][6] /RN    1
@(R)->scan_clk(R)	0.682    0.026/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][7] /RN    1
@(R)->scan_clk(R)	0.682    0.027/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][6] /RN    1
@(R)->scan_clk(R)	0.682    0.027/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][0] /RN    1
@(R)->scan_clk(R)	0.682    0.027/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][5] /RN    1
@(R)->scan_clk(R)	0.648    0.027/*         0.061/*         UART/UART_Rx/FSM_block/enable_reg/RN    1
@(R)->scan_clk(R)	0.682    0.028/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][5] /RN    1
@(R)->scan_clk(R)	0.667    0.028/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.682    0.028/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][6] /RN    1
@(R)->scan_clk(R)	0.683    0.028/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][6] /RN    1
@(R)->scan_clk(R)	0.683    0.029/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][5] /RN    1
@(R)->scan_clk(R)	0.648    0.029/*         0.061/*         UART/UART_Rx/FSM_block/data_valid_reg/RN    1
@(R)->scan_clk(R)	0.683    0.029/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][4] /RN    1
@(R)->scan_clk(R)	0.678    0.029/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][1] /RN    1
@(R)->scan_clk(R)	0.683    0.029/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][5] /RN    1
@(R)->scan_clk(R)	0.683    0.030/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][4] /RN    1
@(R)->scan_clk(R)	0.679    0.030/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][1] /RN    1
@(R)->scan_clk(R)	0.680    0.031/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][7] /RN    1
@(R)->scan_clk(R)	0.681    0.032/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][4] /RN    1
@(R)->scan_clk(R)	0.680    0.032/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][3] /RN    1
@(R)->scan_clk(R)	0.677    0.032/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][0] /RN    1
@(R)->scan_clk(R)	0.680    0.032/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][2] /RN    1
@(R)->scan_clk(R)	0.680    0.032/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][2] /RN    1
@(R)->scan_clk(R)	0.680    0.032/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][4] /RN    1
@(R)->scan_clk(R)	0.665    0.033/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.665    0.033/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.679    0.033/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][2] /RN    1
@(R)->scan_clk(R)	0.648    0.035/*         0.061/*         UART/UART_Rx/FSM_block/par_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.664    0.036/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	0.664    0.037/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	0.664    0.037/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	0.663    0.037/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	0.665    0.037/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.677    0.038/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][2] /RN    1
@(R)->scan_clk(R)	0.679    0.038/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][3] /RN    1
@(R)->scan_clk(R)	0.679    0.038/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][3] /RN    1
@(R)->scan_clk(R)	0.666    0.039/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.679    0.040/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][4] /RN    1
@(R)->scan_clk(R)	0.648    0.040/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.648    0.041/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.662    0.042/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.668    0.043/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	0.668    0.044/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	0.679    0.044/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][5] /RN    1
@(R)->scan_clk(R)	0.679    0.045/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][5] /RN    1
@(R)->scan_clk(R)	0.668    0.045/*         0.061/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /RN    1
@(R)->scan_clk(R)	0.679    0.045/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][6] /RN    1
@(R)->scan_clk(R)	0.678    0.045/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][6] /RN    1
@(R)->scan_clk(R)	0.662    0.046/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /RN    1
@(R)->scan_clk(R)	0.219    0.047/*         0.067/*         CLK_DIV_RX/div_clk_reg/RN    1
@(R)->scan_clk(R)	0.678    0.048/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][6] /RN    1
@(R)->scan_clk(R)	0.661    0.048/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /RN    1
@(R)->scan_clk(R)	0.676    0.050/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][7] /RN    1
@(R)->scan_clk(R)	0.678    0.051/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][6] /RN    1
@(R)->scan_clk(R)	0.678    0.052/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][7] /RN    1
@(R)->scan_clk(R)	0.676    0.052/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][3] /RN    1
@(R)->scan_clk(R)	0.675    0.053/*         0.064/*         REGISTER_FILE/\Reg_File_reg[10][7] /RN    1
@(R)->scan_clk(R)	0.661    0.054/*         0.061/*         UART/UART_Tx/linkserializer/ser_data_reg/RN    1
@(R)->scan_clk(R)	0.678    0.054/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][4] /RN    1
@(R)->scan_clk(R)	0.660    0.054/*         0.061/*         UART/UART_Tx/linkFSM/ser_en_reg/RN    1
@(R)->scan_clk(R)	0.662    0.055/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.662    0.055/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /RN    1
@(R)->scan_clk(R)	0.678    0.055/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][5] /RN    1
@(R)->scan_clk(R)	0.680    0.055/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][5] /RN    1
@(R)->scan_clk(R)	0.678    0.056/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][2] /RN    1
@(R)->scan_clk(R)	0.680    0.056/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][1] /RN    1
@(R)->scan_clk(R)	0.680    0.056/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][6] /RN    1
@(R)->scan_clk(R)	0.680    0.056/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][0] /RN    1
@(R)->scan_clk(R)	0.680    0.056/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][0] /RN    1
@(R)->scan_clk(R)	0.678    0.056/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][4] /RN    1
@(R)->scan_clk(R)	0.678    0.056/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][4] /RN    1
@(R)->scan_clk(R)	0.678    0.056/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][5] /RN    1
@(R)->scan_clk(R)	0.662    0.056/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /RN    1
@(R)->scan_clk(R)	0.660    0.056/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	0.660    0.056/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /RN    1
@(R)->scan_clk(R)	0.677    0.056/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][3] /RN    1
@(R)->scan_clk(R)	0.678    0.057/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][1] /RN    1
@(R)->scan_clk(R)	0.662    0.057/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /RN    1
@(R)->scan_clk(R)	0.678    0.057/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][2] /RN    1
@(R)->scan_clk(R)	0.677    0.057/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][3] /RN    1
@(R)->scan_clk(R)	0.677    0.057/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][2] /RN    1
@(R)->scan_clk(R)	0.662    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /RN    1
@(R)->scan_clk(R)	0.662    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /RN    1
@(R)->scan_clk(R)	0.663    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.662    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.663    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /RN    1
@(R)->scan_clk(R)	0.677    0.058/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][1] /RN    1
@(R)->scan_clk(R)	0.663    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /RN    1
@(R)->scan_clk(R)	0.663    0.058/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /RN    1
@(R)->scan_clk(R)	0.677    0.058/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][7] /RN    1
@(R)->scan_clk(R)	0.677    0.058/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][6] /RN    1
@(R)->scan_clk(R)	0.677    0.058/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][0] /RN    1
@(R)->scan_clk(R)	0.676    0.059/*         0.063/*         REGISTER_FILE/\Reg_File_reg[0][7] /RN    1
@(R)->scan_clk(R)	0.653    0.062/*         0.068/*         UART/UART_Tx/linkserializer/ser_done_reg/RN    1
TX_CLK(R)->TX_CLK(R)	0.677    0.075/*         0.052/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.676    0.078/*         0.052/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.676    0.083/*         0.053/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.672    0.086/*         0.053/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.094/*         0.052/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.094/*         0.052/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.095/*         0.052/*         DATA_SYNC/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.097/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][4] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.098/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.098/*         0.056/*         RST_SYN_UART/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.098/*         0.056/*         RST_SYN_REF/\ff_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.098/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.099/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.099/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[8] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.100/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.100/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.100/*         0.055/*         DATA_SYNC/\ff_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[10] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.101/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][1] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.101/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.101/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.101/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.101/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.102/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.102/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.685    0.102/*         0.053/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.102/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[11] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.102/*         0.053/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.102/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][2] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.102/*         0.059/*         DATA_SYNC/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.102/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.103/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.103/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.103/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.103/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.104/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.105/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[15] /SI    1
scan_clk(R)->scan_clk(R)	0.671    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.105/*         0.059/*         ALU_UNIT/\ALU_OUT_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.105/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.105/*         0.063/*         RST_SYN_UART/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.106/*         0.063/*         RST_SYN_REF/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.107/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.107/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][7] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.107/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.108/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.108/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][5] /SI    1
scan_clk(R)->scan_clk(R)	0.671    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.109/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.109/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.109/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.109/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[9] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.109/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][6] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.109/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.110/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.654    0.110/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.110/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[13] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.110/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.147    0.110/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[12] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.111/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.111/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.111/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.111/*         0.060/*         DATA_SYNC/enable_pulse_reg/SI    1
scan_clk(R)->scan_clk(R)	0.673    0.111/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	0.671    0.111/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.112/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.112/*         0.054/*         DATA_SYNC/Pulse_Gen_reg/D    1
scan_clk(R)->scan_clk(R)	0.683    0.112/*         0.060/*         REGISTER_FILE/\RdData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.112/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.112/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	0.664    0.113/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.113/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.113/*         0.060/*         REGISTER_FILE/\RdData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.113/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.113/*         0.060/*         REGISTER_FILE/\Reg_File_reg[15][3] /SI    1
scan_clk(R)->scan_clk(R)	0.652    0.113/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.656    0.114/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.655    0.114/*         0.059/*         UART/UART_Rx/data_sampling_block/\saving_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.114/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	0.651    0.114/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.114/*         0.060/*         CONTROL_UNIT/EN_reg/SI    1
scan_clk(R)->scan_clk(R)	0.654    0.115/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.115/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][3] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.115/*         0.061/*         CONTROL_UNIT/\Address_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.115/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.115/*         0.060/*         REGISTER_FILE/\Reg_File_reg[11][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.143    0.115/*         0.062/*         ALU_UNIT/OUT_VALID_reg/SI    1
scan_clk(R)->scan_clk(R)	0.652    0.115/*         0.060/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.116/*         0.060/*         REGISTER_FILE/\Reg_File_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.116/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][1] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.116/*         0.062/*         RST_SYN_REF/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.116/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][4] /SI    1
scan_clk(R)->scan_clk(R)	0.685    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	0.653    0.117/*         0.060/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.117/*         0.061/*         DATA_SYNC/\sync_bus_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.652    0.117/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][7] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.117/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][1] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.118/*         0.061/*         CONTROL_UNIT/\WrData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][2] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][6] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][5] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.118/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.118/*         0.055/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.119/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][3] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][4] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][3] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.119/*         0.061/*         CONTROL_UNIT/\WrData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][7] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.119/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][4] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.120/*         0.059/*         UART/UART_Rx/data_sampling_block/sampled_bit_reg/SI    1
scan_clk(R)->scan_clk(R)	0.683    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][5] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.120/*         0.049/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.120/*         0.061/*         CONTROL_UNIT/\WrData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.653    0.120/*         0.060/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.120/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][7] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.120/*         0.061/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.677    0.120/*         0.054/*         DELAY_ONE_PERIOD/Signal_delayed_reg/D    1
scan_clk(R)->scan_clk(R)	0.678    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][2] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][2] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.121/*         0.061/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][3] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][7] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.121/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][6] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.121/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][3] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][5] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][2] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][3] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][6] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.122/*         0.061/*         UART/UART_Tx/linkFSM/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.122/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][7] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][5] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.122/*         0.060/*         REGISTER_FILE/\RdData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][3] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][6] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.123/*         0.061/*         CONTROL_UNIT/\WrData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.123/*         0.061/*         CONTROL_UNIT/\WrData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.123/*         0.061/*         CONTROL_UNIT/\Address_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][7] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.123/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][1] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][1] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][2] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.124/*         0.061/*         CONTROL_UNIT/\WrData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.648    0.124/*         0.061/*         UART/UART_Rx/FSM_block/enable_reg/SI    1
scan_clk(R)->scan_clk(R)	0.680    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][1] /SI    1
@(R)->scan_clk(R)	0.680    0.124/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][6] /RN    1
scan_clk(R)->scan_clk(R)	0.679    0.124/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][6] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.124/*         0.061/*         CONTROL_UNIT/\WrData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.124/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.125/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][5] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.125/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.125/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][7] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.126/*         0.061/*         CONTROL_UNIT/WrEn_reg/SI    1
scan_clk(R)->scan_clk(R)	0.677    0.126/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.126/*         0.062/*         CONTROL_UNIT/RdEn_reg/SI    1
scan_clk(R)->scan_clk(R)	0.657    0.126/*         0.061/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.681    0.126/*         0.060/*         REGISTER_FILE/\RdData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][2] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][4] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][1] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][2] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.127/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	0.648    0.127/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.127/*         0.062/*         PULSE_GENERATOR/PULSE_SIG_reg/SI    1
scan_clk(R)->scan_clk(R)	0.659    0.127/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][5] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][0] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][5] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.127/*         0.060/*         REGISTER_FILE/\RdData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.128/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.128/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.128/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /SI    1
@(R)->scan_clk(R)	0.680    0.129/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][1] /RN    1
scan_clk(R)->scan_clk(R)	0.677    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][0] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.129/*         0.060/*         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /SI    1
@(R)->scan_clk(R)	0.680    0.129/*         0.060/*         REGISTER_FILE/\Reg_File_reg[2][2] /RN    1
scan_clk(R)->scan_clk(R)	0.667    0.129/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.129/*         0.060/*         REGISTER_FILE/\Reg_File_reg[15][0] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][4] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][1] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.129/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.129/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][6] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][1] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][0] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.130/*         0.062/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.669    0.131/*         0.056/*         UART/UART_Tx/linkserializer/ser_done_reg/D    1
scan_clk(R)->scan_clk(R)	0.678    0.131/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][4] /SI    1
@(R)->scan_clk(R)	0.680    0.131/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][0] /RN    1
scan_clk(R)->scan_clk(R)	0.661    0.131/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.648    0.131/*         0.061/*         UART/UART_Rx/FSM_block/deser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.681    0.132/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.132/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.133/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.133/*         0.062/*         REGISTER_FILE/\Reg_File_reg[12][0] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.133/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.133/*         0.062/*         REGISTER_FILE/RdData_Valid_reg/SI    1
scan_clk(R)->scan_clk(R)	0.676    0.133/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.134/*         0.062/*         REGISTER_FILE/\Reg_File_reg[12][4] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.134/*         0.061/*         REGISTER_FILE/\RdData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.134/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][0] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.135/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.674    0.135/*         0.062/*         DATA_SYNC/\sync_bus_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.662    0.135/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.675    0.135/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.135/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.677    0.135/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][0] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.135/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.136/*         0.062/*         CONTROL_UNIT/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.136/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /SI    1
@(R)->scan_clk(R)	0.680    0.136/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][1] /RN    1
scan_clk(R)->scan_clk(R)	0.661    0.137/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.137/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.137/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.661    0.137/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.137/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.655    0.137/*         0.067/*         UART/UART_Tx/linkserializer/ser_done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.668    0.138/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.673    0.138/*         0.062/*         DATA_SYNC/\sync_bus_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.673    0.138/*         0.062/*         DATA_SYNC/\sync_bus_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.139/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /SI    1
@(R)->scan_clk(R)	0.677    0.139/*         0.059/*         CONTROL_UNIT/\WrData_reg[4] /RN    1
scan_clk(R)->scan_clk(R)	0.684    0.139/*         0.052/*         DATA_SYNC/\sync_bus_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.139/*         0.062/*         DATA_SYNC/\sync_bus_reg[2] /SI    1
@(R)->scan_clk(R)	0.677    0.139/*         0.059/*         CONTROL_UNIT/\WrData_reg[5] /RN    1
@(R)->scan_clk(R)	0.676    0.139/*         0.059/*         CONTROL_UNIT/\WrData_reg[6] /RN    1
@(R)->scan_clk(R)	0.677    0.139/*         0.059/*         CONTROL_UNIT/\WrData_reg[2] /RN    1
@(R)->scan_clk(R)	0.677    0.140/*         0.059/*         CONTROL_UNIT/\WrData_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.669    0.140/*         0.062/*         CLK_DIV_RX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.140/*         0.062/*         CLK_DIV_TX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.140/*         0.052/*         DATA_SYNC/\sync_bus_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.141/*         0.061/*         REGISTER_FILE/\RdData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.141/*         0.056/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.141/*         0.056/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.141/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.670    0.141/*         0.062/*         CLK_DIV_RX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.647    0.141/*         0.062/*         UART/UART_Rx/FSM_block/par_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.683    0.142/*         0.052/*         DATA_SYNC/\sync_bus_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.142/*         0.062/*         RST_SYN_UART/\ff_reg[0] /SI    1
@(R)->scan_clk(R)	0.682    0.142/*         0.059/*         CONTROL_UNIT/\WrData_reg[0] /RN    1
@(R)->scan_clk(R)	0.682    0.142/*         0.059/*         CONTROL_UNIT/\ALU_FUN_reg[1] /RN    1
@(R)->scan_clk(R)	0.682    0.142/*         0.059/*         CONTROL_UNIT/\Address_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.676    0.142/*         0.062/*         CONTROL_UNIT/TX_D_VLD_reg/SI    1
scan_clk(R)->scan_clk(R)	0.670    0.143/*         0.063/*         CLK_DIV_RX/\count_reg[4] /SI    1
@(R)->scan_clk(R)	0.682    0.143/*         0.059/*         CONTROL_UNIT/\Address_reg[2] /RN    1
@(R)->scan_clk(R)	0.682    0.143/*         0.059/*         CONTROL_UNIT/\ALU_FUN_reg[2] /RN    1
@(R)->scan_clk(R)	0.682    0.143/*         0.059/*         CONTROL_UNIT/\Address_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.671    0.143/*         0.063/*         CONTROL_UNIT/ALU_Part1_Done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.674    0.144/*         0.062/*         CONTROL_UNIT/\ALU_FUN_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.669    0.144/*         0.063/*         CLK_DIV_TX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.144/*         0.063/*         CONTROL_UNIT/\WrData_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.662    0.144/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.145/*         0.063/*         CLK_DIV_RX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.665    0.145/*         0.063/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.145/*         0.062/*         UART/UART_Tx/linkFSM/ser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.683    0.145/*         0.052/*         DATA_SYNC/\sync_bus_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.146/*         0.052/*         DATA_SYNC/\sync_bus_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.147/*         0.060/*         DELAY_ONE_PERIOD/Signal_delayed_reg/SI    1
@(R)->scan_clk(R)	0.677    0.147/*         0.059/*         CONTROL_UNIT/\WrData_reg[1] /RN    1
RX_CLK(R)->RX_CLK(R)	0.664    0.147/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.148/*         0.063/*         CLK_DIV_RX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.148/*         0.052/*         DATA_SYNC/\sync_bus_reg[7] /D    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.148/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.664    0.148/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /D    1
@(R)->scan_clk(R)	0.677    0.149/*         0.059/*         CONTROL_UNIT/\ALU_FUN_reg[0] /RN    1
@(R)->scan_clk(R)	0.676    0.149/*         0.059/*         REGISTER_FILE/RdData_Valid_reg/RN    1
RX_CLK(R)->RX_CLK(R)	0.665    0.149/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.149/*         0.063/*         CLK_DIV_TX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.666    0.149/*         0.063/*         PULSE_GENERATOR/pulse_done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.668    0.150/*         0.063/*         CLK_DIV_TX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.150/*         0.052/*         DATA_SYNC/\sync_bus_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.669    0.150/*         0.063/*         CLK_DIV_TX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.150/*         0.063/*         CLK_DIV_RX/\count_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.667    0.150/*         0.051/*         UART/UART_Rx/data_sampling_block/\saving_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.664    0.150/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.666    0.151/*         0.051/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /D    1
@(R)->scan_clk(R)	0.676    0.151/*         0.059/*         CONTROL_UNIT/WrEn_reg/RN    1
scan_clk(R)->scan_clk(R)	0.683    0.151/*         0.052/*         DATA_SYNC/\sync_bus_reg[5] /D    1
@(R)->scan_clk(R)	0.674    0.151/*         0.059/*         CONTROL_UNIT/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.674    0.151/*         0.059/*         CONTROL_UNIT/\Address_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.152/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][5] /SI    1
@(R)->scan_clk(R)	0.676    0.152/*         0.059/*         CONTROL_UNIT/\WrData_reg[7] /RN    1
@(R)->scan_clk(R)	0.674    0.152/*         0.059/*         CONTROL_UNIT/\ALU_FUN_reg[3] /RN    1
@(R)->scan_clk(R)	0.675    0.152/*         0.059/*         CONTROL_UNIT/CLK_EN_reg/RN    1
RX_CLK(R)->RX_CLK(R)	0.668    0.152/*         0.052/*         UART/UART_Rx/data_sampling_block/\saving_reg[0] /D    1
@(R)->scan_clk(R)	0.675    0.152/*         0.059/*         CONTROL_UNIT/ALU_Part1_Done_reg/RN    1
@(R)->scan_clk(R)	0.675    0.152/*         0.059/*         CONTROL_UNIT/EN_reg/RN    1
scan_clk(R)->scan_clk(R)	0.665    0.152/*         0.063/*         UART/UART_Tx/linkFSM/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.659    0.152/*         0.063/*         UART/UART_Tx/linkserializer/ser_data_reg/SI    1
scan_clk(R)->scan_clk(R)	0.666    0.153/*         0.062/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.672    0.153/*         0.063/*         DATA_SYNC/\sync_bus_reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.666    0.153/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /D    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.153/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.153/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /D    1
scan_clk(R)->scan_clk(R)	0.685    0.154/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.154/*         0.063/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.154/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.666    0.155/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.670    0.155/*         0.052/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.680    0.155/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.156/*         0.064/*         CLK_DIV_TX/\count_reg[1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.156/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.671    0.156/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.658    0.156/*         0.063/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /SI    1
@(R)->scan_clk(R)	0.677    0.156/*         0.059/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
scan_clk(R)->scan_clk(R)	0.681    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.156/*         0.063/*         UART/UART_Tx/linkFSM/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.687    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.156/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /D    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.156/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /D    1
@(R)->scan_clk(R)	0.677    0.157/*         0.059/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
ALU_CLK(R)->REF_CLK(R)	0.409    0.157/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /D    1
@(R)->scan_clk(R)	0.677    0.157/*         0.059/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->scan_clk(R)	0.677    0.157/*         0.059/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
RX_CLK(R)->RX_CLK(R)	0.661    0.157/*         0.052/*         UART/UART_Rx/FSM_block/deser_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.681    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.157/*         0.063/*         CLK_DIV_TX/\count_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.670    0.157/*         0.052/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.683    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.157/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.158/*         0.064/*         DATA_SYNC/\sync_bus_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.678    0.158/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.158/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /D    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.159/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.667    0.159/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /D    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.159/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.159/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.661    0.160/*         0.052/*         UART/UART_Rx/FSM_block/par_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.683    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    0.160/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.160/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.670    0.160/*         0.064/*         DATA_SYNC/\ff_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.646    */0.160         */0.086         PULSE_GENERATOR/pulse_done_reg/D    1
scan_clk(R)->scan_clk(R)	0.681    0.160/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.646    */0.161         */0.086         PULSE_GENERATOR/PULSE_SIG_reg/D    1
scan_clk(R)->scan_clk(R)	0.681    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.161/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /D    1
@(R)->scan_clk(R)	0.676    0.161/*         0.059/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
scan_clk(R)->scan_clk(R)	0.680    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.162/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /D    1
scan_clk(R)->scan_clk(R)	0.654    0.162/*         0.061/*         UART/UART_Rx/data_sampling_block/\saving_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.162/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.163/*         0.052/*         CONTROL_UNIT/CLK_EN_reg/D    1
scan_clk(R)->scan_clk(R)	0.683    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /D    1
@(R)->scan_clk(R)	0.676    0.163/*         0.059/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.680    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.678    0.163/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    0.163/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.163/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    0.163/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.645    0.164/*         0.064/*         UART/UART_Rx/FSM_block/data_valid_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.669    0.164/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.164/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.164/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.164/*         0.064/*         CONTROL_UNIT/\ALU_FUN_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.674    0.165/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /D    1
@(R)->scan_clk(R)	0.676    0.165/*         0.058/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.680    0.165/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.165/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.165/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[4] /D    1
ALU_CLK(R)->REF_CLK(R)	0.408    0.165/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /D    1
@(R)->scan_clk(R)	0.675    0.165/*         0.058/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.165/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][6] /D    1
@(R)->scan_clk(R)	0.675    0.166/*         0.058/*         DATA_SYNC/Pulse_Gen_reg/RN    1
ALU_CLK(R)->ALU_CLK(R)	0.394    0.166/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[8] /D    1
TX_CLK(R)->TX_CLK(R)	0.678    0.166/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.166/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.166/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /D    1
scan_clk(R)->scan_clk(R)	0.671    0.166/*         0.064/*         DATA_SYNC/\sync_bus_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.166/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.167/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.167/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.167/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][4] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.167/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.679    0.167/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /D    1
@(R)->scan_clk(R)	0.676    0.167/*         0.058/*         DATA_SYNC/\ff_reg[1] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.167/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[3] /D    1
@(R)->scan_clk(R)	0.676    0.167/*         0.058/*         DATA_SYNC/enable_pulse_reg/RN    1
RX_CLK(R)->RX_CLK(R)	0.661    0.167/*         0.052/*         UART/UART_Rx/FSM_block/enable_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.662    0.168/*         0.052/*         UART/UART_Rx/FSM_block/data_valid_reg/D    1
scan_clk(R)->scan_clk(R)	0.692    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][6] /D    1
scan_clk(R)->scan_clk(R)	0.685    0.168/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][7] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.674    0.168/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.679    0.168/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.678    0.168/*         0.053/*         UART/UART_Tx/linkFSM/busy_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.679    0.168/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.168/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][6] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][5] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][3] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][1] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.169/*         0.052/*         CONTROL_UNIT/\WrData_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.670    0.169/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.674    0.169/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.169/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.169/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    0.169/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.169/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][5] /D    1
@(R)->scan_clk(R)	0.676    0.170/*         0.058/*         DATA_SYNC/\ff_reg[0] /RN    1
@(R)->scan_clk(R)	0.680    0.170/*         0.058/*         CONTROL_UNIT/RdEn_reg/RN    1
@(R)->scan_clk(R)	0.680    0.170/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.687    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][2] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][1] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][0] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][2] /D    1
@(R)->scan_clk(R)	0.680    0.170/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][0] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][6] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][4] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.170/*         0.052/*         CONTROL_UNIT/\WrData_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.170/*         0.052/*         CONTROL_UNIT/\WrData_reg[3] /D    1
@(R)->scan_clk(R)	0.680    0.170/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	0.693    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][5] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    0.170/*         0.052/*         UART/UART_Tx/linkserializer/ser_data_reg/D    1
scan_clk(R)->scan_clk(R)	0.688    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][0] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.671    0.170/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][5] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][6] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][4] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.171/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][4] /D    1
@(R)->scan_clk(R)	0.680    0.171/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.171/*         0.053/*         REGISTER_FILE/\Reg_File_reg[9][1] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][1] /D    1
@(R)->scan_clk(R)	0.680    0.171/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.679    0.171/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.675    0.171/*         0.065/*         REGISTER_FILE/\Reg_File_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	0.684    0.171/*         0.052/*         CONTROL_UNIT/\WrData_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.172/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	0.690    0.172/*         0.052/*         REGISTER_FILE/\RdData_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.172/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][2] /D    1
@(R)->scan_clk(R)	0.680    0.172/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.690    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.677    0.172/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][2] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][6] /D    1
scan_clk(R)->scan_clk(R)	0.658    0.173/*         0.065/*         UART/UART_Tx/linkserializer/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.173/*         0.052/*         CONTROL_UNIT/\WrData_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][2] /D    1
@(R)->scan_clk(R)	0.680    0.173/*         0.058/*         CONTROL_UNIT/TX_D_VLD_reg/RN    1
scan_clk(R)->scan_clk(R)	0.687    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][0] /D    1
scan_clk(R)->scan_clk(R)	0.692    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][7] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][3] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.174/*         0.052/*         CONTROL_UNIT/\Address_reg[1] /D    1
@(R)->scan_clk(R)	0.674    0.174/*         0.058/*         CONTROL_UNIT/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.676    0.174/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	0.676    0.174/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	0.676    0.174/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.393    0.174/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][0] /D    1
scan_clk(R)->scan_clk(R)	0.692    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][5] /D    1
@(R)->scan_clk(R)	0.676    0.174/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.672    0.174/*         0.065/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.692    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][4] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][7] /D    1
@(R)->scan_clk(R)	0.674    0.174/*         0.058/*         CONTROL_UNIT/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.680    0.174/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	0.692    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.679    0.175/*         0.052/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.175/*         0.053/*         REGISTER_FILE/\Reg_File_reg[4][2] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][5] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.175/*         0.053/*         REGISTER_FILE/\Reg_File_reg[9][4] /D    1
@(R)->scan_clk(R)	0.680    0.175/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.689    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][1] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][4] /D    1
scan_clk(R)->scan_clk(R)	0.672    0.175/*         0.065/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.685    0.175/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][4] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.175/*         0.052/*         CONTROL_UNIT/EN_reg/D    1
@(R)->scan_clk(R)	0.680    0.176/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.692    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][3] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.176/*         0.052/*         CONTROL_UNIT/\WrData_reg[2] /D    1
@(R)->scan_clk(R)	0.680    0.176/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.690    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][2] /D    1
scan_clk(R)->scan_clk(R)	0.693    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][6] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.176/*         0.065/*         REGISTER_FILE/\Reg_File_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	0.689    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.670    0.176/*         0.054/*         UART/UART_Tx/linkFSM/ser_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.688    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][0] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.177/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.177/*         0.053/*         REGISTER_FILE/\Reg_File_reg[7][2] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.177/*         0.053/*         REGISTER_FILE/\Reg_File_reg[7][1] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.177/*         0.065/*         REGISTER_FILE/\Reg_File_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	0.688    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.177/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[10] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][0] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.177/*         0.052/*         REGISTER_FILE/\RdData_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.178/*         0.053/*         REGISTER_FILE/\Reg_File_reg[13][6] /D    1
@(R)->scan_clk(R)	0.680    0.178/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /RN    1
scan_clk(R)->scan_clk(R)	0.691    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][3] /D    1
scan_clk(R)->scan_clk(R)	0.684    0.178/*         0.052/*         CONTROL_UNIT/\WrData_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.178/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /D    1
@(R)->scan_clk(R)	0.680    0.178/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /RN    1
@(R)->scan_clk(R)	0.680    0.178/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.689    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][7] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][4] /D    1
@(R)->scan_clk(R)	0.680    0.178/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /RN    1
@(R)->scan_clk(R)	0.679    0.179/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /RN    1
@(R)->scan_clk(R)	0.679    0.179/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /RN    1
@(R)->scan_clk(R)	0.680    0.179/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.691    0.179/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][4] /D    1
@(R)->scan_clk(R)	0.679    0.179/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	0.686    0.179/*         0.053/*         REGISTER_FILE/\Reg_File_reg[13][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.392    0.179/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.683    0.180/*         0.052/*         CONTROL_UNIT/\WrData_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.180/*         0.053/*         REGISTER_FILE/\Reg_File_reg[12][5] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.180/*         0.052/*         CONTROL_UNIT/TX_D_VLD_reg/D    1
scan_clk(R)->scan_clk(R)	0.690    0.180/*         0.053/*         REGISTER_FILE/\Reg_File_reg[5][7] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.180/*         0.053/*         REGISTER_FILE/\Reg_File_reg[11][1] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.180/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][2] /D    1
@(R)->scan_clk(R)	0.679    0.180/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.180/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[14] /D    1
@(R)->scan_clk(R)	0.679    0.180/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][3] /D    1
@(R)->scan_clk(R)	0.679    0.181/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.181/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][1] /D    1
@(R)->scan_clk(R)	0.678    0.181/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	0.688    0.181/*         0.053/*         REGISTER_FILE/\Reg_File_reg[11][6] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.181/*         0.053/*         REGISTER_FILE/\Reg_File_reg[11][4] /D    1
scan_clk(R)->scan_clk(R)	0.668    0.181/*         0.065/*         CLK_DIV_RX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.689    0.181/*         0.053/*         REGISTER_FILE/\Reg_File_reg[5][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.181/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[9] /D    1
scan_clk(R)->scan_clk(R)	0.692    0.181/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][3] /D    1
scan_clk(R)->scan_clk(R)	0.692    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][3] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.182/*         0.053/*         REGISTER_FILE/\Reg_File_reg[12][2] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.182/*         0.053/*         REGISTER_FILE/\Reg_File_reg[12][6] /D    1
scan_clk(R)->scan_clk(R)	0.685    0.183/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.685    0.183/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.183/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][6] /D    1
scan_clk(R)->scan_clk(R)	0.644    0.184/*         0.063/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.686    0.184/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.184/*         0.051/*         REGISTER_FILE/\RdData_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.184/*         0.053/*         REGISTER_FILE/\Reg_File_reg[13][7] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.185/*         0.051/*         REGISTER_FILE/\RdData_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.185/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][7] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.185/*         0.052/*         REGISTER_FILE/\RdData_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.185/*         0.066/*         REGISTER_FILE/\Reg_File_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	0.691    0.185/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][3] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.186/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][7] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.186/*         0.053/*         REGISTER_FILE/\Reg_File_reg[10][5] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.187/*         0.053/*         CONTROL_UNIT/\Address_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.187/*         0.053/*         CLK_DIV_TX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	0.685    0.187/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.188/*         0.052/*         CLK_DIV_RX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.188/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][7] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.188/*         0.052/*         CLK_DIV_RX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.188/*         0.051/*         REGISTER_FILE/\RdData_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.189/*         0.052/*         CLK_DIV_RX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.190/*         0.054/*         REGISTER_FILE/\Reg_File_reg[8][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.680    0.190/*         0.052/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.191/*         0.052/*         CLK_DIV_RX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.191/*         0.052/*         CONTROL_UNIT/RdEn_reg/D    1
scan_clk(R)->scan_clk(R)	0.684    0.191/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.647    */0.192         */0.088         REGISTER_FILE/RdData_Valid_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.660    0.192/*         0.052/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.192/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[11] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.192/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[13] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.193/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[12] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.395    0.193/*         0.051/*         ALU_UNIT/\ALU_OUT_reg[15] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.193/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][7] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.194/*         0.052/*         CLK_DIV_TX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.691    0.194/*         0.051/*         REGISTER_FILE/\RdData_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.194/*         0.052/*         CLK_DIV_TX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.645    0.194/*         0.073/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.195/*         0.052/*         CLK_DIV_RX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.195/*         0.052/*         CLK_DIV_TX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.197/*         0.052/*         CLK_DIV_TX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.198/*         0.066/*         CONTROL_UNIT/\ALU_FUN_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.198/*         0.052/*         CLK_DIV_RX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.198/*         0.054/*         CONTROL_UNIT/WrEn_reg/D    1
scan_clk(R)->scan_clk(R)	0.691    0.198/*         0.054/*         REGISTER_FILE/\Reg_File_reg[11][0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.199/*         0.053/*         CONTROL_UNIT/\ALU_FUN_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.199/*         0.052/*         CLK_DIV_RX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.620    */0.199         */0.114         CONTROL_UNIT/\Address_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.199/*         0.066/*         CONTROL_UNIT/\ALU_FUN_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.200/*         0.053/*         CLK_DIV_RX/odd_edge_tog_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.679    0.200/*         0.052/*         UART/UART_Tx/linkFSM/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.201/*         0.052/*         CLK_DIV_TX/\count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.671    0.201/*         0.054/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.661    0.202/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.670    0.203/*         0.052/*         UART/UART_Rx/data_sampling_block/sampled_bit_reg/D    1
scan_clk(R)->scan_clk(R)	0.685    0.204/*         0.054/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.204/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.662    0.204/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.205/*         0.052/*         CONTROL_UNIT/ALU_Part1_Done_reg/D    1
scan_clk(R)->scan_clk(R)	0.679    0.205/*         0.053/*         CLK_DIV_TX/\count_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.639    */0.206         */0.086         UART/UART_Tx/linkserializer/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.674    0.207/*         0.065/*         REGISTER_FILE/\Reg_File_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	0.658    0.208/*         0.065/*         UART/UART_Tx/linkserializer/\count_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.639    */0.208         */0.087         UART/UART_Tx/linkserializer/\count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.639    */0.210         */0.087         UART/UART_Tx/linkserializer/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.210/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    0.211/*         0.053/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.234    0.211/*         0.052/*         CLK_DIV_RX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	0.235    0.211/*         0.052/*         CLK_DIV_TX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	0.677    0.211/*         0.053/*         CLK_DIV_TX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.211/*         0.060/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.689    0.213/*         0.052/*         CONTROL_UNIT/\ALU_FUN_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.213/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][4] /D    1
scan_clk(R)->scan_clk(R)	0.646    */0.213         */0.086         CONTROL_UNIT/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.214/*         0.065/*         REGISTER_FILE/\Reg_File_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	0.604    */0.215         */0.114         UART/UART_Rx/FSM_block/\state_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.346    */0.216         */0.099         ALU_UNIT/OUT_VALID_reg/D    1
scan_clk(R)->scan_clk(R)	0.652    0.216/*         0.065/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.687    0.217/*         0.053/*         REGISTER_FILE/\Reg_File_reg[3][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.678    0.218/*         0.053/*         UART/UART_Tx/linkFSM/\state_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.661    0.221/*         0.052/*         UART/UART_Rx/FSM_block/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.685    0.222/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.651    0.222/*         0.065/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.688    0.223/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][3] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.223/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][2] /D    1
scan_clk(R)->scan_clk(R)	0.651    0.224/*         0.066/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.653    0.225/*         0.064/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.688    0.226/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][5] /D    1
scan_clk(R)->scan_clk(R)	0.649    */0.226         */0.089         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.665    0.227/*         0.064/*         UART/UART_Tx/linkFSM/busy_reg/SI    1
scan_clk(R)->scan_clk(R)	0.655    0.228/*         0.063/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.647    0.229/*         0.062/*         UART/UART_Rx/FSM_block/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.676    0.229/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	0.687    0.230/*         0.053/*         REGISTER_FILE/\Reg_File_reg[3][7] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.232/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	0.688    0.233/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.677    0.234/*         0.053/*         UART/UART_Tx/linkFSM/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.236/*         0.053/*         CONTROL_UNIT/\Address_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.238/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.667    0.239/*         0.055/*         UART/UART_Rx/FSM_block/\state_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.661    0.240/*         0.052/*         UART/UART_Rx/FSM_block/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.675    0.240/*         0.064/*         REGISTER_FILE/\Reg_File_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	0.689    0.242/*         0.053/*         CONTROL_UNIT/\ALU_FUN_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.248/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	0.654    0.250/*         0.063/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.253/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.253/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	0.683    0.253/*         0.054/*         CONTROL_UNIT/\ALU_FUN_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.253/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][1] /D    1
scan_clk(R)->scan_clk(R)	0.677    0.254/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][6] /SI    1
@(R)->scan_clk(R)	0.689    0.262/*         0.051/*         REGISTER_FILE/\RdData_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.262/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.263/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	0.689    0.266/*         0.053/*         CONTROL_UNIT/\Address_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.266/*         0.053/*         REGISTER_FILE/\Reg_File_reg[2][2] /D    1
scan_clk(R)->scan_clk(R)	0.696    0.267/*         0.046/*         REGISTER_FILE/\Reg_File_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	0.667    0.268/*         0.065/*         CONTROL_UNIT/\state_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.669    0.268/*         0.052/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.654    0.269/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.679    0.269/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	0.654    0.270/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.668    0.271/*         0.065/*         CONTROL_UNIT/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.680    0.273/*         0.052/*         CONTROL_UNIT/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.676    0.273/*         0.058/*         DATA_SYNC/enable_pulse_reg/D    1
scan_clk(R)->scan_clk(R)	0.680    0.273/*         0.061/*         CONTROL_UNIT/\Address_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.667    0.273/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.679    0.274/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.274/*         0.061/*         REGISTER_FILE/\Reg_File_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	0.688    0.277/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][2] /D    1
scan_clk(R)->scan_clk(R)	0.678    0.277/*         0.055/*         CONTROL_UNIT/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.281/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.281/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	0.682    0.282/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	0.681    0.282/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	0.678    0.282/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.635    */0.282         */0.087         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.681    0.283/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	0.697    0.283/*         0.044/*         REGISTER_FILE/\Reg_File_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	0.687    0.284/*         0.053/*         REGISTER_FILE/\Reg_File_reg[1][3] /D    1
scan_clk(R)->scan_clk(R)	0.682    0.285/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	0.688    0.288/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][1] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.288/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][0] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.296/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][0] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.298/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][1] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.300/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][5] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.302/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][3] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.303/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.667    0.305/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.305/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][4] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.308/*         0.053/*         REGISTER_FILE/\Reg_File_reg[10][7] /D    1
scan_clk(R)->scan_clk(R)	0.686    0.309/*         0.053/*         REGISTER_FILE/\Reg_File_reg[0][7] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.312/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][2] /D    1
scan_clk(R)->scan_clk(R)	0.680    0.315/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.667    0.316/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.667    0.316/*         0.066/*         DATA_SYNC/Pulse_Gen_reg/SI    1
scan_clk(R)->scan_clk(R)	0.689    0.319/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.308    */0.319         */-0.040        CLOCK_GATING/U0_TLATNCAX12M/E    1
scan_clk(R)->scan_clk(R)	0.688    0.320/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][4] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.320/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][6] /D    1
scan_clk(R)->scan_clk(R)	0.688    0.320/*         0.053/*         REGISTER_FILE/\Reg_File_reg[2][3] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.321/*         0.053/*         REGISTER_FILE/\Reg_File_reg[0][0] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.321/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.667    0.321/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.322/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][6] /D    1
scan_clk(R)->scan_clk(R)	0.687    0.322/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][7] /D    1
scan_clk(R)->scan_clk(R)	0.690    0.323/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][6] /D    1
scan_clk(R)->scan_clk(R)	0.689    0.341/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.667    0.348/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.584    */0.380         */0.150         CONTROL_UNIT/CLK_EN_reg/SI    1
@(R)->scan_clk(R)	0.225    0.396/*         0.062/*         CLK_DIV_TX/div_clk_reg/RN    1
scan_clk(R)->scan_clk(R)	0.223    0.589/*         0.063/*         CLK_DIV_RX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	0.224    0.590/*         0.063/*         CLK_DIV_TX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	0.686    19.322/*        0.059/*         REGISTER_FILE/\Reg_File_reg[11][0] /SI    1
scan_clk(R)->scan_clk(R)	0.679    19.363/*        0.060/*         REGISTER_FILE/\RdData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.677    19.400/*        0.061/*         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	-19.900  */20.824        */20.000        SO[3]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.833        */20.000        SO[1]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.854        */20.000        SO[2]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.988        */20.000        SO[0]    1
RX_CLK(R)->RX_CLK(R)	-53.742  */54.695        */54.254        parity_error    1
RX_CLK(R)->RX_CLK(R)	-53.742  */54.700        */54.254        framing_error    1
TX_CLK(R)->TX_CLK(R)	-1735.599 */1736.544      */1736.110      UART_TX_O    1
