###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sun Sep  4 06:34:18 2022
#  Design:            System_top
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix System_top_preCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin u_RST_1_SYNC/SYNC_RST_reg/CK 
Endpoint:   u_RST_1_SYNC/SYNC_RST_reg/D          (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.006
  Arrival Time                  0.141
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |            |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | REF_CLK                               |  ^   | REF_CLK                        |            |       |   0.000 |   -0.147 | 
     | REF_CLK__L1_I1/A                      |  ^   | REF_CLK                        | CLKINVX40M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L1_I1/Y                      |  v   | REF_CLK__L1_N1                 | CLKINVX40M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L2_I1/A                      |  v   | REF_CLK__L1_N1                 | CLKINVX32M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L2_I1/Y                      |  ^   | REF_CLK__L2_N1                 | CLKINVX32M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L1_I0/A                      |  ^   | REF_CLK__L2_N1                 | CLKINVX40M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L1_I0/Y                      |  v   | REF_CLK__L1_N0                 | CLKINVX40M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L2_I0/A                      |  v   | REF_CLK__L1_N0                 | CLKINVX32M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK__L2_I0/Y                      |  ^   | REF_CLK__L2_N0                 | CLKINVX32M | 0.000 |   0.000 |   -0.147 | 
     | u_REF_CLK_MUX2/U1/A                   |  ^   | REF_CLK__L2_N0                 | MX2X8M     | 0.000 |   0.000 |   -0.147 | 
     | u_REF_CLK_MUX2/U1/Y                   |  ^   | REF_CLK_M                      | MX2X8M     | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L1_I0/A                    |  ^   | REF_CLK_M                      | CLKBUFX24M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L1_I0/Y                    |  ^   | REF_CLK_M__L1_N0               | CLKBUFX24M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L2_I1/A                    |  ^   | REF_CLK_M__L1_N0               | CLKBUFX20M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L2_I1/Y                    |  ^   | REF_CLK_M__L2_N1               | CLKBUFX20M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L3_I0/A                    |  ^   | REF_CLK_M__L2_N1               | CLKINVX32M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L3_I0/Y                    |  v   | REF_CLK_M__L3_N0               | CLKINVX32M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L4_I0/A                    |  v   | REF_CLK_M__L3_N0               | CLKINVX40M | 0.000 |   0.000 |   -0.147 | 
     | REF_CLK_M__L4_I0/Y                    |  ^   | REF_CLK_M__L4_N0               | CLKINVX40M | 0.000 |   0.000 |   -0.147 | 
     | u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0               | SDFFRQX2M  | 0.000 |   0.000 |   -0.147 | 
     | u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_RST_1_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M  | 0.141 |   0.141 |   -0.006 | 
     | u_RST_1_SYNC/SYNC_RST_reg/D           |  ^   | u_RST_1_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.000 |   0.141 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                              |      |                  |            |       |  Time   |   Time   | 
     |------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK          |            |       |   0.000 |    0.147 | 
     | REF_CLK__L1_I1/A             |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L1_I1/Y             |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L2_I1/A             |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L2_I1/Y             |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.147 | 
     | u_REF_CLK_MUX2/U1/A          |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.147 | 
     | u_REF_CLK_MUX2/U1/Y          |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L1_I0/A           |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L1_I0/Y           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L2_I1/A           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L2_I1/Y           |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L3_I0/A           |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L3_I0/Y           |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L4_I0/A           |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.147 | 
     | REF_CLK_M__L4_I0/Y           |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.147 | 
     | u_RST_1_SYNC/SYNC_RST_reg/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.147 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_RST_2_SYNC/SYNC_RST_reg/CK 
Endpoint:   u_RST_2_SYNC/SYNC_RST_reg/D          (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.006
  Arrival Time                  0.142
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |            |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | UART_CLK                              |  ^   | UART_CLK                       |            |       |   0.000 |   -0.148 | 
     | UART_CLK__L1_I1/A                     |  ^   | UART_CLK                       | CLKINVX40M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L1_I1/Y                     |  v   | UART_CLK__L1_N1                | CLKINVX40M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L2_I1/A                     |  v   | UART_CLK__L1_N1                | CLKINVX32M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L2_I1/Y                     |  ^   | UART_CLK__L2_N1                | CLKINVX32M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L1_I0/A                     |  ^   | UART_CLK__L2_N1                | CLKINVX40M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L1_I0/Y                     |  v   | UART_CLK__L1_N0                | CLKINVX40M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L2_I0/A                     |  v   | UART_CLK__L1_N0                | CLKINVX32M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L2_I0/Y                     |  ^   | UART_CLK__L2_N0                | CLKINVX32M | 0.000 |   0.000 |   -0.148 | 
     | u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | UART_CLK__L2_N0                | SDFFRQX2M  | 0.000 |   0.000 |   -0.148 | 
     | u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_RST_2_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M  | 0.142 |   0.142 |   -0.006 | 
     | u_RST_2_SYNC/SYNC_RST_reg/D           |  ^   | u_RST_2_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.000 |   0.142 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                              |      |                 |            |       |  Time   |   Time   | 
     |------------------------------+------+-----------------+------------+-------+---------+----------| 
     | UART_CLK                     |  ^   | UART_CLK        |            |       |   0.000 |    0.148 | 
     | UART_CLK__L1_I1/A            |  ^   | UART_CLK        | CLKINVX40M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L1_I1/Y            |  v   | UART_CLK__L1_N1 | CLKINVX40M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L2_I1/A            |  v   | UART_CLK__L1_N1 | CLKINVX32M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L2_I1/Y            |  ^   | UART_CLK__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK__L2_N1 | CLKINVX40M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0 | CLKINVX32M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0 | CLKINVX32M | 0.000 |   0.000 |    0.148 | 
     | u_RST_2_SYNC/SYNC_RST_reg/CK |  ^   | UART_CLK__L2_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.148 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/CK 
Endpoint:   u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/Q  (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.008
  Arrival Time                  0.147
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |                 Net                  |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                                      |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                     |  ^   | REF_CLK                              |            |       |   0.000 |   -0.155 | 
     | REF_CLK__L1_I1/A                            |  ^   | REF_CLK                              | CLKINVX40M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L1_I1/Y                            |  v   | REF_CLK__L1_N1                       | CLKINVX40M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L2_I1/A                            |  v   | REF_CLK__L1_N1                       | CLKINVX32M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L2_I1/Y                            |  ^   | REF_CLK__L2_N1                       | CLKINVX32M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L1_I0/A                            |  ^   | REF_CLK__L2_N1                       | CLKINVX40M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L1_I0/Y                            |  v   | REF_CLK__L1_N0                       | CLKINVX40M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L2_I0/A                            |  v   | REF_CLK__L1_N0                       | CLKINVX32M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK__L2_I0/Y                            |  ^   | REF_CLK__L2_N0                       | CLKINVX32M | 0.000 |   0.000 |   -0.155 | 
     | u_REF_CLK_MUX2/U1/A                         |  ^   | REF_CLK__L2_N0                       | MX2X8M     | 0.000 |   0.000 |   -0.155 | 
     | u_REF_CLK_MUX2/U1/Y                         |  ^   | REF_CLK_M                            | MX2X8M     | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L1_I0/A                          |  ^   | REF_CLK_M                            | CLKBUFX24M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L1_I0/Y                          |  ^   | REF_CLK_M__L1_N0                     | CLKBUFX24M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L2_I1/A                          |  ^   | REF_CLK_M__L1_N0                     | CLKBUFX20M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L2_I1/Y                          |  ^   | REF_CLK_M__L2_N1                     | CLKBUFX20M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L3_I0/A                          |  ^   | REF_CLK_M__L2_N1                     | CLKINVX32M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L3_I0/Y                          |  v   | REF_CLK_M__L3_N0                     | CLKINVX32M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L4_I0/A                          |  v   | REF_CLK_M__L3_N0                     | CLKINVX40M | 0.000 |   0.000 |   -0.155 | 
     | REF_CLK_M__L4_I0/Y                          |  ^   | REF_CLK_M__L4_N0                     | CLKINVX40M | 0.000 |   0.000 |   -0.155 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/CK |  ^   | REF_CLK_M__L4_N0                     | SEDFFX1M   | 0.000 |   0.000 |   -0.155 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/Q  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable | SEDFFX1M   | 0.147 |   0.147 |   -0.008 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/D |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable | SDFFRQX1M  | 0.000 |   0.147 |   -0.008 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK          |            |       |   0.000 |    0.155 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.155 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.155 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.155 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.155 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.155 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/
CK 
Endpoint:   u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.007
  Arrival Time                  0.155
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK                                    |            |       |   0.000 |   -0.163 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK                                    | CLKINVX40M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1                             | CLKINVX40M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1                             | CLKINVX32M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX40M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0                             | CLKINVX40M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0                             | CLKINVX32M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0                             | CLKINVX32M | 0.000 |   0.000 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0                             | MX2X8M     | 0.000 |   0.000 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M                                  | MX2X8M     | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M                                  | CLKBUFX24M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX24M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX20M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1                           | CLKBUFX20M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1                           | CLKINVX32M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX32M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX40M | 0.000 |   0.000 |   -0.163 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0                           | CLKINVX40M | 0.000 |   0.000 |   -0.163 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0                           | SDFFRQX1M  | 0.000 |   0.000 |   -0.163 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.155 |   0.155 |   -0.007 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.000 |   0.155 |   -0.007 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |    0.163 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.163 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.163 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.163 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_BIT_SYNC/SYNC_reg/CK 
Endpoint:   u_BIT_SYNC/SYNC_reg/D              (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: u_BIT_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.050
  Arrival Time                  0.145
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |            |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                             |  ^   | REF_CLK                      |            |       |   0.000 |   -0.195 | 
     | REF_CLK__L1_I1/A                    |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L1_I1/Y                    |  v   | REF_CLK__L1_N1               | CLKINVX40M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L2_I1/A                    |  v   | REF_CLK__L1_N1               | CLKINVX32M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L2_I1/Y                    |  ^   | REF_CLK__L2_N1               | CLKINVX32M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L1_I0/A                    |  ^   | REF_CLK__L2_N1               | CLKINVX40M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L1_I0/Y                    |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L2_I0/A                    |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK__L2_I0/Y                    |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.000 |   0.000 |   -0.195 | 
     | u_REF_CLK_MUX2/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X8M     | 0.000 |   0.000 |   -0.195 | 
     | u_REF_CLK_MUX2/U1/Y                 |  ^   | REF_CLK_M                    | MX2X8M     | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L1_I0/A                  |  ^   | REF_CLK_M                    | CLKBUFX24M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L1_I0/Y                  |  ^   | REF_CLK_M__L1_N0             | CLKBUFX24M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L2_I1/A                  |  ^   | REF_CLK_M__L1_N0             | CLKBUFX20M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L2_I1/Y                  |  ^   | REF_CLK_M__L2_N1             | CLKBUFX20M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L3_I0/A                  |  ^   | REF_CLK_M__L2_N1             | CLKINVX32M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L3_I0/Y                  |  v   | REF_CLK_M__L3_N0             | CLKINVX32M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L4_I0/A                  |  v   | REF_CLK_M__L3_N0             | CLKINVX40M | 0.000 |   0.000 |   -0.195 | 
     | REF_CLK_M__L4_I0/Y                  |  ^   | REF_CLK_M__L4_N0             | CLKINVX40M | 0.000 |   0.000 |   -0.195 | 
     | u_BIT_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0             | SDFFRQX2M  | 0.000 |   0.000 |   -0.195 | 
     | u_BIT_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_BIT_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M  | 0.145 |   0.145 |   -0.050 | 
     | u_BIT_SYNC/SYNC_reg/D               |  ^   | u_BIT_SYNC/MULT_FLOP_SYNC[0] | SEDFFX1M   | 0.000 |   0.145 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                        |      |                  |            |       |  Time   |   Time   | 
     |------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                |  ^   | REF_CLK          |            |       |   0.000 |    0.195 | 
     | REF_CLK__L1_I1/A       |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L1_I1/Y       |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L2_I1/A       |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L2_I1/Y       |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L1_I0/A       |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L1_I0/Y       |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L2_I0/A       |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK__L2_I0/Y       |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.195 | 
     | u_REF_CLK_MUX2/U1/A    |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.195 | 
     | u_REF_CLK_MUX2/U1/Y    |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L1_I0/A     |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L1_I0/Y     |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L2_I1/A     |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L2_I1/Y     |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L3_I0/A     |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L3_I0/Y     |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L4_I0/A     |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.195 | 
     | REF_CLK_M__L4_I0/Y     |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.195 | 
     | u_BIT_SYNC/SYNC_reg/CK |  ^   | REF_CLK_M__L4_N0 | SEDFFX1M   | 0.000 |   0.000 |    0.195 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/
CK 
Endpoint:   u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D (^) checked with  
leading edge of 'DIV_CLK'
Beginpoint: u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  
leading edge of 'DIV_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
= Required Time                -0.056
  Arrival Time                  0.141
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                            |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                               |  ^   | TX_CLK                                     | ClkDiv_00000004_test_1 |       |   0.000 |   -0.197 | 
     | u_UART_TX_CLK_MUX2/U1/A                           |  ^   | TX_CLK                                     | MX2X12M                | 0.000 |   0.000 |   -0.197 | 
     | u_UART_TX_CLK_MUX2/U1/Y                           |  ^   | UART_TX_CLK_M                              | MX2X12M                | 0.000 |   0.000 |   -0.197 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | UART_TX_CLK_M                              | SDFFRQX2M              | 0.000 |   0.000 |   -0.197 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M              | 0.141 |   0.141 |   -0.056 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D  |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M              | 0.000 |   0.141 |   -0.056 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |               |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                               |  ^   | TX_CLK        | ClkDiv_00000004_test_1 |       |   0.000 |    0.197 | 
     | u_UART_TX_CLK_MUX2/U1/A                           |  ^   | TX_CLK        | MX2X12M                | 0.000 |   0.000 |    0.197 | 
     | u_UART_TX_CLK_MUX2/U1/Y                           |  ^   | UART_TX_CLK_M | MX2X12M                | 0.000 |   0.000 |    0.197 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/CK |  ^   | UART_TX_CLK_M | SDFFRQX1M              | 0.000 |   0.000 |    0.197 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_UART/u_UART_RX_top/u_data_sampler/internal_
sampled_bit_reg[2]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_data_sampler/internal_sampled_bit_reg[2]/D  
(^) checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_data_sampler/internal_sampled_bit_reg[2]/QN 
(v) triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.005
  Arrival Time                  0.194
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.200 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.200 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.000 |   -0.200 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                               | MX2X8M     | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.200 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.200 | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  ^   | REF_CLK_M__L4_N0                        | SDFFRX1M   | 0.000 |   0.000 |   -0.200 | 
     | ed_bit_reg[2]/CK                                   |      |                                         |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  v   | u_UART/u_UART_RX_top/u_data_sampler/n7  | SDFFRX1M   | 0.126 |   0.126 |   -0.074 | 
     | ed_bit_reg[2]/QN                                   |      |                                         |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_data_sampler/U43/A1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n7  | OAI21X2M   | 0.000 |   0.126 |   -0.074 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U43/Y          |  ^   | u_UART/u_UART_RX_top/u_data_sampler/n43 | OAI21X2M   | 0.068 |   0.194 |   -0.005 | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  ^   | u_UART/u_UART_RX_top/u_data_sampler/n43 | SDFFRX1M   | 0.000 |   0.194 |   -0.005 | 
     | ed_bit_reg[2]/D                                    |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |    0.200 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.200 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.200 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.200 | 
     | ed_bit_reg[2]/CK                                   |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/CK 
Endpoint:   u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/D (^) checked with  
leading edge of 'DIV_CLK'
Beginpoint: u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable_reg/Q  (^) triggered by  
leading edge of 'DIV_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
= Required Time                -0.057
  Arrival Time                  0.144
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                             |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                         |  ^   | TX_CLK                               | ClkDiv_00000004_test_1 |       |   0.000 |   -0.202 | 
     | u_UART_TX_CLK_MUX2/U1/A                     |  ^   | TX_CLK                               | MX2X12M                | 0.000 |   0.000 |   -0.202 | 
     | u_UART_TX_CLK_MUX2/U1/Y                     |  ^   | UART_TX_CLK_M                        | MX2X12M                | 0.000 |   0.000 |   -0.202 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable_reg/CK |  ^   | UART_TX_CLK_M                        | SEDFFX1M               | 0.000 |   0.000 |   -0.202 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable_reg/Q  |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable | SEDFFX1M               | 0.144 |   0.144 |   -0.057 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/D |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable | SDFFRQX1M              | 0.000 |   0.144 |   -0.057 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |      Net      |          Cell          | Delay | Arrival | Required | 
     |                                              |      |               |                        |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                          |  ^   | TX_CLK        | ClkDiv_00000004_test_1 |       |   0.000 |    0.202 | 
     | u_UART_TX_CLK_MUX2/U1/A                      |  ^   | TX_CLK        | MX2X12M                | 0.000 |   0.000 |    0.202 | 
     | u_UART_TX_CLK_MUX2/U1/Y                      |  ^   | UART_TX_CLK_M | MX2X12M                | 0.000 |   0.000 |    0.202 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/CK |  ^   | UART_TX_CLK_M | SDFFRQX1M              | 0.000 |   0.000 |    0.202 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/CK 
Endpoint:   u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/D       (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.101
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.051
  Arrival Time                  0.156
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK                                    |            |       |   0.000 |   -0.207 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK                                    | CLKINVX40M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1                             | CLKINVX40M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1                             | CLKINVX32M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX40M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0                             | CLKINVX40M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0                             | CLKINVX32M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0                             | CLKINVX32M | 0.000 |   0.000 |   -0.207 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0                             | MX2X8M     | 0.000 |   0.000 |   -0.207 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M                                  | MX2X8M     | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M                                  | CLKBUFX24M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX24M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX20M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1                           | CLKBUFX20M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1                           | CLKINVX32M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX32M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX40M | 0.000 |   0.000 |   -0.207 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0                           | CLKINVX40M | 0.000 |   0.000 |   -0.207 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/CK |  ^   | REF_CLK_M__L4_N0                           | SDFFRQX1M  | 0.000 |   0.000 |   -0.207 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/Q  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[1] | SDFFRQX1M  | 0.156 |   0.156 |   -0.051 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/D        |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[1] | SEDFFX1M   | 0.000 |   0.156 |   -0.051 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                     |  ^   | REF_CLK          |            |       |   0.000 |    0.207 | 
     | REF_CLK__L1_I1/A                            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L1_I1/Y                            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L2_I1/A                            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L2_I1/Y                            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L1_I0/A                            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L1_I0/Y                            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L2_I0/A                            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK__L2_I0/Y                            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.207 | 
     | u_REF_CLK_MUX2/U1/A                         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.207 | 
     | u_REF_CLK_MUX2/U1/Y                         |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L1_I0/A                          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L1_I0/Y                          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L2_I1/A                          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L2_I1/Y                          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L3_I0/A                          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L3_I0/Y                          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L4_I0/A                          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.207 | 
     | REF_CLK_M__L4_I0/Y                          |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.207 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/CK |  ^   | REF_CLK_M__L4_N0 | SEDFFX1M   | 0.000 |   0.000 |    0.207 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][6]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][6]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.202
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.211 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.211 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | u_REG_FILE/Reg_File_reg[3][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.211 | 
     | u_REG_FILE/Reg_File_reg[3][6]/QN |  v   | u_REG_FILE/n187  | SDFFRX1M   | 0.116 |   0.116 |   -0.095 | 
     | u_REG_FILE/U433/B1               |  v   | u_REG_FILE/n187  | OAI22X1M   | 0.000 |   0.116 |   -0.095 | 
     | u_REG_FILE/U433/Y                |  ^   | u_REG_FILE/n372  | OAI22X1M   | 0.086 |   0.202 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[3][6]/D  |  ^   | u_REG_FILE/n372  | SDFFRX1M   | 0.000 |   0.202 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.211 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.211 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | u_REG_FILE/Reg_File_reg[3][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.164
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.211 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.211 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.211 | 
     | u_REG_FILE/Reg_File_reg[3][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.211 | 
     | u_REG_FILE/Reg_File_reg[3][4]/QN |  ^   | u_REG_FILE/n189  | SDFFRX1M   | 0.127 |   0.127 |   -0.084 | 
     | u_REG_FILE/U431/B1               |  ^   | u_REG_FILE/n189  | OAI22X1M   | 0.000 |   0.127 |   -0.084 | 
     | u_REG_FILE/U431/Y                |  v   | u_REG_FILE/n370  | OAI22X1M   | 0.037 |   0.164 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[3][4]/D  |  v   | u_REG_FILE/n370  | SDFFRX1M   | 0.000 |   0.164 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.211 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.211 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.211 | 
     | u_REG_FILE/Reg_File_reg[3][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][2]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][2]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.202
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.212 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.212 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | u_REG_FILE/Reg_File_reg[6][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.212 | 
     | u_REG_FILE/Reg_File_reg[6][2]/QN |  v   | u_REG_FILE/n183  | SDFFRX1M   | 0.114 |   0.114 |   -0.097 | 
     | u_REG_FILE/U437/B1               |  v   | u_REG_FILE/n183  | OAI22X1M   | 0.000 |   0.114 |   -0.097 | 
     | u_REG_FILE/U437/Y                |  ^   | u_REG_FILE/n392  | OAI22X1M   | 0.088 |   0.202 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[6][2]/D  |  ^   | u_REG_FILE/n392  | SDFFRX1M   | 0.000 |   0.202 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.212 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.212 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | u_REG_FILE/Reg_File_reg[6][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.212 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][1]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][1]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.164
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.212 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.212 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | u_REG_FILE/Reg_File_reg[6][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.212 | 
     | u_REG_FILE/Reg_File_reg[6][1]/QN |  ^   | u_REG_FILE/n184  | SDFFRX1M   | 0.127 |   0.127 |   -0.085 | 
     | u_REG_FILE/U436/B1               |  ^   | u_REG_FILE/n184  | OAI22X1M   | 0.000 |   0.127 |   -0.085 | 
     | u_REG_FILE/U436/Y                |  v   | u_REG_FILE/n391  | OAI22X1M   | 0.037 |   0.164 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[6][1]/D  |  v   | u_REG_FILE/n391  | SDFFRX1M   | 0.000 |   0.164 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.212 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.212 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | u_REG_FILE/Reg_File_reg[6][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.212 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][0]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][0]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.203
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.212 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.212 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.212 | 
     | u_REG_FILE/Reg_File_reg[13][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.212 | 
     | u_REG_FILE/Reg_File_reg[13][0]/QN |  v   | u_REG_FILE/n145  | SDFFRX1M   | 0.115 |   0.115 |   -0.098 | 
     | u_REG_FILE/U475/B1                |  v   | u_REG_FILE/n145  | OAI22X1M   | 0.000 |   0.115 |   -0.098 | 
     | u_REG_FILE/U475/Y                 |  ^   | u_REG_FILE/n446  | OAI22X1M   | 0.088 |   0.203 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[13][0]/D  |  ^   | u_REG_FILE/n446  | SDFFRX1M   | 0.000 |   0.203 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.212 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.212 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.212 | 
     | u_REG_FILE/Reg_File_reg[13][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.212 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][5]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][5]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.205
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.213 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.213 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.213 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | u_REG_FILE/Reg_File_reg[12][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.213 | 
     | u_REG_FILE/Reg_File_reg[12][5]/QN |  v   | u_REG_FILE/n148  | SDFFRX1M   | 0.121 |   0.121 |   -0.093 | 
     | u_REG_FILE/U472/B1                |  v   | u_REG_FILE/n148  | OAI22X1M   | 0.000 |   0.121 |   -0.093 | 
     | u_REG_FILE/U472/Y                 |  ^   | u_REG_FILE/n443  | OAI22X1M   | 0.084 |   0.205 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[12][5]/D  |  ^   | u_REG_FILE/n443  | SDFFRX1M   | 0.000 |   0.205 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.213 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.213 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.213 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | u_REG_FILE/Reg_File_reg[12][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.213 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][1]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][1]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.206
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.215 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.215 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | u_REG_FILE/Reg_File_reg[13][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.215 | 
     | u_REG_FILE/Reg_File_reg[13][1]/QN |  v   | u_REG_FILE/n144  | SDFFRX1M   | 0.116 |   0.116 |   -0.099 | 
     | u_REG_FILE/U476/B1                |  v   | u_REG_FILE/n144  | OAI22X1M   | 0.000 |   0.116 |   -0.099 | 
     | u_REG_FILE/U476/Y                 |  ^   | u_REG_FILE/n447  | OAI22X1M   | 0.089 |   0.206 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[13][1]/D  |  ^   | u_REG_FILE/n447  | SDFFRX1M   | 0.000 |   0.206 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.215 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.215 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | u_REG_FILE/Reg_File_reg[13][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.215 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][2]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][2]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.206
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.215 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.215 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.215 | 
     | u_REG_FILE/Reg_File_reg[13][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.215 | 
     | u_REG_FILE/Reg_File_reg[13][2]/QN |  v   | u_REG_FILE/n143  | SDFFRX1M   | 0.119 |   0.119 |   -0.096 | 
     | u_REG_FILE/U477/B1                |  v   | u_REG_FILE/n143  | OAI22X1M   | 0.000 |   0.119 |   -0.096 | 
     | u_REG_FILE/U477/Y                 |  ^   | u_REG_FILE/n448  | OAI22X1M   | 0.087 |   0.206 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[13][2]/D  |  ^   | u_REG_FILE/n448  | SDFFRX1M   | 0.000 |   0.206 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.215 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.215 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.215 | 
     | u_REG_FILE/Reg_File_reg[13][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.215 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][5]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][5]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.207
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[13][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[13][5]/QN |  v   | u_REG_FILE/n140  | SDFFRX1M   | 0.121 |   0.121 |   -0.095 | 
     | u_REG_FILE/U480/B1                |  v   | u_REG_FILE/n140  | OAI22X1M   | 0.000 |   0.121 |   -0.095 | 
     | u_REG_FILE/U480/Y                 |  ^   | u_REG_FILE/n451  | OAI22X1M   | 0.086 |   0.207 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[13][5]/D  |  ^   | u_REG_FILE/n451  | SDFFRX1M   | 0.000 |   0.207 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | u_REG_FILE/Reg_File_reg[13][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.216 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.168
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[6][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[6][4]/QN |  ^   | u_REG_FILE/n181  | SDFFRX1M   | 0.131 |   0.131 |   -0.085 | 
     | u_REG_FILE/U439/B1               |  ^   | u_REG_FILE/n181  | OAI22X1M   | 0.000 |   0.131 |   -0.085 | 
     | u_REG_FILE/U439/Y                |  v   | u_REG_FILE/n394  | OAI22X1M   | 0.038 |   0.168 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[6][4]/D  |  v   | u_REG_FILE/n394  | SDFFRX1M   | 0.000 |   0.168 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | u_REG_FILE/Reg_File_reg[6][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.216 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][7]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][7]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.168
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[13][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[13][7]/QN |  ^   | u_REG_FILE/n138  | SDFFRX1M   | 0.130 |   0.130 |   -0.086 | 
     | u_REG_FILE/U482/B1                |  ^   | u_REG_FILE/n138  | OAI22X1M   | 0.000 |   0.130 |   -0.086 | 
     | u_REG_FILE/U482/Y                 |  v   | u_REG_FILE/n453  | OAI22X1M   | 0.038 |   0.168 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[13][7]/D  |  v   | u_REG_FILE/n453  | SDFFRX1M   | 0.000 |   0.168 |   -0.048 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | u_REG_FILE/Reg_File_reg[13][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.216 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][7]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][7]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.207
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[9][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[9][7]/QN |  v   | u_REG_FILE/n154  | SDFFRX1M   | 0.117 |   0.117 |   -0.099 | 
     | u_REG_FILE/U466/B1               |  v   | u_REG_FILE/n154  | OAI22X1M   | 0.000 |   0.117 |   -0.099 | 
     | u_REG_FILE/U466/Y                |  ^   | u_REG_FILE/n421  | OAI22X1M   | 0.089 |   0.207 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[9][7]/D  |  ^   | u_REG_FILE/n421  | SDFFRX1M   | 0.000 |   0.207 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | u_REG_FILE/Reg_File_reg[9][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.216 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][0]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][0]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.207
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[6][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.216 | 
     | u_REG_FILE/Reg_File_reg[6][0]/QN |  v   | u_REG_FILE/n185  | SDFFRX1M   | 0.120 |   0.120 |   -0.097 | 
     | u_REG_FILE/U435/B1               |  v   | u_REG_FILE/n185  | OAI22X1M   | 0.000 |   0.120 |   -0.097 | 
     | u_REG_FILE/U435/Y                |  ^   | u_REG_FILE/n390  | OAI22X1M   | 0.088 |   0.207 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[6][0]/D  |  ^   | u_REG_FILE/n390  | SDFFRX1M   | 0.000 |   0.207 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.216 | 
     | u_REG_FILE/Reg_File_reg[6][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.216 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][1]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][1]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.208
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[12][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[12][1]/QN |  v   | u_REG_FILE/n152  | SDFFRX1M   | 0.123 |   0.123 |   -0.094 | 
     | u_REG_FILE/U468/B1                |  v   | u_REG_FILE/n152  | OAI22X1M   | 0.000 |   0.123 |   -0.094 | 
     | u_REG_FILE/U468/Y                 |  ^   | u_REG_FILE/n439  | OAI22X1M   | 0.085 |   0.208 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[12][1]/D  |  ^   | u_REG_FILE/n439  | SDFFRX1M   | 0.000 |   0.208 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | u_REG_FILE/Reg_File_reg[12][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.217 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][1]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][1]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.207
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[8][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[8][1]/QN |  v   | u_REG_FILE/n168  | SDFFRX1M   | 0.119 |   0.119 |   -0.098 | 
     | u_REG_FILE/U452/B1               |  v   | u_REG_FILE/n168  | OAI22X1M   | 0.000 |   0.119 |   -0.098 | 
     | u_REG_FILE/U452/Y                |  ^   | u_REG_FILE/n407  | OAI22X1M   | 0.088 |   0.207 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[8][1]/D  |  ^   | u_REG_FILE/n407  | SDFFRX1M   | 0.000 |   0.207 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | u_REG_FILE/Reg_File_reg[8][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.217 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][3]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][3]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.208
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[6][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[6][3]/QN |  v   | u_REG_FILE/n182  | SDFFRX1M   | 0.120 |   0.120 |   -0.097 | 
     | u_REG_FILE/U438/B1               |  v   | u_REG_FILE/n182  | OAI22X1M   | 0.000 |   0.120 |   -0.097 | 
     | u_REG_FILE/U438/Y                |  ^   | u_REG_FILE/n393  | OAI22X1M   | 0.088 |   0.208 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[6][3]/D  |  ^   | u_REG_FILE/n393  | SDFFRX1M   | 0.000 |   0.208 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | u_REG_FILE/Reg_File_reg[6][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.217 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][7]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][7]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.208
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[3][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.217 | 
     | u_REG_FILE/Reg_File_reg[3][7]/QN |  v   | u_REG_FILE/n186  | SDFFRX1M   | 0.118 |   0.118 |   -0.099 | 
     | u_REG_FILE/U434/B1               |  v   | u_REG_FILE/n186  | OAI22X1M   | 0.000 |   0.118 |   -0.099 | 
     | u_REG_FILE/U434/Y                |  ^   | u_REG_FILE/n373  | OAI22X1M   | 0.090 |   0.208 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[3][7]/D  |  ^   | u_REG_FILE/n373  | SDFFRX1M   | 0.000 |   0.208 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | u_REG_FILE/Reg_File_reg[3][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.217 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][6]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][6]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.209
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[8][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[8][6]/QN |  v   | u_REG_FILE/n163  | SDFFRX1M   | 0.123 |   0.123 |   -0.095 | 
     | u_REG_FILE/U457/B1               |  v   | u_REG_FILE/n163  | OAI22X1M   | 0.000 |   0.123 |   -0.095 | 
     | u_REG_FILE/U457/Y                |  ^   | u_REG_FILE/n412  | OAI22X1M   | 0.086 |   0.209 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[8][6]/D  |  ^   | u_REG_FILE/n412  | SDFFRX1M   | 0.000 |   0.209 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | u_REG_FILE/Reg_File_reg[8][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.218 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][4]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][4]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.208
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[9][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[9][4]/QN |  v   | u_REG_FILE/n157  | SDFFRX1M   | 0.121 |   0.121 |   -0.097 | 
     | u_REG_FILE/U463/B1               |  v   | u_REG_FILE/n157  | OAI22X1M   | 0.000 |   0.121 |   -0.097 | 
     | u_REG_FILE/U463/Y                |  ^   | u_REG_FILE/n418  | OAI22X1M   | 0.088 |   0.208 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[9][4]/D  |  ^   | u_REG_FILE/n418  | SDFFRX1M   | 0.000 |   0.208 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | u_REG_FILE/Reg_File_reg[9][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.218 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][5]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][5]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.209
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[3][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[3][5]/QN |  v   | u_REG_FILE/n188  | SDFFRX1M   | 0.118 |   0.118 |   -0.100 | 
     | u_REG_FILE/U432/B1               |  v   | u_REG_FILE/n188  | OAI22X1M   | 0.000 |   0.118 |   -0.100 | 
     | u_REG_FILE/U432/Y                |  ^   | u_REG_FILE/n371  | OAI22X1M   | 0.090 |   0.209 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[3][5]/D  |  ^   | u_REG_FILE/n371  | SDFFRX1M   | 0.000 |   0.209 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | u_REG_FILE/Reg_File_reg[3][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.218 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][3]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][3]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.170
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[13][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.218 | 
     | u_REG_FILE/Reg_File_reg[13][3]/QN |  ^   | u_REG_FILE/n142  | SDFFRX1M   | 0.131 |   0.131 |   -0.088 | 
     | u_REG_FILE/U478/B1                |  ^   | u_REG_FILE/n142  | OAI22X1M   | 0.000 |   0.131 |   -0.088 | 
     | u_REG_FILE/U478/Y                 |  v   | u_REG_FILE/n449  | OAI22X1M   | 0.040 |   0.170 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[13][3]/D  |  v   | u_REG_FILE/n449  | SDFFRX1M   | 0.000 |   0.170 |   -0.048 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.218 | 
     | u_REG_FILE/Reg_File_reg[13][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.218 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][0]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][0]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.171
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[9][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[9][0]/QN |  ^   | u_REG_FILE/n161  | SDFFRX1M   | 0.133 |   0.133 |   -0.086 | 
     | u_REG_FILE/U459/B1               |  ^   | u_REG_FILE/n161  | OAI22X1M   | 0.000 |   0.133 |   -0.086 | 
     | u_REG_FILE/U459/Y                |  v   | u_REG_FILE/n414  | OAI22X1M   | 0.038 |   0.171 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[9][0]/D  |  v   | u_REG_FILE/n414  | SDFFRX1M   | 0.000 |   0.171 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[9][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[2][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[2][7]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[2][7]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.210
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[2][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[2][7]/QN |  v   | u_REG_FILE/n194  | SDFFRX1M   | 0.124 |   0.124 |   -0.095 | 
     | u_REG_FILE/U427/B1               |  v   | u_REG_FILE/n194  | OAI22X1M   | 0.000 |   0.124 |   -0.095 | 
     | u_REG_FILE/U427/Y                |  ^   | u_REG_FILE/n365  | OAI22X1M   | 0.086 |   0.210 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[2][7]/D  |  ^   | u_REG_FILE/n365  | SDFFRX1M   | 0.000 |   0.210 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[2][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.006
  Arrival Time                  0.212
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M                               | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/CK |  ^   | REF_CLK_M__L4_N0                        | SDFFRQX1M  | 0.000 |   0.000 |   -0.219 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/Q  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[4] | SDFFRQX1M  | 0.152 |   0.152 |   -0.067 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U80/A0N            |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[4] | OAI2BB2X1M | 0.000 |   0.152 |   -0.067 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U80/Y              |  ^   | SYNOPSYS_UNCONNECTED__3                 | OAI2BB2X1M | 0.060 |   0.212 |   -0.006 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/D  |  ^   | SYNOPSYS_UNCONNECTED__3                 | SDFFRQX1M  | 0.000 |   0.212 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][7]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][7]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.210
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[7][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[7][7]/QN |  v   | u_REG_FILE/n170  | SDFFRX1M   | 0.123 |   0.123 |   -0.096 | 
     | u_REG_FILE/U450/B1               |  v   | u_REG_FILE/n170  | OAI22X1M   | 0.000 |   0.123 |   -0.096 | 
     | u_REG_FILE/U450/Y                |  ^   | u_REG_FILE/n405  | OAI22X1M   | 0.087 |   0.210 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[7][7]/D  |  ^   | u_REG_FILE/n405  | SDFFRX1M   | 0.000 |   0.210 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[7][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][3]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][3]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.210
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[9][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[9][3]/QN |  v   | u_REG_FILE/n158  | SDFFRX1M   | 0.123 |   0.123 |   -0.096 | 
     | u_REG_FILE/U462/B1               |  v   | u_REG_FILE/n158  | OAI22X1M   | 0.000 |   0.123 |   -0.096 | 
     | u_REG_FILE/U462/Y                |  ^   | u_REG_FILE/n417  | OAI22X1M   | 0.087 |   0.210 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[9][3]/D  |  ^   | u_REG_FILE/n417  | SDFFRX1M   | 0.000 |   0.210 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[9][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.006
  Arrival Time                  0.213
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M                               | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/CK |  ^   | REF_CLK_M__L4_N0                        | SDFFRQX1M  | 0.000 |   0.000 |   -0.219 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/Q  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[6] | SDFFRQX1M  | 0.156 |   0.156 |   -0.063 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U82/A0N            |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[6] | OAI2BB2X1M | 0.000 |   0.156 |   -0.063 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U82/Y              |  ^   | SYNOPSYS_UNCONNECTED__1                 | OAI2BB2X1M | 0.057 |   0.213 |   -0.006 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/D  |  ^   | SYNOPSYS_UNCONNECTED__1                 | SDFFRQX1M  | 0.000 |   0.213 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][2]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][2]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.209
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[7][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[7][2]/QN |  v   | u_REG_FILE/n175  | SDFFRX1M   | 0.119 |   0.119 |   -0.100 | 
     | u_REG_FILE/U445/B1               |  v   | u_REG_FILE/n175  | OAI22X1M   | 0.000 |   0.119 |   -0.100 | 
     | u_REG_FILE/U445/Y                |  ^   | u_REG_FILE/n400  | OAI22X1M   | 0.091 |   0.209 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[7][2]/D  |  ^   | u_REG_FILE/n400  | SDFFRX1M   | 0.000 |   0.209 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[7][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][2]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][2]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.210
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[12][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[12][2]/QN |  v   | u_REG_FILE/n151  | SDFFRX1M   | 0.123 |   0.123 |   -0.097 | 
     | u_REG_FILE/U469/B1                |  v   | u_REG_FILE/n151  | OAI22X1M   | 0.000 |   0.123 |   -0.097 | 
     | u_REG_FILE/U469/Y                 |  ^   | u_REG_FILE/n440  | OAI22X1M   | 0.088 |   0.210 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[12][2]/D  |  ^   | u_REG_FILE/n440  | SDFFRX1M   | 0.000 |   0.210 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[12][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][6]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][6]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.171
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[7][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[7][6]/QN |  ^   | u_REG_FILE/n171  | SDFFRX1M   | 0.131 |   0.131 |   -0.089 | 
     | u_REG_FILE/U449/B1               |  ^   | u_REG_FILE/n171  | OAI22X1M   | 0.000 |   0.131 |   -0.089 | 
     | u_REG_FILE/U449/Y                |  v   | u_REG_FILE/n404  | OAI22X1M   | 0.040 |   0.171 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[7][6]/D  |  v   | u_REG_FILE/n404  | SDFFRX1M   | 0.000 |   0.171 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[7][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][4]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][4]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.210
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[8][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.219 | 
     | u_REG_FILE/Reg_File_reg[8][4]/QN |  v   | u_REG_FILE/n165  | SDFFRX1M   | 0.122 |   0.122 |   -0.098 | 
     | u_REG_FILE/U455/B1               |  v   | u_REG_FILE/n165  | OAI22X1M   | 0.000 |   0.122 |   -0.098 | 
     | u_REG_FILE/U455/Y                |  ^   | u_REG_FILE/n410  | OAI22X1M   | 0.088 |   0.210 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[8][4]/D  |  ^   | u_REG_FILE/n410  | SDFFRX1M   | 0.000 |   0.210 |   -0.009 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.219 | 
     | u_REG_FILE/Reg_File_reg[8][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.172
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[7][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[7][4]/QN |  ^   | u_REG_FILE/n173  | SDFFRX1M   | 0.132 |   0.132 |   -0.088 | 
     | u_REG_FILE/U447/B1               |  ^   | u_REG_FILE/n173  | OAI22X1M   | 0.000 |   0.132 |   -0.088 | 
     | u_REG_FILE/U447/Y                |  v   | u_REG_FILE/n402  | OAI22X1M   | 0.040 |   0.172 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[7][4]/D  |  v   | u_REG_FILE/n402  | SDFFRX1M   | 0.000 |   0.172 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | u_REG_FILE/Reg_File_reg[7][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.220 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][2]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][2]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.172
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[8][2]/QN |  ^   | u_REG_FILE/n167  | SDFFRX1M   | 0.134 |   0.134 |   -0.086 | 
     | u_REG_FILE/U453/B1               |  ^   | u_REG_FILE/n167  | OAI22X1M   | 0.000 |   0.134 |   -0.086 | 
     | u_REG_FILE/U453/Y                |  v   | u_REG_FILE/n408  | OAI22X1M   | 0.038 |   0.172 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[8][2]/D  |  v   | u_REG_FILE/n408  | SDFFRX1M   | 0.000 |   0.172 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.220 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][5]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][5]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.172
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[8][5]/QN |  ^   | u_REG_FILE/n164  | SDFFRX1M   | 0.131 |   0.131 |   -0.089 | 
     | u_REG_FILE/U456/B1               |  ^   | u_REG_FILE/n164  | OAI22X1M   | 0.000 |   0.131 |   -0.089 | 
     | u_REG_FILE/U456/Y                |  v   | u_REG_FILE/n411  | OAI22X1M   | 0.041 |   0.172 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[8][5]/D  |  v   | u_REG_FILE/n411  | SDFFRX1M   | 0.000 |   0.172 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.220 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.006
  Arrival Time                  0.214
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M                               | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/CK |  ^   | REF_CLK_M__L4_N0                        | SDFFRQX1M  | 0.000 |   0.000 |   -0.220 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/Q  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[5] | SDFFRQX1M  | 0.157 |   0.157 |   -0.064 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U81/A0N            |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[5] | OAI2BB2X1M | 0.000 |   0.157 |   -0.064 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U81/Y              |  ^   | SYNOPSYS_UNCONNECTED__2                 | OAI2BB2X1M | 0.058 |   0.214 |   -0.006 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/D  |  ^   | SYNOPSYS_UNCONNECTED__2                 | SDFFRQX1M  | 0.000 |   0.214 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.220 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][3]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][3]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.009
  Arrival Time                  0.211
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[12][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.220 | 
     | u_REG_FILE/Reg_File_reg[12][3]/QN |  v   | u_REG_FILE/n150  | SDFFRX1M   | 0.125 |   0.125 |   -0.095 | 
     | u_REG_FILE/U470/B1                |  v   | u_REG_FILE/n150  | OAI22X1M   | 0.000 |   0.125 |   -0.095 | 
     | u_REG_FILE/U470/Y                 |  ^   | u_REG_FILE/n441  | OAI22X1M   | 0.086 |   0.211 |   -0.009 | 
     | u_REG_FILE/Reg_File_reg[12][3]/D  |  ^   | u_REG_FILE/n441  | SDFFRX1M   | 0.000 |   0.211 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | u_REG_FILE/Reg_File_reg[12][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.220 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.006
  Arrival Time                  0.214
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.000 |   -0.221 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M                               | MX2X8M     | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/CK |  ^   | REF_CLK_M__L4_N0                        | SDFFRQX1M  | 0.000 |   0.000 |   -0.221 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/Q  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[7] | SDFFRQX1M  | 0.154 |   0.154 |   -0.067 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U83/A0N            |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[7] | OAI2BB2X1M | 0.000 |   0.154 |   -0.067 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U83/Y              |  ^   | SYNOPSYS_UNCONNECTED__0                 | OAI2BB2X1M | 0.060 |   0.214 |   -0.006 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/D  |  ^   | SYNOPSYS_UNCONNECTED__0                 | SDFFRQX1M  | 0.000 |   0.214 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK          |            |       |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.221 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |    0.221 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][5]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][5]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.211
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.221 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | u_REG_FILE/Reg_File_reg[7][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.221 | 
     | u_REG_FILE/Reg_File_reg[7][5]/QN |  v   | u_REG_FILE/n172  | SDFFRX1M   | 0.119 |   0.119 |   -0.102 | 
     | u_REG_FILE/U448/B1               |  v   | u_REG_FILE/n172  | OAI22X1M   | 0.000 |   0.119 |   -0.102 | 
     | u_REG_FILE/U448/Y                |  ^   | u_REG_FILE/n403  | OAI22X1M   | 0.092 |   0.211 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[7][5]/D  |  ^   | u_REG_FILE/n403  | SDFFRX1M   | 0.000 |   0.211 |   -0.010 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.221 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | u_REG_FILE/Reg_File_reg[7][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.221 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][0]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][0]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.099
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.049
  Arrival Time                  0.173
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.221 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.221 | 
     | u_REG_FILE/Reg_File_reg[8][0]/QN |  ^   | u_REG_FILE/n169  | SDFFRX1M   | 0.131 |   0.131 |   -0.090 | 
     | u_REG_FILE/U451/B1               |  ^   | u_REG_FILE/n169  | OAI22X1M   | 0.000 |   0.131 |   -0.090 | 
     | u_REG_FILE/U451/Y                |  v   | u_REG_FILE/n406  | OAI22X1M   | 0.042 |   0.173 |   -0.049 | 
     | u_REG_FILE/Reg_File_reg[8][0]/D  |  v   | u_REG_FILE/n406  | SDFFRX1M   | 0.000 |   0.173 |   -0.049 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.221 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.221 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][3]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][3]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.098
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.048
  Arrival Time                  0.174
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.222 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.222 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.222 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.222 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |   -0.222 | 
     | u_REG_FILE/Reg_File_reg[8][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |   -0.222 | 
     | u_REG_FILE/Reg_File_reg[8][3]/QN |  ^   | u_REG_FILE/n166  | SDFFRX1M   | 0.135 |   0.135 |   -0.087 | 
     | u_REG_FILE/U454/B1               |  ^   | u_REG_FILE/n166  | OAI22X1M   | 0.000 |   0.135 |   -0.087 | 
     | u_REG_FILE/U454/Y                |  v   | u_REG_FILE/n409  | OAI22X1M   | 0.039 |   0.174 |   -0.048 | 
     | u_REG_FILE/Reg_File_reg[8][3]/D  |  v   | u_REG_FILE/n409  | SDFFRX1M   | 0.000 |   0.174 |   -0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.222 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.222 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.222 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.222 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |    0.222 | 
     | u_REG_FILE/Reg_File_reg[8][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |    0.222 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][4]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][4]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                -0.010
  Arrival Time                  0.213
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.223 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |   -0.223 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |   -0.223 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | u_REG_FILE/Reg_File_reg[13][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |   -0.223 | 
     | u_REG_FILE/Reg_File_reg[13][4]/QN |  v   | u_REG_FILE/n141  | SDFFRX1M   | 0.122 |   0.122 |   -0.101 | 
     | u_REG_FILE/U479/B1                |  v   | u_REG_FILE/n141  | OAI22X1M   | 0.000 |   0.122 |   -0.101 | 
     | u_REG_FILE/U479/Y                 |  ^   | u_REG_FILE/n450  | OAI22X1M   | 0.091 |   0.213 |   -0.010 | 
     | u_REG_FILE/Reg_File_reg[13][4]/D  |  ^   | u_REG_FILE/n450  | SDFFRX1M   | 0.000 |   0.213 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.223 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |    0.223 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |    0.223 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | u_REG_FILE/Reg_File_reg[13][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |    0.223 | 
     +-------------------------------------------------------------------------------------------------------+ 

