#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 21 16:47:14 2017
# Process ID: 57180
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1
# Command line: vivado.exe -log Dezign1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dezign1_wrapper.tcl
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/Dezign1_wrapper.vds
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Dezign1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:BinToBCD16:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/BinToBCD2017/BinToBCD2017.srcs/sources_1/imports/6' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Repository/BinToBCD2017/BinToBCD2017.srcs/sources_1/imports/6
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:EightDispControl:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Repository/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Sort:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Sort/Sort.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Sort
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter/Counter.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex1:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/ex1.srcs
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 265.402 ; gain = 55.980
Command: synth_design -top Dezign1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 346.441 ; gain = 137.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Dezign1_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'Dezign1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:13]
INFO: [Synth 8-638] synthesizing module 'Dezign1_BinToBCD16_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_BinToBCD16_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_BinToBCD16_0_0' (1#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_BinToBCD16_0_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'binary' does not match port width (16) of module 'Dezign1_BinToBCD16_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:141]
WARNING: [Synth 8-350] instance 'BinToBCD16_0' of module 'Dezign1_BinToBCD16_0_0' requires 10 connections, but only 6 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:138]
INFO: [Synth 8-638] synthesizing module 'Dezign1_ClockDivider_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_ClockDivider_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_ClockDivider_0_0' (2#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_ClockDivider_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_EightDispControl_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_EightDispControl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_EightDispControl_0_0' (3#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_EightDispControl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_axi_gpio_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_axi_gpio_0_0' (4#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_c_counter_binary_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_c_counter_binary_0_0' (5#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_clk_wiz_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_clk_wiz_1_0' (6#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Dezign1_dist_mem_gen_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_dist_mem_gen_0_0' (7#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_dist_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dist_mem_gen_0' of module 'Dezign1_dist_mem_gen_0_0' requires 7 connections, but only 6 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:189]
INFO: [Synth 8-638] synthesizing module 'Dezign1_mdm_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_mdm_1_0' (8#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'Dezign1_mdm_1_0' requires 30 connections, but only 29 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:196]
INFO: [Synth 8-638] synthesizing module 'Dezign1_microblaze_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_microblaze_0_0' (9#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'Dezign1_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:228]
INFO: [Synth 8-638] synthesizing module 'Dezign1_microblaze_0_axi_periph_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:392]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_9LFYIE' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:854]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_9LFYIE' (10#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:854]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_19U5ID1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:986]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_19U5ID1' (11#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:986]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19YSGKQ' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1352]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19YSGKQ' (12#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1352]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xbar_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xbar_0' (13#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'Dezign1_xbar_0' requires 40 connections, but only 38 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:813]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_microblaze_0_axi_periph_0' (14#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:392]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_ZYH3H2' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1118]
INFO: [Synth 8-638] synthesizing module 'Dezign1_dlmb_bram_if_cntlr_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_dlmb_bram_if_cntlr_0' (15#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_dlmb_v10_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_dlmb_v10_0' (16#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'Dezign1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1264]
INFO: [Synth 8-638] synthesizing module 'Dezign1_ilmb_bram_if_cntlr_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_ilmb_bram_if_cntlr_0' (17#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_ilmb_v10_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_ilmb_v10_0' (18#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'Dezign1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1310]
INFO: [Synth 8-638] synthesizing module 'Dezign1_lmb_bram_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_lmb_bram_0' (19#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_ZYH3H2' (20#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1118]
INFO: [Synth 8-638] synthesizing module 'Dezign1_rst_clk_wiz_1_100M_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_rst_clk_wiz_1_100M_0' (21#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'Dezign1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:364]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xlconstant_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xlconstant_0_0' (22#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xlconstant_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xlconstant_1_0' (23#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xlslice_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xlslice_0_0' (24#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xlslice_0_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xlslice_0_1' (25#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xlslice_0_2' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xlslice_0_2' (26#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Dezign1_xlslice_0_3' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_xlslice_0_3' (27#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/realtime/Dezign1_xlslice_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dezign1' (28#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:13]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_wrapper' (29#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_19YSGKQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_19YSGKQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_19YSGKQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_19YSGKQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19U5ID1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19U5ID1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19U5ID1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19U5ID1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_9LFYIE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_9LFYIE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_9LFYIE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_9LFYIE has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 383.953 ; gain = 174.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 383.953 ; gain = 174.531
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_BinToBCD16_0_0' instantiated as 'Dezign1_i/BinToBCD16_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:138]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_ClockDivider_0_0' instantiated as 'Dezign1_i/ClockDivider_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:145]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_EightDispControl_0_0' instantiated as 'Dezign1_i/EightDispControl_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:149]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_axi_gpio_0_0' instantiated as 'Dezign1_i/axi_gpio_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:161]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_c_counter_binary_0_0' instantiated as 'Dezign1_i/c_counter_binary_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:183]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_clk_wiz_1_0' instantiated as 'Dezign1_i/clk_wiz_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:186]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_dist_mem_gen_0_0' instantiated as 'Dezign1_i/dist_mem_gen_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:189]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_dlmb_bram_if_cntlr_0' instantiated as 'Dezign1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1243]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_dlmb_v10_0' instantiated as 'Dezign1_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1264]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_ilmb_bram_if_cntlr_0' instantiated as 'Dezign1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1289]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_ilmb_v10_0' instantiated as 'Dezign1_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1310]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_lmb_bram_0' instantiated as 'Dezign1_i/microblaze_0_local_memory/lmb_bram' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:1335]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_mdm_1_0' instantiated as 'Dezign1_i/mdm_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:196]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_microblaze_0_0' instantiated as 'Dezign1_i/microblaze_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:228]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_rst_clk_wiz_1_100M_0' instantiated as 'Dezign1_i/rst_clk_wiz_1_100M' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:364]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xbar_0' instantiated as 'Dezign1_i/microblaze_0_axi_periph/xbar' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:813]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xlconstant_0_0' instantiated as 'Dezign1_i/xlconstant_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:374]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xlconstant_1_0' instantiated as 'Dezign1_i/xlconstant_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:376]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xlslice_0_0' instantiated as 'Dezign1_i/xlslice_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:378]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xlslice_0_1' instantiated as 'Dezign1_i/xlslice_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:381]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xlslice_0_2' instantiated as 'Dezign1_i/xlslice_2' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:384]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Dezign1_xlslice_0_3' instantiated as 'Dezign1_i/xlslice_3' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/hdl/Dezign1.v:387]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp/Dezign1_microblaze_0_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp/Dezign1_microblaze_0_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_2/Dezign1_ilmb_v10_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_2/Dezign1_ilmb_v10_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_3/Dezign1_ilmb_v10_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_3/Dezign1_ilmb_v10_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_4/Dezign1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_4/Dezign1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_5/Dezign1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_5/Dezign1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_6/Dezign1_lmb_bram_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_6/Dezign1_lmb_bram_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_7/Dezign1_mdm_1_0_in_context.xdc] for cell 'Dezign1_i/mdm_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_7/Dezign1_mdm_1_0_in_context.xdc] for cell 'Dezign1_i/mdm_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_8/Dezign1_clk_wiz_1_0_in_context.xdc] for cell 'Dezign1_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_8/Dezign1_clk_wiz_1_0_in_context.xdc] for cell 'Dezign1_i/clk_wiz_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_9/Dezign1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'Dezign1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_9/Dezign1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'Dezign1_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_10/Dezign1_axi_gpio_0_0_in_context.xdc] for cell 'Dezign1_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_10/Dezign1_axi_gpio_0_0_in_context.xdc] for cell 'Dezign1_i/axi_gpio_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_11/Dezign1_xbar_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_11/Dezign1_xbar_0_in_context.xdc] for cell 'Dezign1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_12/Dezign1_xlslice_0_0_in_context.xdc] for cell 'Dezign1_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_12/Dezign1_xlslice_0_0_in_context.xdc] for cell 'Dezign1_i/xlslice_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_13/Dezign1_xlslice_0_1_in_context.xdc] for cell 'Dezign1_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_13/Dezign1_xlslice_0_1_in_context.xdc] for cell 'Dezign1_i/xlslice_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_14/Dezign1_xlslice_0_2_in_context.xdc] for cell 'Dezign1_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_14/Dezign1_xlslice_0_2_in_context.xdc] for cell 'Dezign1_i/xlslice_2'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_15/Dezign1_xlslice_0_3_in_context.xdc] for cell 'Dezign1_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_15/Dezign1_xlslice_0_3_in_context.xdc] for cell 'Dezign1_i/xlslice_3'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_16/Dezign1_dist_mem_gen_0_0_in_context.xdc] for cell 'Dezign1_i/dist_mem_gen_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_16/Dezign1_dist_mem_gen_0_0_in_context.xdc] for cell 'Dezign1_i/dist_mem_gen_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_17/Dezign1_ClockDivider_0_0_in_context.xdc] for cell 'Dezign1_i/ClockDivider_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_17/Dezign1_ClockDivider_0_0_in_context.xdc] for cell 'Dezign1_i/ClockDivider_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_18/Dezign1_c_counter_binary_0_0_in_context.xdc] for cell 'Dezign1_i/c_counter_binary_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_18/Dezign1_c_counter_binary_0_0_in_context.xdc] for cell 'Dezign1_i/c_counter_binary_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_19/Dezign1_BinToBCD16_0_0_in_context.xdc] for cell 'Dezign1_i/BinToBCD16_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_19/Dezign1_BinToBCD16_0_0_in_context.xdc] for cell 'Dezign1_i/BinToBCD16_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_20/Dezign1_xlconstant_0_0_in_context.xdc] for cell 'Dezign1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_20/Dezign1_xlconstant_0_0_in_context.xdc] for cell 'Dezign1_i/xlconstant_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_21/Dezign1_EightDispControl_0_0_in_context.xdc] for cell 'Dezign1_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_21/Dezign1_EightDispControl_0_0_in_context.xdc] for cell 'Dezign1_i/EightDispControl_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_22/Dezign1_xlconstant_1_0_in_context.xdc] for cell 'Dezign1_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_22/Dezign1_xlconstant_1_0_in_context.xdc] for cell 'Dezign1_i/xlconstant_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Dezign1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Dezign1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Dezign1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 672.191 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Dezign1_i/dist_mem_gen_0' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Dezign1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_8/Dezign1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/.Xil/Vivado-57180-DESKTOP-2SMIO6T/dcp_8/Dezign1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Dezign1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/ClockDivider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/dist_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dezign1_i/xlslice_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Dezign1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Dezign1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Dezign1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Dezign1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Dezign1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Dezign1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:14 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Dezign1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Dezign1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Dezign1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Dezign1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Dezign1_i/mdm_1/Dbg_Clk_0' to pin 'Dezign1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Dezign1_i/mdm_1/Dbg_Update_0' to pin 'Dezign1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Dezign1_i/clk_wiz_1/clk_out1' to pin 'Dezign1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Dezign1_i/ClockDivider_0/clk' to pin 'Dezign1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:30 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:30 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:30 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |Dezign1_BinToBCD16_0_0       |         1|
|2     |Dezign1_ClockDivider_0_0     |         1|
|3     |Dezign1_EightDispControl_0_0 |         1|
|4     |Dezign1_axi_gpio_0_0         |         1|
|5     |Dezign1_c_counter_binary_0_0 |         1|
|6     |Dezign1_clk_wiz_1_0          |         1|
|7     |Dezign1_dist_mem_gen_0_0     |         1|
|8     |Dezign1_mdm_1_0              |         1|
|9     |Dezign1_microblaze_0_0       |         1|
|10    |Dezign1_xbar_0               |         1|
|11    |Dezign1_rst_clk_wiz_1_100M_0 |         1|
|12    |Dezign1_xlconstant_0_0       |         1|
|13    |Dezign1_xlconstant_1_0       |         1|
|14    |Dezign1_xlslice_0_0          |         1|
|15    |Dezign1_xlslice_0_1          |         1|
|16    |Dezign1_xlslice_0_2          |         1|
|17    |Dezign1_xlslice_0_3          |         1|
|18    |Dezign1_dlmb_bram_if_cntlr_0 |         1|
|19    |Dezign1_dlmb_v10_0           |         1|
|20    |Dezign1_ilmb_bram_if_cntlr_0 |         1|
|21    |Dezign1_ilmb_v10_0           |         1|
|22    |Dezign1_lmb_bram_0           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |Dezign1_BinToBCD16_0_0       |     1|
|2     |Dezign1_ClockDivider_0_0     |     1|
|3     |Dezign1_EightDispControl_0_0 |     1|
|4     |Dezign1_axi_gpio_0_0         |     1|
|5     |Dezign1_c_counter_binary_0_0 |     1|
|6     |Dezign1_clk_wiz_1_0          |     1|
|7     |Dezign1_dist_mem_gen_0_0     |     1|
|8     |Dezign1_dlmb_bram_if_cntlr_0 |     1|
|9     |Dezign1_dlmb_v10_0           |     1|
|10    |Dezign1_ilmb_bram_if_cntlr_0 |     1|
|11    |Dezign1_ilmb_v10_0           |     1|
|12    |Dezign1_lmb_bram_0           |     1|
|13    |Dezign1_mdm_1_0              |     1|
|14    |Dezign1_microblaze_0_0       |     1|
|15    |Dezign1_rst_clk_wiz_1_100M_0 |     1|
|16    |Dezign1_xbar_0               |     1|
|17    |Dezign1_xlconstant_0_0       |     1|
|18    |Dezign1_xlconstant_1_0       |     1|
|19    |Dezign1_xlslice_0_0          |     1|
|20    |Dezign1_xlslice_0_1          |     1|
|21    |Dezign1_xlslice_0_2          |     1|
|22    |Dezign1_xlslice_0_3          |     1|
|23    |IBUF                         |     2|
|24    |OBUF                         |    31|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1237|
|2     |  Dezign1_i                   |Dezign1                              |  1204|
|3     |    microblaze_0_axi_periph   |Dezign1_microblaze_0_axi_periph_0    |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_ZYH3H2 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 672.191 ; gain = 112.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 672.191 ; gain = 462.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 93 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 672.191 ; gain = 406.789
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.runs/synth_1/Dezign1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 672.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 21 16:48:53 2017...
