{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "886ce5a2c05543749cae716d6f448231",
       "version_major": 2,
       "version_minor": 0
      },
      "text/html": [
       "<p>Failed to display Jupyter Widget of type <code>VBox</code>.</p>\n",
       "<p>\n",
       "  If you're reading this message in the Jupyter Notebook or JupyterLab Notebook, it may mean\n",
       "  that the widgets JavaScript is still loading. If this message persists, it\n",
       "  likely means that the widgets JavaScript library is either not installed or\n",
       "  not enabled. See the <a href=\"https://ipywidgets.readthedocs.io/en/stable/user_install.html\">Jupyter\n",
       "  Widgets Documentation</a> for setup instructions.\n",
       "</p>\n",
       "<p>\n",
       "  If you're reading this message in another frontend (for example, a static\n",
       "  rendering on GitHub or <a href=\"https://nbviewer.jupyter.org/\">NBViewer</a>),\n",
       "  it may mean that your frontend doesn't currently support widgets.\n",
       "</p>\n"
      ],
      "text/plain": [
       "VBox(children=(HBox(children=(HTML(value='<pre>        </pre>'), ToggleButtons(description='Select: ', options=('Create Verilog', 'Use Demo Module'), tooltips=['Description of fast'], value='Create Verilog'))), HBox(children=(VBox(children=(Button(description='Run Entire Flow', style=ButtonStyle()), Button(description='Synthesize', style=ButtonStyle()), Button(description='Implement', style=ButtonStyle()), Button(description='Generate Bitstream', style=ButtonStyle()), Button(description='Program Bitstream', style=ButtonStyle()), Button(description='Save Verilog', style=ButtonStyle()))), VBox(children=(Textarea(value='module rp_top(input clk, input [3:0]btn, input [9:0]sw, output [3:0]led, output [5:0]rgb_led, output [2:0]anode, output [6:0]segment, output dp, output txd);\\n\\n\\n\\nendmodule', layout=Layout(height='360px', width='825px')),))))))"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/home/xilinx/cad_flow/reconfig_modules/notebook\n",
      "Synthesizing with Yosys...\n",
      "Warning: Wire rp_top.\\txd is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [6] is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [5] is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [4] is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [3] is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [2] is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [1] is used but has no driver.\n",
      "Warning: Wire rp_top.\\segment [0] is used but has no driver.\n",
      "Warning: Wire rp_top.\\rgb_led [5] is used but has no driver.\n",
      "Warning: Wire rp_top.\\rgb_led [4] is used but has no driver.\n",
      "Warning: Wire rp_top.\\rgb_led [3] is used but has no driver.\n",
      "Warning: Wire rp_top.\\rgb_led [2] is used but has no driver.\n",
      "Warning: Wire rp_top.\\rgb_led [1] is used but has no driver.\n",
      "Warning: Wire rp_top.\\dp is used but has no driver.\n",
      "Warning: Wire rp_top.\\anode [2] is used but has no driver.\n",
      "Warning: Wire rp_top.\\anode [1] is used but has no driver.\n",
      "Warning: Wire rp_top.\\anode [0] is used but has no driver.\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "sys.path.insert(0, '/home/xilinx/git/prjxray/tools/')\n",
    "\n",
    "from ipywidgets import widgets\n",
    "from IPython.display import display\n",
    "from IPython.display import clear_output\n",
    "from ipywidgets import Button, Layout, VBox, HBox\n",
    "\n",
    "import os\n",
    "import subprocess\n",
    "from pynq.pl import Bitstream\n",
    "\n",
    "#temp\n",
    "\n",
    "'''\n",
    "Create Verilog\n",
    "This section takes care of creating a verilog file on the fly from user imput\n",
    "'''\n",
    "# ________________________________________________________________________________________________________________________\n",
    "# Submit Verilog Section\n",
    "# Text area object where user will type body of rp_top verilog\n",
    "hdl_template = 'module rp_top(input clk, input [3:0]btn, input [9:0]sw, output [3:0]led, output [5:0]rgb_led, output [2:0]anode, output [6:0]segment, output dp, output txd);\\n\\n\\n\\nendmodule'\n",
    "\n",
    "HDLbody = widgets.Textarea(value=hdl_template, layout=Layout(height='360px', width='825px'))\n",
    "\n",
    "#Button for submitting verilog\n",
    "submitHDL = widgets.Button(description =\"Save Verilog\") #button for submitting verilog HDL\n",
    "\n",
    "#global variable for current module\n",
    "current = 'notebook'\n",
    "\n",
    "selectTitle = widgets.HTML(\n",
    "    value =\"<pre>     Select a Demo Module</pre>\"\n",
    ")\n",
    "entireFlow = widgets.Button(description = \"Run Entire Flow\")\n",
    "synthesize = widgets.Button(description =\"Synthesize\") #button for submitting verilog HDL) #button for submitting verilog HDL\n",
    "implement = widgets.Button(description =\"Implement\") #button for submitting verilog HDL\n",
    "generateBit = widgets.Button(description =\"Generate Bitstream\") #button for submitting verilog HDL\n",
    "downloadBit = widgets.Button(description =\"Program Bitstream\") \n",
    "\n",
    "extraSpace = widgets.HTML(\n",
    "    value =\"<pre>        </pre>\"\n",
    ")\n",
    "\n",
    "startChoice = widgets.ToggleButtons(\n",
    "    options = ['Create Verilog', 'Use Demo Module'],\n",
    "    description = 'Select: ',\n",
    "    disabled = False,\n",
    "    button_style = '',\n",
    "    tooltips = ['Description of fast'],\n",
    "    value = 'Create Verilog'\n",
    ")\n",
    "\n",
    "selectModule = widgets.Dropdown(\n",
    "    options=['regfile', 'decoder', 'stopwatch', 'timergame', 'transmitter'],\n",
    "    value='regfile',\n",
    "    description='Select',\n",
    ")\n",
    "\n",
    "#create a HBox to hold entire layout for writeV tab or pickDemo tab\n",
    "buttons_layout = VBox([entireFlow, synthesize, implement, generateBit, downloadBit, submitHDL])\n",
    "writeV_layout = HBox([buttons_layout, VBox([HDLbody])])\n",
    "extra_layout =  HBox([extraSpace, startChoice])\n",
    "writeV_wrapper = VBox([extra_layout, writeV_layout])\n",
    "pickDemo_layout = HBox([buttons_layout, VBox([selectTitle, selectModule])]) \n",
    "pickDemo_wrapper = VBox([extra_layout, pickDemo_layout])\n",
    "\n",
    "def handle_submit_verilog(sender):\n",
    "    global current\n",
    "    current = 'notebook'\n",
    "    v_file = open(\"/home/xilinx/cad_flow/reconfig_modules/notebook/src/notebook.v\", \"w+\")\n",
    "    v_file.write(HDLbody.value)\n",
    "    print(\"\\nVerilog file created\\n\")\n",
    "\n",
    "def handle_change(change):\n",
    "    global current\n",
    "    if change['type'] =='change' and change['name'] =='value':\n",
    "        current = change['new']\n",
    "\n",
    "selectModule.observe(handle_change)\n",
    "\n",
    "\n",
    "# Helper methods\n",
    "# __________________________________________________________________________________________________________________________\n",
    "\n",
    "# Method which will synthesize, implement, generate bitstream, and download instead of individually\n",
    "def handle_entire_flow(sender):\n",
    "    handle_synthesis()\n",
    "    handle_implement()\n",
    "    handle_generateBit()\n",
    "    handle_downloadBit()\n",
    "\n",
    "# # Methods for quickly redisplaying titles and buttons for two layouts\n",
    "def display_write_verilog():\n",
    "    global current\n",
    "    current = 'notebook'\n",
    "    display(writeV_wrapper)\n",
    "    submitHDL.on_click(handle_submit_verilog)\n",
    "    synthesize.on_click(handle_synthesis)\n",
    "    implement.on_click(handle_implement)\n",
    "    generateBit.on_click(handle_generateBit)\n",
    "    downloadBit.on_click(handle_downloadBit)\n",
    "\n",
    "def display_demo():\n",
    "    global current\n",
    "    current = 'regfile'\n",
    "    display(pickDemo_wrapper)\n",
    "    synthesize.on_click(handle_synthesis)\n",
    "    implement.on_click(handle_implement)\n",
    "    generateBit.on_click(handle_generateBit)\n",
    "    downloadBit.on_click(handle_downloadBit)\n",
    "\n",
    "# #__________________________________________________________________________________________________________________\n",
    "# #Synthesis with a makefile\n",
    "# #This section takes care of synthesizing verilog design\n",
    "\n",
    "def handle_synthesis(sender):\n",
    "    global current\n",
    "    !cd /home/xilinx/cad_flow/reconfig_modules/{current}; pwd; make\n",
    "    print(\"Finished Synthesis for \" + current + \"\\n\")\n",
    "\n",
    "# #__________________________________________________________________________________________________________________\n",
    "# #Implement Design using Java\n",
    "# #This section takes care of Placing and Routing, etc of design\n",
    "\n",
    "def handle_implement(sender):\n",
    "    global current\n",
    "    print(\"Start Implementation of \" + current + \"\\n\")\n",
    "    !export RAPIDSMITH_PATH=\"/home/xilinx/git/RapidSmith2\"; java -classpath \"/home/xilinx/cad_flow/jars/*\" -Xmx416m -Xss640k edu.byu.ece.partialreconfig.examples.MaverickDemo /home/xilinx/cad_flow/reconfig_modules/{current}/{current}.rscp\n",
    "    print(\"Implementation done for \" + current + \"\\n\")\n",
    "\n",
    "# #__________________________________________________________________________________________________________________\n",
    "# #Generate Bitstream\n",
    "# #This section takes care generating the partial bitstream\n",
    "\n",
    "def handle_generateBit(sender):\n",
    "    global current\n",
    "    # Command to source the database shell script\n",
    "    source_cmd = \"source /home/xilinx/git/prjxray/database/pynq/settings.sh\"\n",
    "\n",
    "    # Command to run the FASM to FRM converter\n",
    "    fasm2frm_cmd = \"${XRAY_DIR}/tools/fasm2frame.py /home/xilinx/cad_flow/reconfig_modules/\"+current+\"/\"+current+\".fasm /home/xilinx/cad_flow/reconfig_modules/\"+current+\"/\"+current+\".frm\"\n",
    "\n",
    "    # Command to generate the partial bitstream\n",
    "    partial_bitgen_cmd = \"${XRAY_TOOLS_DIR}/partial_bitgen --part_name ${XRAY_PART} --part_file ${XRAY_PART_YAML} --bitstream_file /home/xilinx/cad_flow/reconfig_modules/default/default_rm.bit --frm_file /home/xilinx/cad_flow/reconfig_modules/\"+current+\"/\"+current+\".frm --output_file /home/xilinx/cad_flow/reconfig_modules/\"+current+\"/\"+current+\"_rm.bit\"\n",
    "\n",
    "    # Execute the commands\n",
    "    !{source_cmd}; {fasm2frm_cmd}; {partial_bitgen_cmd}\n",
    "    \n",
    "    print(\"Generated bitstream for \" + current + \"\\n\")\n",
    "\n",
    "\n",
    "generateBit.on_click(handle_generateBit)\n",
    "\n",
    "# #__________________________________________________________________________________________________________________\n",
    "# #Download Bitstream\n",
    "# #This section takes care of downloading the partial bitstream to the board\n",
    "\n",
    "def handle_downloadBit(sender):\n",
    "    global current\n",
    "    Bitstream(\"/home/xilinx/cad_flow/reconfig_modules/\"+current+\"/\"+current+\"_rm.bit\", partial = True).download()\n",
    "    print(\"Programmed bitstream for \" + current + \"\\n\")\n",
    "\n",
    "downloadBit.on_click(handle_downloadBit)\n",
    "\n",
    "#_______________________________________________________________________________________________\n",
    "#Make button for running entire flow\n",
    "entireFlow.on_click(handle_entire_flow)\n",
    "# Display the write_verilog option on initial startup\n",
    "#display_write_verilog()\n",
    "display_demo()\n",
    "\n",
    "# If you toggle the switch for creating verilog vs selecting module then clear output\n",
    "# Then display all buttons, etc\n",
    "def toggle_on_click(change):\n",
    "    if change['type'] == 'change':\n",
    "        choice = change['new']\n",
    "    else:\n",
    "        choice = change['old']\n",
    "    clear_output()\n",
    "\n",
    "    if choice == 'Create Verilog':\n",
    "        display_write_verilog() # you can either write your own verilog\n",
    "\n",
    "    else:\n",
    "        if choice == 'Use Demo Module':\n",
    "            display_demo()  # or you can choose a demo module\n",
    "            \n",
    "startChoice.observe(toggle_on_click, 'value')\n",
    "\n",
    "  "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
