#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb  8 20:45:19 2019
# Process ID: 8564
# Current directory: E:/sandy/projects/co 2/mips/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9072 E:\sandy\projects\co 2\mips\test\test.xpr
# Log file: E:/sandy/projects/co 2/mips/test/vivado.log
# Journal file: E:/sandy/projects/co 2/mips/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/sandy/projects/co 2/mips/test/test.xpr}
Scanning sources...
Finished scanning sources
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the catalog back to its previous state.
INFO: [IP_Flow 19-2340] The IP catalog has been returned to its plaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INSmem
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module control_mux
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-311] analyzing module stage4
INFO: [VRFC 10-311] analyzing module stage5
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_behav xil_defaultlib.regfile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sandy/projects/co -notrace
couldn't read file "E:/sandy/projects/co": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  8 20:47:04 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 857.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_behav -key {Behavioral:sim_1:Functional:regfile} -tclbatch {regfile.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 869.301 ; gain = 12.699
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSmem
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.stage2
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.stage3
Compiling module xil_defaultlib.stage4
Compiling module xil_defaultlib.stage5
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.control_mux
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sandy/projects/co -notrace
couldn't read file "E:/sandy/projects/co": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  8 20:48:15 2019...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:01:54 . Memory (MB): peak = 897.102 ; gain = 1.328
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:58 . Memory (MB): peak = 897.102 ; gain = 1.328
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 897.102 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INSmem
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module control_mux
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-311] analyzing module stage4
INFO: [VRFC 10-311] analyzing module stage5
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSmem
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.stage2
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.stage3
Compiling module xil_defaultlib.stage4
Compiling module xil_defaultlib.stage5
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.control_mux
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 899.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 907.055 ; gain = 8.027
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 914.887 ; gain = 4.777
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /tb_mips/Initial614_13
  File: E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v

HDL Line: E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:617
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 917.281 ; gain = 0.184
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 920.492 ; gain = 2.957
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INSmem
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module control_mux
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module hazard
ERROR: [VRFC 10-1412] syntax error near module [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:317]
ERROR: [VRFC 10-2790] Verilog 2000 keyword module used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:317]
ERROR: [VRFC 10-1412] syntax error near always [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:329]
ERROR: [VRFC 10-2790] Verilog 2000 keyword always used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:329]
ERROR: [VRFC 10-1412] syntax error near endmodule [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:342]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:342]
ERROR: [VRFC 10-1412] syntax error near endmodule [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:376]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:376]
ERROR: [VRFC 10-1412] syntax error near [ [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:380]
ERROR: [VRFC 10-1412] syntax error near always [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:385]
ERROR: [VRFC 10-2790] Verilog 2000 keyword always used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:385]
ERROR: [VRFC 10-1412] syntax error near endmodule [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:402]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:402]
ERROR: [VRFC 10-1412] syntax error near [ [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:432]
ERROR: [VRFC 10-1412] syntax error near always [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:436]
ERROR: [VRFC 10-2790] Verilog 2000 keyword always used in incorrect context [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:436]
INFO: [VRFC 10-2458] undeclared symbol ALUcontrol, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:457]
INFO: [VRFC 10-2458] undeclared symbol ALUop, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:457]
INFO: [VRFC 10-2458] undeclared symbol funct, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:457]
ERROR: [VRFC 10-1412] syntax error near ALUControl [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:457]
INFO: [VRFC 10-2458] undeclared symbol zeroFlag, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:458]
INFO: [VRFC 10-2458] undeclared symbol AluOut, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:458]
INFO: [VRFC 10-2458] undeclared symbol shamt, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:458]
INFO: [VRFC 10-2458] undeclared symbol data1, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:458]
INFO: [VRFC 10-2458] undeclared symbol in_data, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:458]
ERROR: [VRFC 10-1412] syntax error near ALU [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:458]
INFO: [VRFC 10-2458] undeclared symbol forwardA, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol forwardB, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol Rs, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol Rt, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol MEM_WBRegisterRd, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [VRFC 10-2458] undeclared symbol EX_MEMRegisterRd, assumed default net type wire [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
ERROR: [VRFC 10-1412] syntax error near Forwarding [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:459]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 929.285 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INSmem
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module control_mux
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-311] analyzing module stage4
INFO: [VRFC 10-311] analyzing module stage5
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 929.285 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_behav xil_defaultlib.stage1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSmem
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sandy/projects/co -notrace
couldn't read file "E:/sandy/projects/co": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  8 21:04:38 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 929.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 929.285 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 931.598 ; gain = 2.313
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INSmem
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module control_mux
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-311] analyzing module stage4
INFO: [VRFC 10-311] analyzing module stage5
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module tb_mips
ERROR: [VRFC 10-1491] unexpected EOF [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:645]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INSmem
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module control_mux
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-311] analyzing module stage4
INFO: [VRFC 10-311] analyzing module stage5
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 932.793 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage3_behav xil_defaultlib.stage3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.stage3
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage3_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sandy/projects/co -notrace
couldn't read file "E:/sandy/projects/co": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  8 21:07:10 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 932.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 932.793 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=0 
clk=0 zeroFlag=0 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
clk=1 zeroFlag=x 
clk=0 zeroFlag=x 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 933.297 ; gain = 0.504
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reg_write [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:577]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reg_MEM_WB is not permitted [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:577]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on reg_MEM_WB [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:528]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reg_write [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:577]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reg_MEM_WB is not permitted [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:577]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on reg_MEM_WB [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:528]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 933.367 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  8 21:11:43 2019...
