[2025-09-17 02:55:31] START suite=qualcomm_srv trace=srv655_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv655_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2790430 heartbeat IPC: 3.584 cumulative IPC: 3.584 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5361522 heartbeat IPC: 3.889 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5361522 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5361522 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14406311 heartbeat IPC: 1.106 cumulative IPC: 1.106 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23706718 heartbeat IPC: 1.075 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32864697 heartbeat IPC: 1.092 cumulative IPC: 1.091 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 41960400 heartbeat IPC: 1.099 cumulative IPC: 1.093 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 51100482 heartbeat IPC: 1.094 cumulative IPC: 1.093 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60179682 heartbeat IPC: 1.101 cumulative IPC: 1.095 (Simulation time: 00 hr 08 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv655_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 69110475 heartbeat IPC: 1.12 cumulative IPC: 1.098 (Simulation time: 00 hr 09 min 26 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 78059108 heartbeat IPC: 1.117 cumulative IPC: 1.1 (Simulation time: 00 hr 10 min 35 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 87014597 heartbeat IPC: 1.117 cumulative IPC: 1.102 (Simulation time: 00 hr 11 min 45 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 90589773 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 90589773 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv655_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.104 instructions: 100000003 cycles: 90589773
CPU 0 Branch Prediction Accuracy: 92.31% MPKI: 13.8 Average ROB Occupancy at Mispredict: 29.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06871
BRANCH_INDIRECT: 0.3387
BRANCH_CONDITIONAL: 12.12
BRANCH_DIRECT_CALL: 0.4055
BRANCH_INDIRECT_CALL: 0.4821
BRANCH_RETURN: 0.3794


====Backend Stall Breakdown====
ROB_STALL: 202676
LQ_STALL: 0
SQ_STALL: 846258


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 146.65862
REPLAY_LOAD: 63.7767
NON_REPLAY_LOAD: 27.082397

== Total ==
ADDR_TRANS: 48544
REPLAY_LOAD: 26276
NON_REPLAY_LOAD: 127856

== Counts ==
ADDR_TRANS: 331
REPLAY_LOAD: 412
NON_REPLAY_LOAD: 4721

cpu0->cpu0_STLB TOTAL        ACCESS:    2105127 HIT:    2078865 MISS:      26262 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2105127 HIT:    2078865 MISS:      26262 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9385051 HIT:    8548615 MISS:     836436 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7604761 HIT:    6905357 MISS:     699404 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595891 HIT:     520056 MISS:      75835 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1124252 HIT:    1110347 MISS:      13905 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60147 HIT:      12855 MISS:      47292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15173343 HIT:    7612217 MISS:    7561126 MSHR_MERGE:    1863581
cpu0->cpu0_L1I LOAD         ACCESS:   15173343 HIT:    7612217 MISS:    7561126 MSHR_MERGE:    1863581
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.84 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29936600 HIT:   25657033 MISS:    4279567 MSHR_MERGE:    1716312
cpu0->cpu0_L1D LOAD         ACCESS:   16562441 HIT:   14147552 MISS:    2414889 MSHR_MERGE:     507672
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13309289 HIT:   11504921 MISS:    1804368 MSHR_MERGE:    1208477
cpu0->cpu0_L1D TRANSLATION  ACCESS:      64870 HIT:       4560 MISS:      60310 MSHR_MERGE:        163
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12483069 HIT:   10380606 MISS:    2102463 MSHR_MERGE:    1056990
cpu0->cpu0_ITLB LOAD         ACCESS:   12483069 HIT:   10380606 MISS:    2102463 MSHR_MERGE:    1056990
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.271 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28407296 HIT:   26985790 MISS:    1421506 MSHR_MERGE:     361852
cpu0->cpu0_DTLB LOAD         ACCESS:   28407296 HIT:   26985790 MISS:    1421506 MSHR_MERGE:     361852
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.787 cycles
cpu0->LLC TOTAL        ACCESS:     950073 HIT:     861160 MISS:      88913 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     699404 HIT:     637253 MISS:      62151 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      75834 HIT:      66882 MISS:       8952 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     127543 HIT:     126926 MISS:        617 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47292 HIT:      30099 MISS:      17193 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1850
  ROW_BUFFER_MISS:      86446
  AVG DBUS CONGESTED CYCLE: 4.507
Channel 0 WQ ROW_BUFFER_HIT:       1093
  ROW_BUFFER_MISS:       7446
  FULL:          0
Channel 0 REFRESHES ISSUED:       7549

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529220       578907        55648         9791
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20         2259         3331         1866
  STLB miss resolved @ L2C                0         1136         4315         6469         5073
  STLB miss resolved @ LLC                0          125         5652        15709        11447
  STLB miss resolved @ MEM                0            0         2553         9157        13328

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194090        52090      1419358       112875          624
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          797          635           66
  STLB miss resolved @ L2C                0          502         2041          895           38
  STLB miss resolved @ LLC                0           28         2025         2001           86
  STLB miss resolved @ MEM                0            0          584          483          249
[2025-09-17 03:08:27] END   suite=qualcomm_srv trace=srv655_ap (rc=0)
