-- -------------------------------------------------------------
--
--  Entity Declaration for ent_bb
--
-- Generated
--  by:  wig
--  on:  Fri Dec 19 16:26:29 2003
--  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../sigport.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_bb-e.vhd,v 1.1 2003/12/22 08:40:28 wig Exp $
-- $Date: 2003/12/22 08:40:28 $
-- $Log: ent_bb-e.vhd,v $
-- Revision 1.1  2003/12/22 08:40:28  wig
-- Added testcase bitsplice and sigport.
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.25 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity ent_bb
--
entity ent_bb is
        -- Generics:
		-- No Generated Generics for Entity ent_bb

    	-- Generated Port Declaration:
		-- No Generated Port for Entity ent_bb

end ent_bb;
--
-- End of Generated Entity ent_bb
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
