#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 20 15:51:29 2025
# Process ID         : 19448
# Current directory  : C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1
# Command line       : vivado.exe -log matmult_ex_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source matmult_ex_wrapper.tcl -notrace
# Log file           : C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper.vdi
# Journal file       : C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1\vivado.jou
# Running On         : TABLET-60QL2L1F
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16745 MB
# Swap memory        : 3861 MB
# Total Virtual      : 20607 MB
# Available Virtual  : 3915 MB
#-----------------------------------------------------------
source matmult_ex_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 566.359 ; gain = 162.941
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 612.254 ; gain = 45.895
Command: link_design -top matmult_ex_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/matmult_ex_axi_smc_0.dcp' for cell 'matmult_ex_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_matmul_partition_0_0/matmult_ex_matmul_partition_0_0.dcp' for cell 'matmult_ex_i/matmul_partition_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_processing_system7_0_0/matmult_ex_processing_system7_0_0.dcp' for cell 'matmult_ex_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_rst_ps7_0_100M_0/matmult_ex_rst_ps7_0_100M_0.dcp' for cell 'matmult_ex_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.528 . Memory (MB): peak = 882.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_processing_system7_0_0/matmult_ex_processing_system7_0_0.xdc] for cell 'matmult_ex_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_processing_system7_0_0/matmult_ex_processing_system7_0_0.xdc] for cell 'matmult_ex_i/processing_system7_0/inst'
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/bd_0/ip/ip_1/bd_ee73_psr_aclk_0_board.xdc] for cell 'matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/bd_0/ip/ip_1/bd_ee73_psr_aclk_0_board.xdc] for cell 'matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/bd_0/ip/ip_1/bd_ee73_psr_aclk_0.xdc] for cell 'matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/bd_0/ip/ip_1/bd_ee73_psr_aclk_0.xdc] for cell 'matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/smartconnect.xdc] for cell 'matmult_ex_i/axi_smc/inst'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_axi_smc_0/smartconnect.xdc] for cell 'matmult_ex_i/axi_smc/inst'
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_rst_ps7_0_100M_0/matmult_ex_rst_ps7_0_100M_0_board.xdc] for cell 'matmult_ex_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_rst_ps7_0_100M_0/matmult_ex_rst_ps7_0_100M_0_board.xdc] for cell 'matmult_ex_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_rst_ps7_0_100M_0/matmult_ex_rst_ps7_0_100M_0.xdc] for cell 'matmult_ex_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_rst_ps7_0_100M_0/matmult_ex_rst_ps7_0_100M_0.xdc] for cell 'matmult_ex_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[0]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[1]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[2]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[3]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[0]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[1]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[2]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[3]'. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Main_Folder/School/Year_4/Capstone/pynq/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-1714] 48 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1662.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1025 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 1024 instances

15 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1662.641 ; gain = 1050.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.641 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 152cfacd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1662.641 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 152cfacd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2036.410 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 152cfacd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2036.410 ; gain = 0.000
Phase 1 Initialization | Checksum: 152cfacd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2036.410 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 152cfacd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 2036.410 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 152cfacd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 2036.410 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 152cfacd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2036.410 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15f6a5195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.410 ; gain = 0.000
Retarget | Checksum: 15f6a5195
INFO: [Opt 31-389] Phase Retarget created 90 cells and removed 128 cells
INFO: [Opt 31-1021] In phase Retarget, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 1975a44cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.410 ; gain = 0.000
Constant propagation | Checksum: 1975a44cd
INFO: [Opt 31-389] Phase Constant propagation created 235 cells and removed 537 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2036.410 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2036.410 ; gain = 0.000
Phase 5 Sweep | Checksum: 18afb696a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2036.410 ; gain = 0.000
Sweep | Checksum: 18afb696a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6938 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18afb696a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000
BUFG optimization | Checksum: 18afb696a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18afb696a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000
Shift Register Optimization | Checksum: 18afb696a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 202f0124d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000
Post Processing Netlist | Checksum: 202f0124d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: d3fa78ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2036.410 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: d3fa78ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000
Phase 9 Finalization | Checksum: d3fa78ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              90  |             128  |                                             80  |
|  Constant propagation         |             235  |             537  |                                             80  |
|  Sweep                        |               0  |            6938  |                                            100  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d3fa78ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.410 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: ded870bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2156.891 ; gain = 0.000
Ending Power Optimization Task | Checksum: ded870bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2156.891 ; gain = 120.480

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ded870bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2156.891 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2156.891 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bc35724b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.891 ; gain = 494.250
INFO: [Vivado 12-24828] Executing command : report_drc -file matmult_ex_wrapper_drc_opted.rpt -pb matmult_ex_wrapper_drc_opted.pb -rpx matmult_ex_wrapper_drc_opted.rpx
Command: report_drc -file matmult_ex_wrapper_drc_opted.rpt -pb matmult_ex_wrapper_drc_opted.pb -rpx matmult_ex_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.891 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2156.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 666c884d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2156.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 57a5a3ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13cfe3b7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13cfe3b7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13cfe3b7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 166414c0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15a2a0d8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15a2a0d8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 210485588

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2292e1625

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 284 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 118 nets or LUTs. Breaked 0 LUT, combined 118 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2156.891 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            118  |                   118  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            118  |                   118  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f52ba049

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 14649d3e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14649d3e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138f5c87d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bf0cab3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10640bb02

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18be71805

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17a829b01

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18865405a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10842a8d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10842a8d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1972ad339

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.310 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a14c106a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 160d0d8e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.684 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1972ad339

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.310. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 172257446

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2156.891 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 172257446

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 172257446

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 172257446

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 172257446

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2156.891 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2156.891 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2156.891 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11e53afd3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2156.891 ; gain = 0.000
Ending Placer Task | Checksum: b7362a75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2156.891 ; gain = 0.000
81 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file matmult_ex_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file matmult_ex_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file matmult_ex_wrapper_utilization_placed.rpt -pb matmult_ex_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.891 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2156.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.310 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.891 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2156.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2156.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 2156.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 35ae39dd ConstDB: 0 ShapeSum: 6b8e7da8 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 7527521b | NumContArr: 5b5833a5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 255d17afa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2219.555 ; gain = 62.664

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 255d17afa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2219.555 ; gain = 62.664

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 255d17afa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2219.555 ; gain = 62.664
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 238e5632f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2261.598 ; gain = 104.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.400  | TNS=0.000  | WHS=-0.176 | THS=-85.524|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6821
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6821
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24de598af

Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24de598af

Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a5e81503

Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 2297.703 ; gain = 140.812
Phase 4 Initial Routing | Checksum: 1a5e81503

Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.174  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e967e9f9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.174  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 30d96086f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.703 ; gain = 140.812
Phase 5 Rip-up And Reroute | Checksum: 30d96086f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d542de94

Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.703 ; gain = 140.812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2d542de94

Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d542de94

Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.703 ; gain = 140.812
Phase 6 Delay and Skew Optimization | Checksum: 2d542de94

Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.188  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2488cc8cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2297.703 ; gain = 140.812
Phase 7 Post Hold Fix | Checksum: 2488cc8cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.981464 %
  Global Horizontal Routing Utilization  = 1.10041 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2488cc8cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2488cc8cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2555b2dfc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2555b2dfc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.703 ; gain = 140.812

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.188  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2555b2dfc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.703 ; gain = 140.812
Total Elapsed time in route_design: 50.542 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a1e722b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.703 ; gain = 140.812
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a1e722b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.703 ; gain = 140.812

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.703 ; gain = 140.812
INFO: [Vivado 12-24828] Executing command : report_drc -file matmult_ex_wrapper_drc_routed.rpt -pb matmult_ex_wrapper_drc_routed.pb -rpx matmult_ex_wrapper_drc_routed.rpx
Command: report_drc -file matmult_ex_wrapper_drc_routed.rpt -pb matmult_ex_wrapper_drc_routed.pb -rpx matmult_ex_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.047 ; gain = 31.344
INFO: [Vivado 12-24828] Executing command : report_methodology -file matmult_ex_wrapper_methodology_drc_routed.rpt -pb matmult_ex_wrapper_methodology_drc_routed.pb -rpx matmult_ex_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file matmult_ex_wrapper_methodology_drc_routed.rpt -pb matmult_ex_wrapper_methodology_drc_routed.pb -rpx matmult_ex_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2351.848 ; gain = 22.801
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file matmult_ex_wrapper_timing_summary_routed.rpt -pb matmult_ex_wrapper_timing_summary_routed.pb -rpx matmult_ex_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file matmult_ex_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file matmult_ex_wrapper_route_status.rpt -pb matmult_ex_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file matmult_ex_wrapper_power_routed.rpt -pb matmult_ex_wrapper_power_summary_routed.pb -rpx matmult_ex_wrapper_power_routed.rpx
Command: report_power -file matmult_ex_wrapper_power_routed.rpt -pb matmult_ex_wrapper_power_summary_routed.pb -rpx matmult_ex_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file matmult_ex_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file matmult_ex_wrapper_bus_skew_routed.rpt -pb matmult_ex_wrapper_bus_skew_routed.pb -rpx matmult_ex_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2351.848 ; gain = 54.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2355.270 ; gain = 3.422
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.905 . Memory (MB): peak = 2365.340 ; gain = 13.492
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.340 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2365.340 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2365.340 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2365.340 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2365.340 ; gain = 13.492
INFO: [Common 17-1381] The checkpoint 'C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/impl_1/matmult_ex_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 15:55:59 2025...
