// Seed: 2521276844
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
  assign id_3 = id_5;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_8 = id_7 - (id_6), id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9
  );
  always @(1'h0 or posedge id_9) id_2 <= id_9 / 1;
endmodule
