###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 12:00:49 2018
#  Design:            FIR
#  Command:           optDesign -postRoute -hold -outDir reports/postRouteTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.287
- Arrival Time                  7.616
= Slack Time                   42.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.671 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.672 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.792 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   42.795 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   42.924 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   42.926 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.053 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.053 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   43.435 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.436 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   43.491 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   43.491 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   43.598 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   43.599 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   43.704 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   43.704 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   43.811 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   43.811 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.011 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.011 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   44.376 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   44.376 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   44.464 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   44.464 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   44.695 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   44.695 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.112 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.112 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   45.430 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   45.430 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   45.823 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   45.823 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   45.883 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   45.883 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   46.207 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   46.207 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   46.264 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   46.264 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   46.543 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   46.543 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   46.824 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   46.824 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.102 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.102 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   47.380 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   47.380 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   47.805 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   47.805 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   47.842 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   47.842 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.020 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.020 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   48.205 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   48.205 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   48.276 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   48.278 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   48.584 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   48.584 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   48.860 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   48.860 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.280 |   6.469 |   49.140 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.469 |   49.140 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.747 |   49.418 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.747 |   49.418 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   7.024 |   49.695 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.024 |   49.695 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.435 |   50.106 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.435 |   50.106 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.034 |   7.469 |   50.140 | 
     | MAC_inst_1/U28/B2                            |   v   | MAC_inst_1/n2                                      | OAI22_X1  | 0.000 |   7.469 |   50.140 | 
     | MAC_inst_1/U28/ZN                            |   ^   | MAC_inst_1/n103                                    | OAI22_X1  | 0.147 |   7.616 |   50.287 | 
     | MAC_inst_1/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_1/n103                                    | DFF_X1    | 0.000 |   7.616 |   50.287 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.671 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.670 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.550 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -42.549 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -42.421 | 
     | clk__L3_I26/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -42.420 | 
     | clk__L3_I26/Z                   |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.127 |   0.377 |  -42.294 | 
     | MAC_inst_1/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.378 |  -42.293 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.092
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.283
- Arrival Time                  7.570
= Slack Time                   42.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.713 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.714 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.834 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   42.836 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   42.963 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   42.963 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.092 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.093 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   43.477 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.477 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   43.532 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   43.532 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   43.639 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   43.639 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   43.744 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   43.744 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   43.852 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   43.852 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.051 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.051 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   44.430 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   44.432 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   44.521 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   44.521 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   44.753 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   44.753 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   45.165 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   45.165 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   45.482 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   45.482 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   45.884 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   45.884 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   45.944 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   45.944 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   46.255 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   46.255 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   46.312 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   46.312 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   46.588 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   46.589 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   46.866 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   46.866 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.143 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.144 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   47.424 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   47.424 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   47.853 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   47.853 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   47.891 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   47.891 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.069 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.069 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   48.230 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   48.230 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   48.280 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   48.280 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   48.580 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   48.580 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   48.856 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   48.857 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.423 |   49.136 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.423 |   49.136 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.701 |   49.413 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.701 |   49.414 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.977 |   49.689 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.977 |   49.689 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.388 |   50.101 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.388 |   50.101 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.033 |   7.421 |   50.133 | 
     | MAC_inst_2/U28/B2                            |   v   | MAC_inst_2/n3                                      | OAI22_X1  | 0.000 |   7.421 |   50.133 | 
     | MAC_inst_2/U28/ZN                            |   ^   | MAC_inst_2/n155                                    | OAI22_X1  | 0.149 |   7.570 |   50.282 | 
     | MAC_inst_2/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_2/n155                                    | DFF_X1    | 0.000 |   7.570 |   50.283 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.713 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.712 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.592 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.590 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.465 | 
     | clk__L3_I33/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.465 | 
     | clk__L3_I33/Z                   |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.374 |  -42.339 | 
     | MAC_inst_2/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.000 |   0.375 |  -42.338 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_1/data_out_reg_9_/CK 
Endpoint:   MAC_inst_1/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.294
- Arrival Time                  7.577
= Slack Time                   42.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.718 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.719 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.838 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   42.842 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   42.971 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   42.973 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.099 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.100 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   43.482 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.483 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   43.538 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   43.538 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   43.645 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   43.645 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   43.750 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   43.750 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   43.858 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   43.858 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.058 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.058 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   44.423 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   44.423 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   44.511 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   44.511 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   44.742 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   44.742 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.159 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.159 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   45.477 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   45.477 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   45.870 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   45.870 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   45.930 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   45.930 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   46.253 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   46.254 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   46.310 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   46.310 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   46.589 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   46.590 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   46.870 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   46.871 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   47.427 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   47.427 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   47.852 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   47.852 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   47.889 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   47.889 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.067 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.067 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   48.252 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   48.252 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   48.323 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   48.324 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   48.631 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   48.631 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   48.907 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   48.907 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.280 |   6.469 |   49.187 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.469 |   49.187 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.747 |   49.465 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.747 |   49.465 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   7.024 |   49.741 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.024 |   49.742 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.435 |   50.153 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.435 |   50.153 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.034 |   7.469 |   50.187 | 
     | MAC_inst_1/U87/B2                            |   v   | MAC_inst_1/n2                                      | OAI21_X1  | 0.000 |   7.469 |   50.187 | 
     | MAC_inst_1/U87/ZN                            |   ^   | MAC_inst_1/n93                                     | OAI21_X1  | 0.107 |   7.577 |   50.294 | 
     | MAC_inst_1/data_out_reg_9_/D                 |   ^   | MAC_inst_1/n93                                     | DFF_X1    | 0.000 |   7.577 |   50.294 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.718 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.716 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.597 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -42.595 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -42.467 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -42.467 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.127 |   0.377 |  -42.340 | 
     | MAC_inst_1/data_out_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.378 |  -42.340 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  7.572
= Slack Time                   42.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.720 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.721 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.840 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   42.844 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   42.973 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   42.973 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.100 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.100 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   43.481 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.481 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   43.536 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.537 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.643 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.644 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   43.748 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   43.748 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   43.857 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   43.857 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.057 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.057 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   44.418 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   44.418 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   44.506 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   44.506 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   44.735 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   44.735 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.150 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.150 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   45.468 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   45.468 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   45.861 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   45.861 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   45.920 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   45.920 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   46.237 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   46.237 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   46.296 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   46.296 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   46.574 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   46.574 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   46.853 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   46.853 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.130 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   47.130 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   47.408 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   47.408 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   47.686 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   47.686 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.118 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.119 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.160 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.160 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   48.339 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.339 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   48.509 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   48.509 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   48.565 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   48.565 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   48.867 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   48.867 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.426 |   49.146 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.426 |   49.146 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.705 |   49.425 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.705 |   49.425 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.278 |   6.983 |   49.703 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.983 |   49.703 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.410 |   7.393 |   50.113 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.393 |   50.113 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.032 |   7.426 |   50.145 | 
     | MAC_inst_4/U28/B2                            |   v   | MAC_inst_4/n2                                      | OAI22_X1  | 0.000 |   7.426 |   50.146 | 
     | MAC_inst_4/U28/ZN                            |   ^   | MAC_inst_4/n154                                    | OAI22_X1  | 0.146 |   7.572 |   50.291 | 
     | MAC_inst_4/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_4/n154                                    | DFF_X1    | 0.000 |   7.572 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.720 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.719 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.599 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -42.598 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -42.470 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -42.469 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.380 |  -42.339 | 
     | MAC_inst_4/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.381 |  -42.338 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.288
- Arrival Time                  7.566
= Slack Time                   42.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.722 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.723 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.843 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   42.845 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   42.972 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   42.972 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.101 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.101 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   43.498 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   43.499 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   43.553 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   43.553 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   43.662 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   43.662 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   43.767 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   43.767 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   43.876 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   43.876 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.076 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.076 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   44.462 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   44.464 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   44.553 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.553 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   44.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   44.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   45.200 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   45.200 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   45.517 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   45.517 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   45.901 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   45.902 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   45.962 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   45.962 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   46.267 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   46.267 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   46.322 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   46.322 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   46.597 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   46.597 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   46.873 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   46.873 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.155 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.155 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   47.433 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   47.433 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   47.711 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   47.711 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.136 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.136 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   48.175 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   48.175 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   48.353 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   48.353 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   48.515 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   48.515 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   48.566 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   48.566 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   48.866 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   48.866 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.421 |   49.143 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.421 |   49.143 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.700 |   49.422 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.700 |   49.422 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.976 |   49.698 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.976 |   49.698 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.386 |   50.108 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.386 |   50.108 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.033 |   7.419 |   50.141 | 
     | MAC_inst_3/U28/B2                            |   v   | MAC_inst_3/n2                                      | OAI22_X1  | 0.000 |   7.419 |   50.141 | 
     | MAC_inst_3/U28/ZN                            |   ^   | MAC_inst_3/n154                                    | OAI22_X1  | 0.147 |   7.566 |   50.288 | 
     | MAC_inst_3/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_3/n154                                    | DFF_X1    | 0.000 |   7.566 |   50.288 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.722 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.721 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.601 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.599 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.474 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.474 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -42.345 | 
     | MAC_inst_3/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.378 |  -42.344 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_2/data_out_reg_9_/CK 
Endpoint:   MAC_inst_2/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  7.529
= Slack Time                   42.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.764 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.765 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.884 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   42.887 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.014 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.014 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.143 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.144 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   43.528 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.528 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   43.583 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   43.583 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   43.689 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   43.690 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   43.795 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   43.795 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   43.902 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   43.903 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.102 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.102 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   44.481 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   44.483 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   44.572 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   44.572 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   44.804 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   44.804 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   45.216 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   45.216 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   45.532 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   45.533 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   45.934 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   45.935 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   45.994 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   45.995 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   46.306 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   46.306 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   46.363 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   46.363 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   46.639 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   46.639 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   46.917 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   46.917 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.194 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.194 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   47.475 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   47.475 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   47.904 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   47.904 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   47.942 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   47.942 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.120 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.120 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   48.281 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   48.281 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   48.331 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   48.331 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   48.631 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   48.631 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   48.907 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   48.907 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.423 |   49.186 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.423 |   49.187 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.701 |   49.464 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.701 |   49.464 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.977 |   49.740 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.977 |   49.740 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.388 |   50.151 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.388 |   50.152 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.033 |   7.421 |   50.184 | 
     | MAC_inst_2/U87/B2                            |   v   | MAC_inst_2/n3                                      | OAI21_X1  | 0.000 |   7.421 |   50.184 | 
     | MAC_inst_2/U87/ZN                            |   ^   | MAC_inst_2/n165                                    | OAI21_X1  | 0.108 |   7.529 |   50.292 | 
     | MAC_inst_2/data_out_reg_9_/D                 |   ^   | MAC_inst_2/n165                                    | DFF_X1    | 0.000 |   7.529 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.764 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.763 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.643 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.641 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.516 | 
     | clk__L3_I33/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.515 | 
     | clk__L3_I33/Z                 |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.374 |  -42.390 | 
     | MAC_inst_2/data_out_reg_9_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.375 |  -42.389 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_4/data_out_reg_9_/CK 
Endpoint:   MAC_inst_4/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  7.529
= Slack Time                   42.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.767 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.769 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.888 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   42.891 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.020 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.020 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.147 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.148 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   43.528 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.529 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   43.584 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.584 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.691 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.691 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   43.796 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   43.796 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   43.904 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   43.904 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.104 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.104 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   44.465 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   44.466 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   44.553 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   44.553 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   44.782 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   44.783 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.198 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.198 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   45.515 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   45.515 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   45.908 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   45.908 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   45.967 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   45.968 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   46.284 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   46.284 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   46.343 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   46.344 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   46.621 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   46.621 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   46.900 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   46.900 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.178 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   47.178 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   47.734 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   47.734 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.166 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.166 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.207 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.207 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   48.386 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.386 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   48.556 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   48.557 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   48.612 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   48.612 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   48.914 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   48.914 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.426 |   49.193 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.426 |   49.194 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.705 |   49.472 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.705 |   49.472 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.278 |   6.983 |   49.750 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.983 |   49.750 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.410 |   7.393 |   50.160 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.393 |   50.160 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.032 |   7.426 |   50.193 | 
     | MAC_inst_4/U87/B2                            |   v   | MAC_inst_4/n2                                      | OAI21_X1  | 0.000 |   7.426 |   50.193 | 
     | MAC_inst_4/U87/ZN                            |   ^   | MAC_inst_4/n164                                    | OAI21_X1  | 0.103 |   7.529 |   50.296 | 
     | MAC_inst_4/data_out_reg_9_/D                 |   ^   | MAC_inst_4/n164                                    | DFF_X1    | 0.000 |   7.529 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.767 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.766 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.647 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -42.645 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -42.517 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -42.516 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.127 |   0.377 |  -42.390 | 
     | MAC_inst_4/data_out_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.378 |  -42.389 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_3/data_out_reg_9_/CK 
Endpoint:   MAC_inst_3/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  7.524
= Slack Time                   42.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.772 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.773 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   42.892 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   42.895 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.022 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.022 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.151 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.151 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   43.548 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   43.549 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   43.603 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   43.603 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   43.711 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   43.711 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   43.816 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   43.817 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   43.925 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   43.925 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.125 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.125 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   44.512 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   44.514 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   44.603 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.603 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   44.834 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   44.835 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   45.249 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   45.249 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   45.566 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   45.566 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   45.951 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   45.951 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.011 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.011 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   46.316 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   46.316 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   46.372 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   46.372 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   46.646 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   46.646 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   46.922 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   46.923 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.204 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.205 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   47.483 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   47.483 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   47.761 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   47.761 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.186 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.186 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   48.225 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   48.225 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   48.403 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   48.403 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   48.564 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   48.564 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   48.615 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   48.615 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   48.916 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   48.916 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.421 |   49.192 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.421 |   49.192 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.700 |   49.471 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.700 |   49.471 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.976 |   49.748 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.976 |   49.748 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.386 |   50.157 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.386 |   50.157 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.033 |   7.419 |   50.190 | 
     | MAC_inst_3/U87/B2                            |   v   | MAC_inst_3/n2                                      | OAI21_X1  | 0.000 |   7.419 |   50.190 | 
     | MAC_inst_3/U87/ZN                            |   ^   | MAC_inst_3/n164                                    | OAI21_X1  | 0.105 |   7.524 |   50.296 | 
     | MAC_inst_3/data_out_reg_9_/D                 |   ^   | MAC_inst_3/n164                                    | DFF_X1    | 0.000 |   7.524 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.772 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.770 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.651 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.649 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.524 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.523 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -42.394 | 
     | MAC_inst_3/data_out_reg_9_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.378 |  -42.394 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.387
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.297
- Arrival Time                  7.340
= Slack Time                   42.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.957 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.958 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.078 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.081 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   43.211 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   43.212 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.339 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.340 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   43.722 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.722 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   43.777 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   43.778 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   43.885 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   43.885 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   43.990 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   43.990 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.097 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.098 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.297 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.297 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   44.662 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   44.662 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   44.750 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   44.750 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   44.981 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   44.981 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.398 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.398 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   45.716 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   45.716 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.169 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.169 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   46.493 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   46.493 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   46.550 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   46.550 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   46.829 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   46.829 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.110 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.110 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.388 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.388 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   47.666 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   47.666 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.091 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.091 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.128 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.128 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.306 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.306 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   48.491 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   48.491 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   48.563 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   48.564 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   48.870 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   48.870 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   49.146 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   49.146 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.280 |   6.469 |   49.426 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.469 |   49.426 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.747 |   49.704 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.747 |   49.704 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.157 |   50.114 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.157 |   50.114 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.035 |   7.192 |   50.149 | 
     | MAC_inst_1/U29/B2                            |   v   | MAC_inst_1/n3                                      | OAI22_X1  | 0.000 |   7.192 |   50.149 | 
     | MAC_inst_1/U29/ZN                            |   ^   | MAC_inst_1/n104                                    | OAI22_X1  | 0.148 |   7.340 |   50.297 | 
     | MAC_inst_1/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_1/n104                                    | DFF_X1    | 0.000 |   7.340 |   50.297 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.957 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.956 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.836 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -42.835 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -42.707 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -42.707 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.134 |   0.385 |  -42.572 | 
     | MAC_inst_1/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.387 |  -42.570 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  7.291
= Slack Time                   42.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.995 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.996 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.115 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.118 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.245 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.245 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.374 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.375 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   43.759 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.759 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   43.814 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   43.814 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   43.920 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   43.920 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.026 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.026 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.133 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.133 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.333 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.333 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   44.712 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   44.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   44.803 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   44.803 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.034 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.035 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   45.447 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   45.447 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   45.763 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   45.763 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   46.165 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   46.165 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   46.225 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   46.225 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   46.537 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   46.537 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   46.593 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   46.594 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   46.870 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   46.870 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.425 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.425 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   47.706 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   47.706 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.135 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.135 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   48.173 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   48.173 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.351 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.351 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   48.512 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   48.512 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   48.562 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   48.562 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   48.862 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   48.862 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   49.138 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.138 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.423 |   49.417 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.423 |   49.418 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.701 |   49.695 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.701 |   49.695 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.411 |   7.111 |   50.106 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.112 |   50.106 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.033 |   7.145 |   50.140 | 
     | MAC_inst_2/U29/B2                            |   v   | MAC_inst_2/n4                                      | OAI22_X1  | 0.000 |   7.145 |   50.140 | 
     | MAC_inst_2/U29/ZN                            |   ^   | MAC_inst_2/n154                                    | OAI22_X1  | 0.146 |   7.291 |   50.286 | 
     | MAC_inst_2/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_2/n154                                    | DFF_X1    | 0.000 |   7.291 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.995 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.993 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.874 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.872 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.747 | 
     | clk__L3_I34/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.746 | 
     | clk__L3_I34/Z                   |   ^   | clk__L3_N34 | CLKBUF_X3 | 0.127 |   0.375 |  -42.620 | 
     | MAC_inst_2/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N34 | DFF_X1    | 0.001 |   0.376 |  -42.618 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  7.295
= Slack Time                   42.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.996 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.997 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.117 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.120 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.249 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.249 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.376 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.376 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   43.757 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.758 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   43.813 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.813 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.920 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.920 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.025 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.025 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.133 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.133 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.333 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.333 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   44.694 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   44.695 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   44.782 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   44.782 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.011 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.011 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   45.744 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   45.744 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.137 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.137 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   46.196 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   46.196 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   46.513 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   46.513 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   46.572 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   46.572 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   46.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   46.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.129 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.129 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.407 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   47.407 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   47.685 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   47.685 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   47.963 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   47.963 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.395 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.395 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.436 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.436 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   48.615 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.615 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   48.785 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   48.786 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   48.841 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   48.841 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   49.143 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   49.143 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.426 |   49.422 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.426 |   49.423 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.705 |   49.701 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.705 |   49.701 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.116 |   50.112 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.116 |   50.112 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.034 |   7.150 |   50.146 | 
     | MAC_inst_4/U29/B2                            |   v   | MAC_inst_4/n3                                      | OAI22_X1  | 0.000 |   7.150 |   50.146 | 
     | MAC_inst_4/U29/ZN                            |   ^   | MAC_inst_4/n153                                    | OAI22_X1  | 0.145 |   7.295 |   50.292 | 
     | MAC_inst_4/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_4/n153                                    | DFF_X1    | 0.000 |   7.295 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.996 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.995 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.876 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -42.874 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -42.746 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -42.746 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.380 |  -42.616 | 
     | MAC_inst_4/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.381 |  -42.615 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_1/data_out_reg_8_/CK 
Endpoint:   MAC_inst_1/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.294
- Arrival Time                  7.298
= Slack Time                   42.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.996 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.998 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.117 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.120 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   43.250 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   43.251 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.378 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.379 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   43.761 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.761 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   43.817 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   43.817 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   43.924 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   43.924 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.029 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.029 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.137 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.137 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.336 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.336 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   44.701 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   44.701 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   44.790 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   44.790 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.020 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.020 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.437 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.438 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   45.755 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   45.756 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.148 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.148 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.208 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.208 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   46.532 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   46.532 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   46.589 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   46.589 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   46.868 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   46.868 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.427 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.427 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   47.705 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   47.705 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.130 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.131 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.168 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.168 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.345 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.345 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   48.530 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   48.531 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   48.602 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   48.603 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   48.909 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   48.909 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   49.185 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   49.185 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.280 |   6.469 |   49.465 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.469 |   49.466 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.747 |   49.743 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.747 |   49.743 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.157 |   50.153 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.157 |   50.153 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.035 |   7.192 |   50.188 | 
     | MAC_inst_1/U89/B2                            |   v   | MAC_inst_1/n3                                      | OAI21_X1  | 0.000 |   7.192 |   50.188 | 
     | MAC_inst_1/U89/ZN                            |   ^   | MAC_inst_1/n94                                     | OAI21_X1  | 0.106 |   7.298 |   50.294 | 
     | MAC_inst_1/data_out_reg_8_/D                 |   ^   | MAC_inst_1/n94                                     | DFF_X1    | 0.000 |   7.298 |   50.294 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.996 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.995 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.876 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -42.874 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -42.746 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -42.746 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.127 |   0.377 |  -42.619 | 
     | MAC_inst_1/data_out_reg_8_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.000 |   0.377 |  -42.619 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.289
- Arrival Time                  7.287
= Slack Time                   43.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.003 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.004 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.123 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.125 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.253 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.253 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.381 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.382 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   43.779 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   43.780 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   43.834 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   43.834 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   43.942 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   43.942 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.047 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.047 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.156 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.156 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.356 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.356 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   44.743 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   44.745 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   44.833 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.834 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   45.480 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   45.480 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   45.797 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   45.797 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   46.182 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   46.182 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.242 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.242 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   46.547 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   46.547 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   46.603 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   46.603 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   46.877 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   46.877 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.153 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.153 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.435 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.436 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   47.713 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   47.714 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   47.991 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   47.991 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.417 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.417 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   48.456 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   48.456 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   48.633 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   48.633 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   48.795 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   48.795 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   48.846 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   48.846 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   49.147 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.147 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.421 |   49.423 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.421 |   49.423 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.700 |   49.702 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.700 |   49.702 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.109 |   50.112 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.109 |   50.112 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   7.142 |   50.144 | 
     | MAC_inst_3/U29/B2                            |   v   | MAC_inst_3/n3                                      | OAI22_X1  | 0.000 |   7.142 |   50.144 | 
     | MAC_inst_3/U29/ZN                            |   ^   | MAC_inst_3/n153                                    | OAI22_X1  | 0.145 |   7.287 |   50.289 | 
     | MAC_inst_3/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_3/n153                                    | DFF_X1    | 0.000 |   7.287 |   50.289 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.002 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.001 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.882 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.880 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.754 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.754 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -42.625 | 
     | MAC_inst_3/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.378 |  -42.624 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_2/data_out_reg_8_/CK 
Endpoint:   MAC_inst_2/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  7.251
= Slack Time                   43.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.042 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.043 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.163 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.165 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.292 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.292 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.422 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.422 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   43.806 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.807 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   43.861 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   43.861 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   43.968 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   43.968 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.074 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.074 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.181 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.181 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.380 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.380 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   44.759 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   44.761 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   44.850 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   44.851 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.082 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.082 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   45.494 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   45.494 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   45.811 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   45.811 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   46.213 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   46.213 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   46.273 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   46.273 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   46.584 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   46.585 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   46.641 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   46.641 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   46.918 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   46.918 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.195 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.195 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.473 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.473 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   47.753 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   47.754 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.182 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.182 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   48.220 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   48.221 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.398 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.398 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   48.559 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   48.559 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   48.610 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   48.610 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   48.910 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   48.910 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   49.186 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.186 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.423 |   49.465 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.423 |   49.465 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.701 |   49.743 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.701 |   49.743 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.411 |   7.111 |   50.153 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.112 |   50.154 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.033 |   7.145 |   50.187 | 
     | MAC_inst_2/U89/B2                            |   v   | MAC_inst_2/n4                                      | OAI21_X1  | 0.000 |   7.145 |   50.187 | 
     | MAC_inst_2/U89/ZN                            |   ^   | MAC_inst_2/n164                                    | OAI21_X1  | 0.106 |   7.251 |   50.293 | 
     | MAC_inst_2/data_out_reg_8_/D                 |   ^   | MAC_inst_2/n164                                    | DFF_X1    | 0.000 |   7.251 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.042 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.041 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.921 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.919 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.794 | 
     | clk__L3_I33/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.794 | 
     | clk__L3_I33/Z                 |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.374 |  -42.668 | 
     | MAC_inst_2/data_out_reg_8_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.375 |  -42.667 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_4/data_out_reg_8_/CK 
Endpoint:   MAC_inst_4/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  7.254
= Slack Time                   43.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.043 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.044 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.163 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.167 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.296 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.296 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.423 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.423 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   43.804 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.804 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   43.859 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.860 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.966 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.967 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.071 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.071 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.380 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.380 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   44.741 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   44.741 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   44.829 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   44.829 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.058 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.058 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.473 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.473 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   45.791 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   45.791 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.184 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.184 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   46.243 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   46.243 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   46.560 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   46.560 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   46.619 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   46.619 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   46.897 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   46.897 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.176 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.176 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.453 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   47.453 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   47.731 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   47.731 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.009 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   48.009 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.441 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.442 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.483 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.483 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   48.662 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.662 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   48.832 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   48.832 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   48.888 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   48.888 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   49.190 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   49.190 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.426 |   49.469 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.426 |   49.469 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.705 |   49.748 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.705 |   49.748 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.116 |   50.158 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.116 |   50.158 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.034 |   7.150 |   50.193 | 
     | MAC_inst_4/U89/B2                            |   v   | MAC_inst_4/n3                                      | OAI21_X1  | 0.000 |   7.150 |   50.193 | 
     | MAC_inst_4/U89/ZN                            |   ^   | MAC_inst_4/n163                                    | OAI21_X1  | 0.104 |   7.254 |   50.296 | 
     | MAC_inst_4/data_out_reg_8_/D                 |   ^   | MAC_inst_4/n163                                    | DFF_X1    | 0.000 |   7.254 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.043 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.041 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.922 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -42.920 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -42.792 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -42.792 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.127 |   0.377 |  -42.665 | 
     | MAC_inst_4/data_out_reg_8_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.378 |  -42.665 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_3/data_out_reg_8_/CK 
Endpoint:   MAC_inst_3/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.295
- Arrival Time                  7.251
= Slack Time                   43.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.044 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.045 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.164 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.167 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.294 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.294 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.423 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.423 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   43.820 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   43.821 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   43.875 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   43.875 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   43.983 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   43.983 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.197 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.198 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.397 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.397 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   44.784 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   44.786 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   44.875 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.875 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.107 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.107 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   45.521 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   45.522 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   45.838 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   45.838 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   46.223 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   46.223 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.283 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.283 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   46.588 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   46.588 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   46.644 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   46.644 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   46.918 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   46.918 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.195 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.195 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.477 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.477 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   47.755 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   47.755 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   48.033 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   48.033 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.458 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.458 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   48.497 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   48.497 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   48.675 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   48.675 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   48.836 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   48.836 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   48.887 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   48.887 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   49.188 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.188 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.421 |   49.464 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.421 |   49.464 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.279 |   6.700 |   49.743 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.700 |   49.743 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.109 |   50.153 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.109 |   50.153 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   7.142 |   50.186 | 
     | MAC_inst_3/U89/B2                            |   v   | MAC_inst_3/n3                                      | OAI21_X1  | 0.000 |   7.142 |   50.186 | 
     | MAC_inst_3/U89/ZN                            |   ^   | MAC_inst_3/n163                                    | OAI21_X1  | 0.109 |   7.251 |   50.295 | 
     | MAC_inst_3/data_out_reg_8_/D                 |   ^   | MAC_inst_3/n163                                    | DFF_X1    | 0.000 |   7.251 |   50.295 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.044 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.043 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -42.923 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -42.921 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -42.796 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -42.796 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -42.666 | 
     | MAC_inst_3/data_out_reg_8_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.378 |  -42.666 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  7.066
= Slack Time                   43.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.230 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.232 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.351 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.354 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   43.484 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   43.485 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.612 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.613 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   43.995 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   43.995 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.051 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   44.051 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   44.158 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   44.158 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.263 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.263 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.371 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.371 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.570 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.570 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   44.935 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   44.935 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.024 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.024 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.254 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.254 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.671 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.672 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   45.989 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   45.990 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.382 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.382 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.442 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.442 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   46.766 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   46.766 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   46.823 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   46.823 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.102 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.102 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.383 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.383 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.661 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.661 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   47.939 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   47.939 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.364 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.365 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.402 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.402 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.579 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.579 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   48.836 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   48.837 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   49.143 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   49.143 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   49.419 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   49.419 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.280 |   6.469 |   49.699 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.469 |   49.700 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.881 |   50.111 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.881 |   50.111 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.034 |   6.915 |   50.145 | 
     | MAC_inst_1/U30/B2                            |   v   | MAC_inst_1/n4                                      | OAI22_X1  | 0.000 |   6.915 |   50.146 | 
     | MAC_inst_1/U30/ZN                            |   ^   | MAC_inst_1/n105                                    | OAI22_X1  | 0.150 |   7.066 |   50.296 | 
     | MAC_inst_1/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_1/n105                                    | DFF_X1    | 0.000 |   7.066 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.230 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.229 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.110 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.108 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -42.980 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -42.980 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.134 |   0.385 |  -42.846 | 
     | MAC_inst_1/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.386 |  -42.844 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  7.020
= Slack Time                   43.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.271 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.272 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.391 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.395 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.524 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.524 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.651 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.651 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.032 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.032 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.087 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.088 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.194 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.195 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.299 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.299 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.408 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.408 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.608 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.608 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   44.969 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   44.969 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.057 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.057 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.286 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.286 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.412 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.412 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   46.471 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   46.471 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   46.788 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   46.788 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.125 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.125 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.403 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.681 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.410 |   47.681 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.688 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.237 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.966 |   48.237 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.669 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.670 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.711 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.711 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   48.890 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.890 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   49.060 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.789 |   49.060 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   49.116 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   49.116 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   49.418 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   49.418 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.426 |   49.697 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.426 |   49.697 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.839 |   50.109 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.839 |   50.109 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.035 |   6.873 |   50.144 | 
     | MAC_inst_4/U30/B2                            |   v   | MAC_inst_4/n4                                      | OAI22_X1  | 0.000 |   6.873 |   50.144 | 
     | MAC_inst_4/U30/ZN                            |   ^   | MAC_inst_4/n152                                    | OAI22_X1  | 0.147 |   7.020 |   50.291 | 
     | MAC_inst_4/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_4/n152                                    | DFF_X1    | 0.000 |   7.020 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.271 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.270 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.150 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.149 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.021 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.020 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.380 |  -42.890 | 
     | MAC_inst_4/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.381 |  -42.889 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.284
- Arrival Time                  7.012
= Slack Time                   43.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.272 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.274 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.393 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.395 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.522 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.523 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.652 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.652 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.036 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.037 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.091 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.092 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   44.198 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   44.198 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.304 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.304 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.411 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.411 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.610 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.611 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   44.990 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   44.991 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.081 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   45.081 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.312 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.312 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   45.724 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   45.724 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.041 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.041 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   46.443 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   46.443 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   46.503 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   46.503 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   46.815 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   46.815 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   46.871 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   46.871 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   47.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.425 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.426 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.703 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.703 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   47.984 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   47.984 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.412 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.413 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   48.451 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   48.451 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.628 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.628 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   48.789 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   48.789 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   48.840 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   48.840 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   49.140 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   49.140 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   49.416 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.416 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.423 |   49.695 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.423 |   49.695 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.833 |   50.105 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.833 |   50.105 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.033 |   6.866 |   50.138 | 
     | MAC_inst_2/U30/B2                            |   v   | MAC_inst_2/n5                                      | OAI22_X1  | 0.000 |   6.866 |   50.138 | 
     | MAC_inst_2/U30/ZN                            |   ^   | MAC_inst_2/n153                                    | OAI22_X1  | 0.146 |   7.012 |   50.284 | 
     | MAC_inst_2/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_2/n153                                    | DFF_X1    | 0.000 |   7.012 |   50.284 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.272 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.271 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.152 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.150 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.024 | 
     | clk__L3_I33/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.024 | 
     | clk__L3_I33/Z                   |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.374 |  -42.898 | 
     | MAC_inst_2/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.000 |   0.375 |  -42.898 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.287
- Arrival Time                  7.014
= Slack Time                   43.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.274 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.275 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.394 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.396 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.524 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.524 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.652 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.653 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.050 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.051 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   44.213 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   44.213 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.318 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.318 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.427 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.427 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.627 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.627 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.014 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.016 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.105 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.105 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.336 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.336 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   45.751 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   45.751 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.068 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.068 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   46.453 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   46.453 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.513 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.513 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   46.818 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   46.818 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   46.874 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   46.874 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.148 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.148 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.424 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.424 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.706 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.707 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   47.985 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   47.985 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   48.262 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   48.263 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.688 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.688 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   48.727 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   48.727 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   48.904 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   48.904 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   49.066 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   49.066 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   49.117 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   49.117 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   49.418 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.418 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.421 |   49.694 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.421 |   49.694 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.831 |   50.104 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.831 |   50.104 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.034 |   6.865 |   50.138 | 
     | MAC_inst_3/U30/B2                            |   v   | MAC_inst_3/n4                                      | OAI22_X1  | 0.000 |   6.865 |   50.138 | 
     | MAC_inst_3/U30/ZN                            |   ^   | MAC_inst_3/n152                                    | OAI22_X1  | 0.149 |   7.014 |   50.287 | 
     | MAC_inst_3/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_3/n152                                    | DFF_X1    | 0.000 |   7.014 |   50.287 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.274 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.272 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.153 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.151 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.026 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.025 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -42.896 | 
     | MAC_inst_3/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.378 |  -42.895 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/data_out_reg_7_/CK 
Endpoint:   MAC_inst_1/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.299
- Arrival Time                  7.018
= Slack Time                   43.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.281 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.282 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.401 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.405 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   43.534 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   43.535 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.662 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.663 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   44.045 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.046 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.101 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   44.101 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   44.208 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   44.208 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.313 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.313 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.421 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.421 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.620 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.620 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   44.985 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   44.986 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.074 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.074 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.722 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.722 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.040 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.040 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.432 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.432 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.493 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.493 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   46.816 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   46.816 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   46.873 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   46.873 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.152 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.152 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.433 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.433 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.711 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   47.989 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   47.990 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.415 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.415 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.452 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.452 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.630 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.630 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   48.814 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   48.815 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   48.886 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   48.887 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   49.193 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   49.193 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   49.470 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   49.470 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.280 |   6.469 |   49.750 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.469 |   49.750 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.881 |   50.161 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.881 |   50.161 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.034 |   6.915 |   50.196 | 
     | MAC_inst_1/U91/B2                            |   v   | MAC_inst_1/n4                                      | OAI21_X1  | 0.000 |   6.915 |   50.196 | 
     | MAC_inst_1/U91/ZN                            |   ^   | MAC_inst_1/n95                                     | OAI21_X1  | 0.103 |   7.018 |   50.299 | 
     | MAC_inst_1/data_out_reg_7_/D                 |   ^   | MAC_inst_1/n95                                     | DFF_X1    | 0.000 |   7.018 |   50.299 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.281 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.279 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.160 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.158 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.030 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.250 |  -43.030 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.129 |   0.380 |  -42.901 | 
     | MAC_inst_1/data_out_reg_7_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.380 |  -42.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_2/data_out_reg_7_/CK 
Endpoint:   MAC_inst_2/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.295
- Arrival Time                  6.974
= Slack Time                   43.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.321 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.322 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.442 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.444 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.571 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.571 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.701 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.701 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.085 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.085 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.140 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.140 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   44.247 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   44.247 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.352 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.353 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.460 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.460 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.659 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.659 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.038 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.040 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.129 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   45.129 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.361 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.361 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   45.773 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   45.773 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.090 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.090 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   46.492 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   46.492 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   46.552 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   46.552 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   46.863 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   46.863 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   46.920 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   46.920 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   47.196 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.197 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.474 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.474 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.752 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.752 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.032 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   48.032 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.461 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.461 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   48.499 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   48.499 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.677 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.677 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   48.838 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   48.838 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   48.888 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   48.889 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   49.188 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   49.189 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   49.465 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.465 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.423 |   49.744 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.423 |   49.744 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.833 |   50.154 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.833 |   50.154 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.033 |   6.866 |   50.187 | 
     | MAC_inst_2/U91/B2                            |   v   | MAC_inst_2/n5                                      | OAI21_X1  | 0.000 |   6.866 |   50.187 | 
     | MAC_inst_2/U91/ZN                            |   ^   | MAC_inst_2/n163                                    | OAI21_X1  | 0.108 |   6.974 |   50.295 | 
     | MAC_inst_2/data_out_reg_7_/D                 |   ^   | MAC_inst_2/n163                                    | DFF_X1    | 0.000 |   6.974 |   50.295 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.321 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.320 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.200 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.198 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.073 | 
     | clk__L3_I32/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.073 | 
     | clk__L3_I32/Z                 |   ^   | clk__L3_N32 | CLKBUF_X3 | 0.128 |   0.376 |  -42.945 | 
     | MAC_inst_2/data_out_reg_7_/CK |   ^   | clk__L3_N32 | DFF_X1    | 0.000 |   0.376 |  -42.945 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_3/data_out_reg_7_/CK 
Endpoint:   MAC_inst_3/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  6.973
= Slack Time                   43.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.323 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.324 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.443 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.446 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.573 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.573 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.702 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.702 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.099 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.100 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.154 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.154 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   44.262 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   44.262 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.368 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.368 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.476 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.477 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.676 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.676 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.063 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.154 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.154 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.386 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.386 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   45.800 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   45.801 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.117 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.117 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   46.502 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   46.502 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.562 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.562 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   46.867 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   46.867 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   46.923 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   46.923 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.197 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.197 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.474 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.474 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.756 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.756 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   48.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   48.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   48.312 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   48.312 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.737 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.737 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   48.776 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   48.776 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   48.954 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   48.954 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   49.115 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   49.115 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   49.166 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   49.166 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   49.467 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.467 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.421 |   49.743 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.421 |   49.743 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.831 |   50.153 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.831 |   50.153 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.034 |   6.865 |   50.187 | 
     | MAC_inst_3/U91/B2                            |   v   | MAC_inst_3/n4                                      | OAI21_X1  | 0.000 |   6.865 |   50.188 | 
     | MAC_inst_3/U91/ZN                            |   ^   | MAC_inst_3/n162                                    | OAI21_X1  | 0.108 |   6.973 |   50.295 | 
     | MAC_inst_3/data_out_reg_7_/D                 |   ^   | MAC_inst_3/n162                                    | DFF_X1    | 0.000 |   6.973 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.323 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.322 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.202 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.200 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.075 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.075 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -42.945 | 
     | MAC_inst_3/data_out_reg_7_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.378 |  -42.944 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_4/data_out_reg_7_/CK 
Endpoint:   MAC_inst_4/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.302
- Arrival Time                  6.976
= Slack Time                   43.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.327 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.328 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.447 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.450 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.579 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.580 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.707 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.707 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.088 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.088 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.143 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.143 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.250 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.250 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.355 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.355 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.463 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.463 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.663 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.663 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.024 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.025 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.112 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.112 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.342 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.342 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.757 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.757 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.075 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.075 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.468 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.468 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   46.527 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   46.527 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   46.844 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   46.844 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   46.903 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   46.903 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.180 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.180 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.459 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.459 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.737 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   47.737 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   48.015 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   48.015 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.293 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   48.293 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.725 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.725 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.767 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.767 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   48.945 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.945 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   49.116 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   49.116 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   49.171 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   49.172 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   49.473 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   49.473 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.426 |   49.753 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.426 |   49.753 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.839 |   50.165 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.839 |   50.165 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.035 |   6.873 |   50.200 | 
     | MAC_inst_4/U91/B2                            |   v   | MAC_inst_4/n4                                      | OAI21_X1  | 0.000 |   6.873 |   50.200 | 
     | MAC_inst_4/U91/ZN                            |   ^   | MAC_inst_4/n162                                    | OAI21_X1  | 0.103 |   6.976 |   50.302 | 
     | MAC_inst_4/data_out_reg_7_/D                 |   ^   | MAC_inst_4/n162                                    | DFF_X1    | 0.000 |   6.976 |   50.302 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.326 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.325 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.206 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.204 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.076 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.076 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.131 |   0.382 |  -42.944 | 
     | MAC_inst_4/data_out_reg_7_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.000 |   0.382 |  -42.944 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.297
- Arrival Time                  6.778
= Slack Time                   43.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.519 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.520 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.639 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.643 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   43.772 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   43.773 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.900 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.901 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   44.283 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.284 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.339 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   44.339 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   44.446 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   44.446 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.551 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.551 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.659 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.659 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.858 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.858 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   45.223 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   45.224 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.312 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.312 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.543 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.543 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   45.960 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   45.960 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.278 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.278 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.670 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.670 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.731 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.731 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.054 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.054 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.390 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.390 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.671 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.671 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   47.949 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.950 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   48.227 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   48.228 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.653 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.653 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.690 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.690 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.868 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.868 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   49.052 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   49.053 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   49.124 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   49.125 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   49.431 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   49.431 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   49.708 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   49.708 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.599 |   50.118 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.599 |   50.118 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.032 |   6.632 |   50.150 | 
     | MAC_inst_1/U31/B2                            |   v   | MAC_inst_1/n5                                      | OAI22_X1  | 0.000 |   6.632 |   50.150 | 
     | MAC_inst_1/U31/ZN                            |   ^   | MAC_inst_1/n106                                    | OAI22_X1  | 0.147 |   6.778 |   50.297 | 
     | MAC_inst_1/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_1/n106                                    | DFF_X1    | 0.000 |   6.778 |   50.297 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.519 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.517 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.398 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.397 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.269 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.268 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.134 |   0.385 |  -43.134 | 
     | MAC_inst_1/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.386 |  -43.132 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.290
- Arrival Time                  6.741
= Slack Time                   43.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.549 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.550 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.670 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.673 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.802 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.802 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.929 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.929 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.310 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.311 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.366 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.366 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.473 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.473 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.578 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.578 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.686 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.686 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.886 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.886 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.247 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.248 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.335 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.335 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.564 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.564 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   45.979 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   45.980 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.297 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.297 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.690 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.690 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   46.749 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   46.749 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   47.066 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   47.066 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   47.125 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   47.125 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.403 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.403 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.682 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.682 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   48.237 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   48.238 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.515 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   48.515 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   48.948 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.948 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   48.989 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   48.989 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   49.168 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   49.168 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   49.338 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   49.338 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   49.394 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   49.394 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   49.696 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   49.696 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.409 |   6.556 |   50.105 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.556 |   50.105 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.035 |   6.591 |   50.140 | 
     | MAC_inst_4/U31/B2                            |   v   | MAC_inst_4/n5                                      | OAI22_X1  | 0.000 |   6.591 |   50.140 | 
     | MAC_inst_4/U31/ZN                            |   ^   | MAC_inst_4/n151                                    | OAI22_X1  | 0.149 |   6.741 |   50.290 | 
     | MAC_inst_4/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_4/n151                                    | DFF_X1    | 0.000 |   6.741 |   50.290 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.549 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.548 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.428 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.427 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.299 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.299 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.380 |  -43.169 | 
     | MAC_inst_4/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.381 |  -43.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.289
- Arrival Time                  6.735
= Slack Time                   43.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.554 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.555 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.674 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.677 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.804 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.804 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.933 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.933 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.330 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.331 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.385 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.385 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   44.493 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   44.493 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.598 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.599 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.907 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.907 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.294 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.296 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.385 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.385 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.616 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.617 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.031 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.031 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.348 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.348 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   46.733 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   46.733 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.793 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.793 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.098 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.098 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.154 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.154 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.428 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.428 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.704 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.705 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   47.986 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   47.987 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   48.265 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   48.265 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   48.543 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   48.543 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   48.968 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   48.968 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   49.007 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   49.007 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   49.185 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   49.185 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   49.346 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   49.346 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.843 |   49.397 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   49.397 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   49.698 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.698 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.412 |   6.556 |   50.110 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.557 |   50.110 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.033 |   6.590 |   50.143 | 
     | MAC_inst_3/U31/B2                            |   v   | MAC_inst_3/n5                                      | OAI22_X1  | 0.000 |   6.590 |   50.144 | 
     | MAC_inst_3/U31/ZN                            |   ^   | MAC_inst_3/n151                                    | OAI22_X1  | 0.145 |   6.735 |   50.289 | 
     | MAC_inst_3/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_3/n151                                    | DFF_X1    | 0.000 |   6.735 |   50.289 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.554 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.552 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.433 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.431 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.306 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.305 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -43.176 | 
     | MAC_inst_3/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.379 |  -43.175 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  6.731
= Slack Time                   43.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.562 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.563 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.683 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.685 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.812 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.813 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.942 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.942 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.326 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.327 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.381 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.381 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   44.488 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   44.488 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.594 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.594 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.701 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.701 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.900 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.900 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.280 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.281 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.370 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   45.371 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.602 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.602 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   46.014 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   46.014 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.331 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.331 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   46.733 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   46.733 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   46.793 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   46.793 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   47.105 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   47.105 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   47.161 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   47.161 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   47.438 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.438 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.715 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.715 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   47.993 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   47.993 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.273 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   48.274 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.702 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.702 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   48.741 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   48.741 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.918 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.918 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   49.079 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   49.079 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   49.130 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   49.130 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   49.430 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   49.430 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   49.706 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.706 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.409 |   6.553 |   50.115 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.553 |   50.115 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.032 |   6.585 |   50.147 | 
     | MAC_inst_2/U31/B2                            |   v   | MAC_inst_2/n7                                      | OAI22_X1  | 0.000 |   6.585 |   50.147 | 
     | MAC_inst_2/U31/ZN                            |   ^   | MAC_inst_2/n152                                    | OAI22_X1  | 0.146 |   6.731 |   50.293 | 
     | MAC_inst_2/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_2/n152                                    | DFF_X1    | 0.000 |   6.731 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.562 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.561 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.442 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.440 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.312 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.312 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.382 |  -43.181 | 
     | MAC_inst_2/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.383 |  -43.180 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_1/data_out_reg_6_/CK 
Endpoint:   MAC_inst_1/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.305
- Arrival Time                  6.736
= Slack Time                   43.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.569 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.570 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.690 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.693 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   43.823 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   43.824 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   43.951 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   43.952 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   44.334 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.334 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.390 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   44.390 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   44.497 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   44.497 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.602 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.602 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.710 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.710 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   44.909 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   44.909 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   45.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   45.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.362 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.363 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.593 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.593 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   46.010 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   46.011 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.328 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.328 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.721 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.721 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.781 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.781 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.105 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.105 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.162 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.162 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.441 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.441 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.722 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.722 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   48.000 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.000 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   48.278 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   48.278 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.703 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.703 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.740 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.740 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   48.918 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   48.918 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   49.103 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   49.103 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.606 |   49.175 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   49.176 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   49.482 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   49.482 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.189 |   49.758 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.189 |   49.758 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.599 |   50.168 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.599 |   50.168 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.032 |   6.632 |   50.201 | 
     | MAC_inst_1/U93/B2                            |   v   | MAC_inst_1/n5                                      | OAI21_X1  | 0.000 |   6.632 |   50.201 | 
     | MAC_inst_1/U93/ZN                            |   ^   | MAC_inst_1/n96                                     | OAI21_X1  | 0.104 |   6.736 |   50.305 | 
     | MAC_inst_1/data_out_reg_6_/D                 |   ^   | MAC_inst_1/n96                                     | DFF_X1    | 0.000 |   6.736 |   50.305 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.569 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.568 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.448 | 
     | clk__L2_I4/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.447 | 
     | clk__L2_I4/Z                  |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.319 | 
     | clk__L3_I22/A                 |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.319 | 
     | clk__L3_I22/Z                 |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.134 |   0.385 |  -43.184 | 
     | MAC_inst_1/data_out_reg_6_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.386 |  -43.183 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_3/data_out_reg_6_/CK 
Endpoint:   MAC_inst_3/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  6.695
= Slack Time                   43.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.601 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.602 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.722 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.724 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.851 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.851 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   43.980 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   43.980 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.377 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.378 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.432 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.432 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   44.541 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   44.541 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.646 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.646 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.755 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.755 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   44.955 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   44.955 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.341 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.343 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.432 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.432 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.664 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.664 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.079 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.079 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.396 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.396 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   46.780 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   46.781 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   46.841 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   46.841 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.146 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.146 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.201 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.201 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.476 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.476 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.752 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.752 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.433 |   48.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.433 |   48.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.711 |   48.312 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   48.312 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.989 |   48.590 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.989 |   48.590 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.414 |   49.015 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.414 |   49.015 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.453 |   49.054 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.453 |   49.054 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.631 |   49.232 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.631 |   49.232 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.162 |   5.793 |   49.394 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.793 |   49.394 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.051 |   5.844 |   49.444 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.844 |   49.445 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.144 |   49.745 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.745 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.412 |   6.557 |   50.158 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.557 |   50.158 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.033 |   6.590 |   50.191 | 
     | MAC_inst_3/U93/B2                            |   v   | MAC_inst_3/n5                                      | OAI21_X1  | 0.000 |   6.590 |   50.191 | 
     | MAC_inst_3/U93/ZN                            |   ^   | MAC_inst_3/n161                                    | OAI21_X1  | 0.105 |   6.695 |   50.296 | 
     | MAC_inst_3/data_out_reg_6_/D                 |   ^   | MAC_inst_3/n161                                    | DFF_X1    | 0.000 |   6.695 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.601 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.600 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.480 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.478 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.353 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.353 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -43.224 | 
     | MAC_inst_3/data_out_reg_6_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.378 |  -43.223 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_4/data_out_reg_6_/CK 
Endpoint:   MAC_inst_4/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  6.695
= Slack Time                   43.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.602 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.603 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.722 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.726 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   43.854 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   43.855 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   43.982 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   43.982 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.363 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.363 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.418 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.418 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.525 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.525 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.630 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.630 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.739 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.739 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   44.939 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   44.939 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.300 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.300 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.387 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.388 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.617 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.617 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   46.032 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   46.032 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.350 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.350 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.743 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.743 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   46.802 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   46.802 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   47.119 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   47.119 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   47.178 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   47.178 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.455 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.734 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.735 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   48.012 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.411 |   48.012 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.689 |   48.290 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   48.290 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.568 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.967 |   48.568 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   49.000 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   49.001 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   49.042 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   49.042 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   49.221 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   49.221 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   49.391 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.790 |   49.391 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   49.446 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   49.447 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.302 |   6.147 |   49.749 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.147 |   49.749 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.409 |   6.556 |   50.158 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.556 |   50.158 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.035 |   6.591 |   50.193 | 
     | MAC_inst_4/U93/B2                            |   v   | MAC_inst_4/n5                                      | OAI21_X1  | 0.000 |   6.591 |   50.193 | 
     | MAC_inst_4/U93/ZN                            |   ^   | MAC_inst_4/n161                                    | OAI21_X1  | 0.103 |   6.695 |   50.296 | 
     | MAC_inst_4/data_out_reg_6_/D                 |   ^   | MAC_inst_4/n161                                    | DFF_X1    | 0.000 |   6.695 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.602 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.600 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.481 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.479 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.351 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.351 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.127 |   0.377 |  -43.224 | 
     | MAC_inst_4/data_out_reg_6_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.378 |  -43.224 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_2/data_out_reg_6_/CK 
Endpoint:   MAC_inst_2/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.302
- Arrival Time                  6.691
= Slack Time                   43.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.611 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.612 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.732 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.734 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   43.861 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   43.861 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   43.991 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   43.991 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.375 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.375 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.430 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.430 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   44.537 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   44.537 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.642 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.643 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.750 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.750 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   44.949 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   44.949 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.328 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.330 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.419 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   45.419 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.651 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.651 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   46.063 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   46.063 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.380 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.380 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   46.782 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   46.782 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   46.842 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   46.842 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   47.153 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   47.153 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   47.210 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   47.210 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   47.486 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.487 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.764 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.764 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   48.042 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.042 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.322 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   48.322 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.751 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.751 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   48.789 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   48.789 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   48.967 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   48.967 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   49.128 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   49.128 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   49.178 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   49.179 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   49.478 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   49.479 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.144 |   49.755 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.144 |   49.755 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.409 |   6.553 |   50.164 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.553 |   50.164 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.032 |   6.585 |   50.196 | 
     | MAC_inst_2/U93/B2                            |   v   | MAC_inst_2/n7                                      | OAI21_X1  | 0.000 |   6.585 |   50.196 | 
     | MAC_inst_2/U93/ZN                            |   ^   | MAC_inst_2/n162                                    | OAI21_X1  | 0.106 |   6.691 |   50.302 | 
     | MAC_inst_2/data_out_reg_6_/D                 |   ^   | MAC_inst_2/n162                                    | DFF_X1    | 0.000 |   6.691 |   50.302 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.611 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.610 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.490 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.489 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.361 | 
     | clk__L3_I28/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.360 | 
     | clk__L3_I28/Z                 |   ^   | clk__L3_N28 | CLKBUF_X3 | 0.131 |   0.381 |  -43.230 | 
     | MAC_inst_2/data_out_reg_6_/CK |   ^   | clk__L3_N28 | DFF_X1    | 0.001 |   0.382 |  -43.228 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.297
- Arrival Time                  6.510
= Slack Time                   43.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.787 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.788 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.908 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.911 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   44.041 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   44.042 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   44.169 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   44.170 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   44.552 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.552 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.607 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   44.608 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   44.715 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   44.715 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.820 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.820 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.927 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.928 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   45.127 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   45.127 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   45.492 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   45.492 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.580 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.580 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.811 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.811 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   46.228 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   46.228 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.546 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.546 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.939 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.939 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   46.999 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   46.999 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.323 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.323 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.380 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.380 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.659 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.659 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.940 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.940 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   48.218 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.218 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   48.496 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   48.496 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.921 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.921 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   48.958 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   48.958 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   49.136 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   49.136 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   49.321 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   49.321 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.605 |   49.392 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   49.394 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   49.700 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   49.700 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.411 |   6.324 |   50.111 | 
     | MAC_inst_1/U20/A                             |   ^   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.324 |   50.111 | 
     | MAC_inst_1/U20/ZN                            |   v   | MAC_inst_1/n7                                      | INV_X1    | 0.037 |   6.361 |   50.148 | 
     | MAC_inst_1/U32/B2                            |   v   | MAC_inst_1/n7                                      | OAI22_X1  | 0.000 |   6.361 |   50.148 | 
     | MAC_inst_1/U32/ZN                            |   ^   | MAC_inst_1/n107                                    | OAI22_X1  | 0.149 |   6.510 |   50.297 | 
     | MAC_inst_1/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_1/n107                                    | DFF_X1    | 0.000 |   6.510 |   50.297 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.787 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.786 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.666 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.665 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.537 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.537 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.134 |   0.385 |  -43.402 | 
     | MAC_inst_1/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.386 |  -43.401 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_1/data_out_reg_5_/CK 
Endpoint:   MAC_inst_1/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.298
- Arrival Time                  6.465
= Slack Time                   43.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.834 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.835 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.954 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.958 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.254 |   44.087 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   44.089 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   44.215 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.383 |   44.216 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.765 |   44.598 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.599 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.654 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.821 |   44.654 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.928 |   44.761 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   44.761 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   44.866 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   44.866 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   44.974 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.141 |   44.974 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   45.174 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   45.174 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   45.539 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   45.539 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.627 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.627 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   45.858 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   45.858 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   46.275 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   46.275 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.593 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.593 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   46.986 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   46.986 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   47.046 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   47.046 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.369 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.370 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.426 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.426 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.705 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.706 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   47.986 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.987 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   48.265 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.265 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   48.543 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   48.543 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   48.968 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   48.968 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   49.005 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   49.005 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   49.368 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   49.368 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.605 |   49.439 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   49.440 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.306 |   5.913 |   49.747 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.913 |   49.747 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.411 |   6.324 |   50.157 | 
     | MAC_inst_1/U20/A                             |   ^   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.324 |   50.157 | 
     | MAC_inst_1/U20/ZN                            |   v   | MAC_inst_1/n7                                      | INV_X1    | 0.037 |   6.361 |   50.194 | 
     | MAC_inst_1/U95/B2                            |   v   | MAC_inst_1/n7                                      | OAI21_X1  | 0.000 |   6.361 |   50.195 | 
     | MAC_inst_1/U95/ZN                            |   ^   | MAC_inst_1/n97                                     | OAI21_X1  | 0.104 |   6.465 |   50.298 | 
     | MAC_inst_1/data_out_reg_5_/D                 |   ^   | MAC_inst_1/n97                                     | DFF_X1    | 0.000 |   6.465 |   50.298 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.834 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.833 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.713 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.711 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.584 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.250 |  -43.583 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.129 |   0.380 |  -43.454 | 
     | MAC_inst_1/data_out_reg_5_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.380 |  -43.454 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  6.463
= Slack Time                   43.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.834 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.835 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.954 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   43.958 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   44.087 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   44.087 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   44.214 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   44.214 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.595 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.595 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.650 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.651 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.757 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.758 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.862 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.862 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   44.971 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   44.971 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   45.171 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   45.171 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.532 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.532 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.620 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.620 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.849 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.849 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   46.264 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.430 |   46.264 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   46.975 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   46.975 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   47.034 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   47.034 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   47.351 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   47.351 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   47.410 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   47.410 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.688 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.688 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   47.966 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   47.967 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   48.244 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.410 |   48.244 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.688 |   48.522 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.688 |   48.522 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.800 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.966 |   48.800 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   49.232 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   49.233 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   49.274 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   49.274 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   49.453 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   49.453 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   49.623 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.789 |   49.623 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   49.679 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   49.679 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.434 |   6.279 |   50.113 | 
     | MAC_inst_4/U20/A                             |   ^   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.279 |   50.113 | 
     | MAC_inst_4/U20/ZN                            |   v   | MAC_inst_4/n7                                      | INV_X1    | 0.036 |   6.314 |   50.148 | 
     | MAC_inst_4/U32/B2                            |   v   | MAC_inst_4/n7                                      | OAI22_X1  | 0.000 |   6.315 |   50.148 | 
     | MAC_inst_4/U32/ZN                            |   ^   | MAC_inst_4/n150                                    | OAI22_X1  | 0.148 |   6.463 |   50.296 | 
     | MAC_inst_4/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_4/n150                                    | DFF_X1    | 0.000 |   6.463 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.834 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.833 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.713 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.712 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.584 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.583 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.135 |   0.385 |  -43.449 | 
     | MAC_inst_4/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.386 |  -43.448 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.457
= Slack Time                   43.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.835 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.836 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.956 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.958 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.085 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.085 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   44.215 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   44.215 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.599 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.600 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.654 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.654 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   44.761 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   44.761 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.867 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.867 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   44.974 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   44.974 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   45.173 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   45.173 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.552 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.554 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.643 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   45.644 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.875 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.875 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   46.287 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   46.287 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.604 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.604 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   47.006 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   47.006 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   47.066 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   47.066 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   47.377 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   47.378 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   47.434 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   47.434 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   47.711 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.711 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   47.988 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   47.988 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   48.266 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.266 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.546 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   48.547 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   48.975 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   48.975 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   49.013 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   49.014 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   49.191 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   49.191 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   49.352 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   49.352 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   49.403 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   49.403 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   49.703 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   49.703 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.277 |   50.112 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.277 |   50.112 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.032 |   6.309 |   50.144 | 
     | MAC_inst_2/U32/B2                            |   v   | MAC_inst_2/n8                                      | OAI22_X1  | 0.000 |   6.310 |   50.145 | 
     | MAC_inst_2/U32/ZN                            |   ^   | MAC_inst_2/n151                                    | OAI22_X1  | 0.147 |   6.457 |   50.292 | 
     | MAC_inst_2/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_2/n151                                    | DFF_X1    | 0.000 |   6.457 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.835 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.834 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.714 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.713 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.585 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.584 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.382 |  -43.453 | 
     | MAC_inst_2/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.383 |  -43.452 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.289
- Arrival Time                  6.453
= Slack Time                   43.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.836 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.837 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   43.956 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   43.958 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.086 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.086 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   44.214 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   44.215 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.612 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.613 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.667 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.667 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   44.775 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   44.775 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.880 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.880 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   44.989 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   44.989 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   45.189 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   45.189 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.576 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.578 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.667 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.667 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.898 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.898 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.313 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.313 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.630 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.630 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   47.015 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   47.015 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   47.075 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   47.075 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.380 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.380 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.436 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.436 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.710 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.710 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   47.986 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   47.986 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.577 |   48.412 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.577 |   48.413 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.037 |   4.614 |   48.450 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.614 |   48.450 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.792 |   48.627 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.792 |   48.627 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.953 |   48.788 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.953 |   48.788 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.006 |   48.841 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.006 |   48.841 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.308 |   49.144 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.308 |   49.144 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.585 |   49.421 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.586 |   49.421 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.280 |   5.865 |   49.701 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.865 |   49.701 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.409 |   6.274 |   50.110 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.274 |   50.110 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   6.308 |   50.143 | 
     | MAC_inst_3/U32/B2                            |   v   | MAC_inst_3/n7                                      | OAI22_X1  | 0.000 |   6.308 |   50.144 | 
     | MAC_inst_3/U32/ZN                            |   ^   | MAC_inst_3/n150                                    | OAI22_X1  | 0.145 |   6.453 |   50.289 | 
     | MAC_inst_3/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_3/n150                                    | DFF_X1    | 0.000 |   6.453 |   50.289 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.836 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.834 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.715 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.713 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.588 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.587 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -43.458 | 
     | MAC_inst_3/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.379 |  -43.457 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_4/data_out_reg_5_/CK 
Endpoint:   MAC_inst_4/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.144
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.238
- Arrival Time                  6.354
= Slack Time                   43.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.884 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.885 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.005 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   44.008 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   44.137 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   44.137 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   44.264 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   44.264 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.645 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.646 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.701 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.701 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.808 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.808 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.913 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.913 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   45.021 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   45.021 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   45.221 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   45.221 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.583 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.670 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.670 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   45.899 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   45.899 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   46.315 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   46.315 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.632 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.632 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   47.025 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   47.025 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   47.084 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   47.084 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   47.401 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   47.401 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   47.460 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   47.460 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.738 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.738 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   48.017 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   48.017 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.410 |   48.294 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.410 |   48.295 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.688 |   48.573 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.689 |   48.573 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.966 |   48.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.966 |   48.851 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.432 |   5.399 |   49.283 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   49.283 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.440 |   49.324 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.440 |   49.324 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.619 |   49.503 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   49.503 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.170 |   5.789 |   49.673 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.789 |   49.674 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.845 |   49.729 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.845 |   49.729 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.378 |   6.223 |   50.107 | 
     | MAC_inst_4/U20/A                             |   v   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.223 |   50.107 | 
     | MAC_inst_4/U20/ZN                            |   ^   | MAC_inst_4/n7                                      | INV_X1    | 0.083 |   6.306 |   50.190 | 
     | MAC_inst_4/U95/B2                            |   ^   | MAC_inst_4/n7                                      | OAI21_X1  | 0.000 |   6.307 |   50.191 | 
     | MAC_inst_4/U95/ZN                            |   v   | MAC_inst_4/n160                                    | OAI21_X1  | 0.048 |   6.354 |   50.238 | 
     | MAC_inst_4/data_out_reg_5_/D                 |   v   | MAC_inst_4/n160                                    | DFF_X1    | 0.000 |   6.354 |   50.238 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.884 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.883 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.764 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.762 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.634 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.633 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.131 |   0.382 |  -43.502 | 
     | MAC_inst_4/data_out_reg_5_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.000 |   0.382 |  -43.502 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MAC_inst_3/data_out_reg_5_/CK 
Endpoint:   MAC_inst_3/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  6.411
= Slack Time                   43.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.886 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.887 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.006 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.009 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.136 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.136 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   44.265 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   44.265 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.662 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.663 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.717 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.717 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   44.825 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   44.825 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   44.931 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   44.931 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   45.039 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   45.040 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   45.239 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   45.239 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.626 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.628 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.717 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.717 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   45.949 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   45.949 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.363 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.364 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.680 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.680 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   47.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   47.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   47.125 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   47.125 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.430 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.430 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.486 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.486 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.760 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.760 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   48.037 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   48.037 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.577 |   48.463 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.577 |   48.463 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.037 |   4.614 |   48.500 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.614 |   48.500 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.792 |   48.677 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.792 |   48.677 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.953 |   48.838 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.953 |   48.839 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.006 |   48.891 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.006 |   48.892 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.308 |   49.194 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.308 |   49.194 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.585 |   49.471 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.586 |   49.471 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.280 |   5.865 |   49.751 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.865 |   49.751 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.409 |   6.274 |   50.160 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.274 |   50.160 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   6.308 |   50.194 | 
     | MAC_inst_3/U95/B2                            |   v   | MAC_inst_3/n7                                      | OAI21_X1  | 0.000 |   6.308 |   50.194 | 
     | MAC_inst_3/U95/ZN                            |   ^   | MAC_inst_3/n160                                    | OAI21_X1  | 0.103 |   6.411 |   50.296 | 
     | MAC_inst_3/data_out_reg_5_/D                 |   ^   | MAC_inst_3/n160                                    | DFF_X1    | 0.000 |   6.411 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.886 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.885 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.765 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.763 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.638 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.638 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -43.508 | 
     | MAC_inst_3/data_out_reg_5_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.378 |  -43.508 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MAC_inst_2/data_out_reg_5_/CK 
Endpoint:   MAC_inst_2/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.303
- Arrival Time                  6.412
= Slack Time                   43.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.890 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.891 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.011 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.013 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.140 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.141 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   44.270 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   44.270 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.654 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.655 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.709 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.709 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   44.816 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   44.816 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.032 |   44.922 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   44.922 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   45.029 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   45.029 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   45.228 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   45.228 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.608 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.609 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.698 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.809 |   45.699 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   45.930 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   45.930 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   46.342 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   46.342 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.659 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.659 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   47.061 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   47.061 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   47.121 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   47.121 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   47.433 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.543 |   47.433 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   47.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   47.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.876 |   47.766 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.766 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   48.043 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   48.043 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   48.321 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.321 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.601 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.712 |   48.602 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   49.030 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   49.030 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   49.069 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.179 |   49.069 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   49.246 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   49.246 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   49.407 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   49.407 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.568 |   49.458 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.568 |   49.458 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.868 |   49.758 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.868 |   49.758 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.277 |   50.167 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.277 |   50.167 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.032 |   6.309 |   50.199 | 
     | MAC_inst_2/U95/B2                            |   v   | MAC_inst_2/n8                                      | OAI21_X1  | 0.000 |   6.309 |   50.200 | 
     | MAC_inst_2/U95/ZN                            |   ^   | MAC_inst_2/n161                                    | OAI21_X1  | 0.103 |   6.412 |   50.303 | 
     | MAC_inst_2/data_out_reg_5_/D                 |   ^   | MAC_inst_2/n161                                    | DFF_X1    | 0.000 |   6.412 |   50.303 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.890 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.889 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.770 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.768 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.640 | 
     | clk__L3_I29/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.639 | 
     | clk__L3_I29/Z                 |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.382 |  -43.508 | 
     | MAC_inst_2/data_out_reg_5_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.383 |  -43.507 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.387
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.297
- Arrival Time                  6.225
= Slack Time                   44.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.072 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.074 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.193 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   44.196 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.253 |   44.326 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   44.327 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   44.454 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.382 |   44.455 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.764 |   44.837 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.837 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.893 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.820 |   44.893 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.927 |   45.000 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   45.000 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   45.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   45.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   45.213 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.140 |   45.213 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   45.412 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   45.412 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   45.777 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   45.777 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.866 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.866 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   46.096 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   46.096 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   46.513 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   46.514 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.831 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.832 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   47.224 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   47.224 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   47.284 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   47.284 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.608 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.608 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.665 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.665 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   48.225 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   48.225 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   48.503 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.503 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   48.781 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   48.781 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   49.206 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   49.207 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   49.244 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   49.244 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   49.421 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   49.421 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   49.606 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   49.607 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.605 |   49.678 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   49.679 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.438 |   6.044 |   50.117 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.044 |   50.117 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.034 |   6.078 |   50.150 | 
     | MAC_inst_1/U33/B2                            |   v   | MAC_inst_1/n8                                      | OAI22_X1  | 0.000 |   6.078 |   50.151 | 
     | MAC_inst_1/U33/ZN                            |   ^   | MAC_inst_1/n108                                    | OAI22_X1  | 0.147 |   6.225 |   50.297 | 
     | MAC_inst_1/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_1/n108                                    | DFF_X1    | 0.000 |   6.225 |   50.297 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.072 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.071 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.952 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -43.951 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.822 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.822 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.134 |   0.385 |  -43.688 | 
     | MAC_inst_1/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.387 |  -43.686 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.178
= Slack Time                   44.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.114 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.115 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.234 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.236 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.364 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.364 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   44.493 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   44.494 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.877 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.764 |   44.878 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.933 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.933 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   45.039 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   45.039 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.031 |   45.145 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   45.145 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   45.252 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   45.252 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   45.452 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   45.452 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.831 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.832 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.922 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.808 |   45.922 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   46.153 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   46.153 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   46.566 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   46.566 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.882 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.882 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   47.284 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   47.284 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   47.344 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   47.344 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   47.656 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.542 |   47.656 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   47.712 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   47.712 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.875 |   47.989 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   47.989 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   48.267 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   48.267 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   48.544 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.544 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.825 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   48.825 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   49.254 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   49.254 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   49.292 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.178 |   49.292 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   49.469 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   49.469 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   49.630 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   49.630 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.567 |   49.681 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.567 |   49.681 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.430 |   5.997 |   50.111 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.997 |   50.111 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.032 |   6.030 |   50.143 | 
     | MAC_inst_2/U33/B2                            |   v   | MAC_inst_2/n21                                     | OAI22_X1  | 0.000 |   6.030 |   50.143 | 
     | MAC_inst_2/U33/ZN                            |   ^   | MAC_inst_2/n150                                    | OAI22_X1  | 0.148 |   6.178 |   50.292 | 
     | MAC_inst_2/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_2/n150                                    | DFF_X1    | 0.000 |   6.178 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.114 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.112 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.993 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.991 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.863 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.863 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.382 |  -43.732 | 
     | MAC_inst_2/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.383 |  -43.731 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.287
- Arrival Time                  6.174
= Slack Time                   44.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.114 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.115 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.235 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.237 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.364 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.364 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   44.493 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   44.493 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.890 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.891 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.945 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.945 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   45.053 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   45.054 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   45.159 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   45.159 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   45.268 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   45.268 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   45.467 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   45.468 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.854 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.856 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.945 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.945 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   46.177 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   46.177 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.591 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.592 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.908 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.908 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   47.293 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   47.293 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   47.353 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   47.354 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.658 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.658 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.714 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.714 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   47.988 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   48.265 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   48.265 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.577 |   48.691 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.577 |   48.691 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.037 |   4.614 |   48.728 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.614 |   48.728 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.792 |   48.905 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.792 |   48.905 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.953 |   49.067 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.953 |   49.067 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.006 |   49.119 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.006 |   49.120 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.308 |   49.422 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.308 |   49.422 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.585 |   49.699 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.585 |   49.699 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.408 |   5.993 |   50.107 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.993 |   50.107 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.033 |   6.027 |   50.140 | 
     | MAC_inst_3/U33/B2                            |   v   | MAC_inst_3/n8                                      | OAI22_X1  | 0.000 |   6.027 |   50.140 | 
     | MAC_inst_3/U33/ZN                            |   ^   | MAC_inst_3/n149                                    | OAI22_X1  | 0.147 |   6.174 |   50.287 | 
     | MAC_inst_3/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_3/n149                                    | DFF_X1    | 0.000 |   6.174 |   50.287 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.114 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.113 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.993 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -43.991 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.866 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.866 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -43.736 | 
     | MAC_inst_3/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.378 |  -43.736 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_1/data_out_reg_4_/CK 
Endpoint:   MAC_inst_1/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.298
- Arrival Time                  6.182
= Slack Time                   44.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.116 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.117 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.237 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   44.240 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.253 |   44.370 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   44.371 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   44.498 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.382 |   44.499 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.764 |   44.881 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   44.881 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   44.936 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.820 |   44.937 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.927 |   45.044 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   45.044 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   45.149 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   45.149 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   45.256 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.140 |   45.257 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   45.456 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   45.456 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   45.821 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   45.821 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   45.909 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   45.909 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   46.140 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   46.140 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   46.557 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   46.557 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   46.875 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   46.875 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   47.268 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   47.268 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   47.328 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   47.328 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.652 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.652 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.709 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.709 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   47.988 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   47.988 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   48.269 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   48.269 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   48.547 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.547 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.709 |   48.825 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.709 |   48.825 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.134 |   49.250 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.134 |   49.250 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.171 |   49.287 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.171 |   49.287 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.349 |   49.465 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.349 |   49.465 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.185 |   5.534 |   49.650 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.001 |   5.534 |   49.650 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.071 |   5.605 |   49.722 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.001 |   5.607 |   49.723 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.438 |   6.044 |   50.160 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.044 |   50.160 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.034 |   6.078 |   50.194 | 
     | MAC_inst_1/U97/B2                            |   v   | MAC_inst_1/n8                                      | OAI21_X1  | 0.000 |   6.078 |   50.194 | 
     | MAC_inst_1/U97/ZN                            |   ^   | MAC_inst_1/n98                                     | OAI21_X1  | 0.104 |   6.182 |   50.298 | 
     | MAC_inst_1/data_out_reg_4_/D                 |   ^   | MAC_inst_1/n98                                     | DFF_X1    | 0.000 |   6.182 |   50.298 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.116 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.115 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -43.996 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -43.994 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.866 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.250 |  -43.866 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.129 |   0.380 |  -43.737 | 
     | MAC_inst_1/data_out_reg_4_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.380 |  -43.736 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.386
- Setup                         0.088
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.298
- Arrival Time                  6.173
= Slack Time                   44.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.125 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.126 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.245 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   44.248 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   44.377 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   44.378 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   44.505 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   44.505 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.886 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.886 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.941 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.941 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.048 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.048 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   45.153 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   45.153 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   45.261 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   45.261 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   45.461 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   45.461 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.822 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.823 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.910 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.910 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   46.140 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   46.140 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   46.555 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   46.555 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.873 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.873 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   47.266 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   47.266 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   47.325 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   47.325 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   47.642 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   47.642 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   47.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   47.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   47.978 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   47.978 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   48.257 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   48.257 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.434 |   4.567 |   48.691 | 
     | MAC_inst_4/mac_operate_inst/U5/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.567 |   48.691 | 
     | MAC_inst_4/mac_operate_inst/U5/ZN            |   v   | MAC_inst_4/mac_operate_inst/n3                     | INV_X1    | 0.040 |   4.607 |   48.731 | 
     | MAC_inst_4/mac_operate_inst/U78/A            |   v   | MAC_inst_4/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.607 |   48.731 | 
     | MAC_inst_4/mac_operate_inst/U78/Z            |   v   | MAC_inst_4/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.785 |   48.909 | 
     | MAC_inst_4/mac_operate_inst/U18/B1           |   v   | MAC_inst_4/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.785 |   48.909 | 
     | MAC_inst_4/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n35                    | AOI22_X1  | 0.164 |   4.949 |   49.074 | 
     | MAC_inst_4/mac_operate_inst/U17/A            |   ^   | MAC_inst_4/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.949 |   49.074 | 
     | MAC_inst_4/mac_operate_inst/U17/ZN           |   v   | MAC_inst_4/mac_operate_inst/n30                    | INV_X1    | 0.051 |   5.000 |   49.125 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_4/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.000 |   49.125 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.303 |   5.303 |   49.427 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.303 |   49.427 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.278 |   5.581 |   49.706 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.582 |   49.706 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.409 |   5.990 |   50.115 | 
     | MAC_inst_4/U21/A                             |   ^   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.990 |   50.115 | 
     | MAC_inst_4/U21/ZN                            |   v   | MAC_inst_4/n8                                      | INV_X1    | 0.037 |   6.027 |   50.152 | 
     | MAC_inst_4/U33/B2                            |   v   | MAC_inst_4/n8                                      | OAI22_X1  | 0.000 |   6.028 |   50.152 | 
     | MAC_inst_4/U33/ZN                            |   ^   | MAC_inst_4/n149                                    | OAI22_X1  | 0.146 |   6.173 |   50.298 | 
     | MAC_inst_4/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_4/n149                                    | DFF_X1    | 0.000 |   6.173 |   50.298 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.124 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.123 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -44.004 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -44.003 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -43.874 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -43.874 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.135 |   0.385 |  -43.739 | 
     | MAC_inst_4/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.386 |  -43.739 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MAC_inst_3/data_out_reg_4_/CK 
Endpoint:   MAC_inst_3/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  6.133
= Slack Time                   44.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.158 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.159 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.278 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.281 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.408 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.408 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   44.537 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   44.537 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   44.934 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   44.935 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   44.989 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   44.989 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   45.097 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   45.097 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   45.202 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   45.203 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   45.311 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   45.311 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   45.511 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   45.511 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   45.898 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   45.900 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   45.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   46.220 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   46.221 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.635 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.635 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   46.952 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   46.952 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   47.337 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   47.337 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   47.397 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   47.397 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.702 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.702 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.758 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.758 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   48.032 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   48.032 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   48.308 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   48.309 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.577 |   48.735 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.577 |   48.735 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.037 |   4.614 |   48.772 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.614 |   48.772 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.792 |   48.949 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.792 |   48.949 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.953 |   49.110 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.953 |   49.110 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.006 |   49.163 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.006 |   49.163 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.308 |   49.466 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.308 |   49.466 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.585 |   49.743 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.586 |   49.743 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.408 |   5.994 |   50.151 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.994 |   50.151 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.033 |   6.027 |   50.184 | 
     | MAC_inst_3/U97/B2                            |   v   | MAC_inst_3/n8                                      | OAI21_X1  | 0.000 |   6.027 |   50.184 | 
     | MAC_inst_3/U97/ZN                            |   ^   | MAC_inst_3/n159                                    | OAI21_X1  | 0.106 |   6.133 |   50.291 | 
     | MAC_inst_3/data_out_reg_4_/D                 |   ^   | MAC_inst_3/n159                                    | DFF_X1    | 0.000 |   6.133 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.158 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.156 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -44.037 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -44.035 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -43.910 | 
     | clk__L3_I31/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -43.909 | 
     | clk__L3_I31/Z                 |   ^   | clk__L3_N31 | CLKBUF_X3 | 0.125 |   0.373 |  -43.784 | 
     | MAC_inst_3/data_out_reg_4_/CK |   ^   | clk__L3_N31 | DFF_X1    | 0.001 |   0.374 |  -43.783 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MAC_inst_4/data_out_reg_4_/CK 
Endpoint:   MAC_inst_4/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.301
- Arrival Time                  6.136
= Slack Time                   44.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.166 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.167 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.286 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   44.290 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.129 |   0.253 |   44.418 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.253 |   44.419 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.380 |   44.546 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.380 |   44.546 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.381 |   0.761 |   44.927 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.927 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.817 |   44.982 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.982 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   45.194 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   45.194 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.137 |   45.302 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.137 |   45.303 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.337 |   45.502 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.337 |   45.503 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.361 |   1.698 |   45.864 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.699 |   45.864 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.786 |   45.951 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.786 |   45.951 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.015 |   46.181 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.015 |   46.181 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.430 |   46.596 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.431 |   46.596 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.748 |   46.914 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.748 |   46.914 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.141 |   47.307 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.141 |   47.307 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.200 |   47.366 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.200 |   47.366 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.517 |   47.683 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.517 |   47.683 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.059 |   3.576 |   47.742 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.576 |   47.742 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.854 |   48.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.854 |   48.020 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.133 |   48.298 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.133 |   48.298 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.434 |   4.567 |   48.732 | 
     | MAC_inst_4/mac_operate_inst/U5/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.567 |   48.732 | 
     | MAC_inst_4/mac_operate_inst/U5/ZN            |   v   | MAC_inst_4/mac_operate_inst/n3                     | INV_X1    | 0.040 |   4.607 |   48.772 | 
     | MAC_inst_4/mac_operate_inst/U78/A            |   v   | MAC_inst_4/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.607 |   48.772 | 
     | MAC_inst_4/mac_operate_inst/U78/Z            |   v   | MAC_inst_4/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.785 |   48.950 | 
     | MAC_inst_4/mac_operate_inst/U18/B1           |   v   | MAC_inst_4/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.785 |   48.950 | 
     | MAC_inst_4/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n35                    | AOI22_X1  | 0.164 |   4.949 |   49.115 | 
     | MAC_inst_4/mac_operate_inst/U17/A            |   ^   | MAC_inst_4/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.949 |   49.115 | 
     | MAC_inst_4/mac_operate_inst/U17/ZN           |   v   | MAC_inst_4/mac_operate_inst/n30                    | INV_X1    | 0.051 |   5.000 |   49.166 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_4/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.000 |   49.166 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.303 |   5.303 |   49.468 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.303 |   49.468 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.278 |   5.581 |   49.747 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.582 |   49.747 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.409 |   5.990 |   50.156 | 
     | MAC_inst_4/U21/A                             |   ^   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.990 |   50.156 | 
     | MAC_inst_4/U21/ZN                            |   v   | MAC_inst_4/n8                                      | INV_X1    | 0.037 |   6.027 |   50.193 | 
     | MAC_inst_4/U97/B2                            |   v   | MAC_inst_4/n8                                      | OAI21_X1  | 0.000 |   6.028 |   50.193 | 
     | MAC_inst_4/U97/ZN                            |   ^   | MAC_inst_4/n159                                    | OAI21_X1  | 0.108 |   6.136 |   50.301 | 
     | MAC_inst_4/data_out_reg_4_/D                 |   ^   | MAC_inst_4/n159                                    | DFF_X1    | 0.000 |   6.136 |   50.301 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.166 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.164 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -44.045 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -44.043 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.915 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.915 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.131 |   0.382 |  -43.783 | 
     | MAC_inst_4/data_out_reg_4_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.001 |   0.383 |  -43.783 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MAC_inst_2/data_out_reg_4_/CK 
Endpoint:   MAC_inst_2/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.303
- Arrival Time                  6.133
= Slack Time                   44.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.170 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.171 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.291 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.293 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.420 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.421 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.129 |   0.380 |   44.550 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.380 |   44.550 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.384 |   0.764 |   44.934 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.764 |   44.935 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.819 |   44.989 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.819 |   44.989 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.106 |   0.926 |   45.096 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.926 |   45.096 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.031 |   45.202 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.032 |   45.202 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.139 |   45.309 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.139 |   45.309 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.338 |   45.508 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.338 |   45.508 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.379 |   1.717 |   45.888 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.719 |   45.889 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.808 |   45.978 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.808 |   45.979 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.040 |   46.210 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.040 |   46.210 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.412 |   2.452 |   46.622 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.452 |   46.622 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.769 |   46.939 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.769 |   46.939 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.171 |   47.341 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.171 |   47.341 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.231 |   47.401 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.231 |   47.401 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.542 |   47.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.542 |   47.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.599 |   47.769 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.599 |   47.769 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.875 |   48.046 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.876 |   48.046 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.153 |   48.323 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   48.323 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.431 |   48.601 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.601 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.281 |   4.711 |   48.881 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.711 |   48.882 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.140 |   49.310 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.140 |   49.310 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.178 |   49.349 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.178 |   49.349 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.356 |   49.526 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.356 |   49.526 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.517 |   49.687 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.517 |   49.687 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.567 |   49.738 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.567 |   49.738 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.430 |   5.997 |   50.168 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.997 |   50.168 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.032 |   6.030 |   50.200 | 
     | MAC_inst_2/U97/B2                            |   v   | MAC_inst_2/n21                                     | OAI21_X1  | 0.000 |   6.030 |   50.200 | 
     | MAC_inst_2/U97/ZN                            |   ^   | MAC_inst_2/n160                                    | OAI21_X1  | 0.103 |   6.133 |   50.303 | 
     | MAC_inst_2/data_out_reg_4_/D                 |   ^   | MAC_inst_2/n160                                    | DFF_X1    | 0.000 |   6.133 |   50.303 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.170 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.169 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -44.050 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.122 |  -44.048 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.128 |   0.250 |  -43.920 | 
     | clk__L3_I29/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.251 |  -43.920 | 
     | clk__L3_I29/Z                 |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.382 |  -43.789 | 
     | MAC_inst_2/data_out_reg_4_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.383 |  -43.788 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  5.932
= Slack Time                   44.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.360 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.361 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.480 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.124 |   44.484 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.130 |   0.253 |   44.613 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.255 |   44.615 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.127 |   0.382 |   44.741 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.382 |   44.742 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.382 |   0.764 |   45.124 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.765 |   45.125 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.055 |   0.820 |   45.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.820 |   45.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.927 |   45.287 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.928 |   45.287 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.033 |   45.392 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.033 |   45.392 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.140 |   45.500 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.140 |   45.500 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.340 |   45.700 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.340 |   45.700 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.365 |   1.705 |   46.065 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.705 |   46.065 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.793 |   46.153 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.793 |   46.153 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.024 |   46.384 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.024 |   46.384 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.441 |   46.801 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.441 |   46.801 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.759 |   47.119 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.759 |   47.119 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.393 |   3.152 |   47.512 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.152 |   47.512 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.212 |   47.572 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.212 |   47.572 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.324 |   3.536 |   47.895 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.536 |   47.896 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.593 |   47.952 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.593 |   47.952 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.872 |   48.231 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.872 |   48.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.281 |   4.153 |   48.512 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.153 |   48.513 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.431 |   48.791 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.431 |   48.791 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | FA_X1     | 0.426 |   4.857 |   49.217 | 
     | MAC_inst_1/mac_operate_inst/U6/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | INV_X1    | 0.000 |   4.857 |   49.217 | 
     | MAC_inst_1/mac_operate_inst/U6/ZN            |   v   | MAC_inst_1/mac_operate_inst/n4                     | INV_X1    | 0.037 |   4.894 |   49.254 | 
     | MAC_inst_1/mac_operate_inst/U76/A            |   v   | MAC_inst_1/mac_operate_inst/n4                     | XOR2_X1   | 0.000 |   4.894 |   49.254 | 
     | MAC_inst_1/mac_operate_inst/U76/Z            |   v   | MAC_inst_1/mac_operate_inst/N24                    | XOR2_X1   | 0.177 |   5.071 |   49.431 | 
     | MAC_inst_1/mac_operate_inst/U20/B1           |   v   | MAC_inst_1/mac_operate_inst/N24                    | AOI22_X1  | 0.000 |   5.071 |   49.431 | 
     | MAC_inst_1/mac_operate_inst/U20/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n53                    | AOI22_X1  | 0.178 |   5.249 |   49.609 | 
     | MAC_inst_1/mac_operate_inst/U19/A            |   ^   | MAC_inst_1/mac_operate_inst/n53                    | INV_X1    | 0.000 |   5.250 |   49.609 | 
     | MAC_inst_1/mac_operate_inst/U19/ZN           |   v   | MAC_inst_1/mac_operate_inst/n29                    | INV_X1    | 0.068 |   5.318 |   49.677 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/B   |   v   | MAC_inst_1/mac_operate_inst/n29                    | FA_X1     | 0.001 |   5.319 |   49.678 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_1/ac_sum_new[3]                           | FA_X1     | 0.435 |   5.754 |   50.114 | 
     | MAC_inst_1/U22/A                             |   ^   | MAC_inst_1/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.754 |   50.114 | 
     | MAC_inst_1/U22/ZN                            |   v   | MAC_inst_1/n21                                     | INV_X1    | 0.032 |   5.786 |   50.146 | 
     | MAC_inst_1/U34/B2                            |   v   | MAC_inst_1/n21                                     | OAI22_X1  | 0.000 |   5.786 |   50.146 | 
     | MAC_inst_1/U34/ZN                            |   ^   | MAC_inst_1/n109                                    | OAI22_X1  | 0.146 |   5.932 |   50.292 | 
     | MAC_inst_1/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_1/n109                                    | DFF_X1    | 0.000 |   5.932 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.360 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.359 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -44.239 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.122 |  -44.238 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.128 |   0.250 |  -44.110 | 
     | clk__L3_I23/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.250 |  -44.109 | 
     | clk__L3_I23/Z                   |   ^   | clk__L3_N23 | CLKBUF_X3 | 0.131 |   0.381 |  -43.978 | 
     | MAC_inst_1/ac_sum_old_reg_3_/CK |   ^   | clk__L3_N23 | DFF_X1    | 0.001 |   0.382 |  -43.978 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.287
- Arrival Time                  5.898
= Slack Time                   44.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.389 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.390 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.119 |   0.121 |   44.510 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.123 |   44.512 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.127 |   0.250 |   44.639 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.250 |   44.639 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.379 |   44.768 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.379 |   44.768 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.397 |   0.776 |   45.165 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.777 |   45.166 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.831 |   45.220 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.831 |   45.220 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.940 |   45.328 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.940 |   45.329 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.045 |   45.434 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.045 |   45.434 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.154 |   45.543 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.154 |   45.543 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.354 |   45.742 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.354 |   45.743 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.387 |   1.740 |   46.129 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.742 |   46.131 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.831 |   46.220 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   46.220 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.063 |   46.452 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.063 |   46.452 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.478 |   46.866 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.867 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.795 |   47.183 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.795 |   47.183 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.385 |   3.179 |   47.568 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.180 |   47.568 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.240 |   47.628 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.240 |   47.629 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.305 |   3.545 |   47.933 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.545 |   47.933 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.600 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.600 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.875 |   48.263 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.875 |   48.264 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.151 |   48.540 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.151 |   48.540 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.577 |   48.966 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.577 |   48.966 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.037 |   4.614 |   49.003 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.614 |   49.003 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.792 |   49.180 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.792 |   49.180 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.953 |   49.342 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.953 |   49.342 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.006 |   49.394 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.006 |   49.395 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.308 |   49.697 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.308 |   49.697 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_3/ac_sum_new[3]                           | FA_X1     | 0.409 |   5.718 |   50.107 | 
     | MAC_inst_3/U22/A                             |   ^   | MAC_inst_3/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.718 |   50.107 | 
     | MAC_inst_3/U22/ZN                            |   v   | MAC_inst_3/n21                                     | INV_X1    | 0.032 |   5.750 |   50.139 | 
     | MAC_inst_3/U34/B2                            |   v   | MAC_inst_3/n21                                     | OAI22_X1  | 0.000 |   5.750 |   50.139 | 
     | MAC_inst_3/U34/ZN                            |   ^   | MAC_inst_3/n148                                    | OAI22_X1  | 0.148 |   5.898 |   50.287 | 
     | MAC_inst_3/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_3/n148                                    | DFF_X1    | 0.000 |   5.898 |   50.287 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.389 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.388 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.119 |   0.121 |  -44.268 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.123 |  -44.266 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.248 |  -44.141 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.248 |  -44.141 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.129 |   0.377 |  -44.012 | 
     | MAC_inst_3/ac_sum_old_reg_3_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.378 |  -44.011 | 
     +------------------------------------------------------------------------------------------------+ 

