Source Block: hdl/library/common/ad_dds_sine.v@73:83@HdlIdDef
  reg     [ DW:0]   s5_ddata = 'd0;
  reg     [ 16:0]   s6_data2 = 'd0;
  reg     [ 16:0]   s6_data1 = 'd0;
  reg     [ DW:0]   s6_ddata = 'd0;
  reg     [ 33:0]   s7_data = 'd0;
  reg     [ DW:0]   s7_ddata = 'd0;

  // internal signals

  wire    [ 15:0]   angle_s;
  wire    [ 33:0]   s1_data_s;

Diff Content:
- 78   reg     [ DW:0]   s7_ddata = 'd0;
+ 78   reg     [33:0]                    s1_data_p = 'd0;
+ 78   reg     [33:0]                    s1_data_n = 'd0;
+ 78   reg     [15:0]                    s1_angle = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s1_ddata = 'd0;
+ 78   reg     [18:0]                    s2_data_0 = 'd0;
+ 78   reg     [18:0]                    s2_data_1 = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s2_ddata = 'd0;
+ 78   reg     [18:0]                    s3_data = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s3_ddata = 'd0;
+ 78   reg     [33:0]                    s4_data2_p = 'd0;
+ 78   reg     [33:0]                    s4_data2_n = 'd0;
+ 78   reg     [16:0]                    s4_data1_p = 'd0;
+ 78   reg     [16:0]                    s4_data1_n = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s4_ddata = 'd0;
+ 78   reg     [16:0]                    s5_data2_0 = 'd0;
+ 78   reg     [16:0]                    s5_data2_1 = 'd0;
+ 78   reg     [16:0]                    s5_data1 = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s5_ddata = 'd0;
+ 78   reg     [16:0]                    s6_data2 = 'd0;
+ 78   reg     [16:0]                    s6_data1 = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s6_ddata = 'd0;
+ 78   reg     [33:0]                    s7_data = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  s7_ddata = 'd0;
+ 78   reg     [15:0]                    sine_int = 'd0;
+ 78   reg     [(DELAY_DATA_WIDTH-1):0]  ddata_out_int = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_dds_sine.v@72:82
  reg     [ 16:0]   s5_data1 = 'd0;
  reg     [ DW:0]   s5_ddata = 'd0;
  reg     [ 16:0]   s6_data2 = 'd0;
  reg     [ 16:0]   s6_data1 = 'd0;
  reg     [ DW:0]   s6_ddata = 'd0;
  reg     [ 33:0]   s7_data = 'd0;
  reg     [ DW:0]   s7_ddata = 'd0;

  // internal signals

  wire    [ 15:0]   angle_s;

Clone Blocks 2:
hdl/library/common/ad_dds_sine.v@77:87
  reg     [ 33:0]   s7_data = 'd0;
  reg     [ DW:0]   s7_ddata = 'd0;

  // internal signals

  wire    [ 15:0]   angle_s;
  wire    [ 33:0]   s1_data_s;
  wire    [ DW:0]   s1_ddata_s;
  wire    [ 15:0]   s1_angle_s;
  wire    [ 33:0]   s4_data2_s;
  wire    [ DW:0]   s4_ddata_s;

Clone Blocks 3:
hdl/library/common/ad_dds_sine.v@70:80
  reg     [ 16:0]   s5_data2_0 = 'd0;
  reg     [ 16:0]   s5_data2_1 = 'd0;
  reg     [ 16:0]   s5_data1 = 'd0;
  reg     [ DW:0]   s5_ddata = 'd0;
  reg     [ 16:0]   s6_data2 = 'd0;
  reg     [ 16:0]   s6_data1 = 'd0;
  reg     [ DW:0]   s6_ddata = 'd0;
  reg     [ 33:0]   s7_data = 'd0;
  reg     [ DW:0]   s7_ddata = 'd0;

  // internal signals

Clone Blocks 4:
hdl/library/common/ad_dds_sine.v@71:81
  reg     [ 16:0]   s5_data2_1 = 'd0;
  reg     [ 16:0]   s5_data1 = 'd0;
  reg     [ DW:0]   s5_ddata = 'd0;
  reg     [ 16:0]   s6_data2 = 'd0;
  reg     [ 16:0]   s6_data1 = 'd0;
  reg     [ DW:0]   s6_ddata = 'd0;
  reg     [ 33:0]   s7_data = 'd0;
  reg     [ DW:0]   s7_ddata = 'd0;

  // internal signals


