From 490c21787f1cb97fa896261d0b4e00bc11e9cddd Mon Sep 17 00:00:00 2001
From: Matt Roper <matthew.d.roper@intel.com>
Date: Tue, 1 Dec 2015 13:22:32 -0800
Subject: [PATCH 1244/2508] drm/i915/bxt: Allow PSR use

commit b041a00f84402997bdf97b56bfa3f281b3bc5ccf from
https://github.com/01org/linux-apollolake-i

From a quick skim of the spec, I don't see any indication that PSR needs
to be programmed differently on BXT than it is on SKL/KBL, so it looks
like it may be safe to add BXT to the HAS_PSR() platform list.  PSR will
still be disabled by default, but can now be turned on by setting the
'i915.enable_psr' kernel parameter.

Manually tested with igt/kms_psr_sink_crc in non-CRC mode and most of
the tests seem to work as expected.

HSD: https://hsdes.intel.com/home/default.html#article?id=1504106801
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Bob Paauwe <bob.j.paauwe@intel.com>
---
 drivers/gpu/drm/i915/i915_drv.h |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
index cdfca0a..9978239 100644
--- a/drivers/gpu/drm/i915/i915_drv.h
+++ b/drivers/gpu/drm/i915/i915_drv.h
@@ -2654,7 +2654,7 @@ struct drm_i915_cmd_table {
 #define HAS_FPGA_DBG_UNCLAIMED(dev)	(INTEL_INFO(dev)->has_fpga_dbg)
 #define HAS_PSR(dev)		(IS_HASWELL(dev) || IS_BROADWELL(dev) || \
 				 IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev) || \
-				 IS_SKYLAKE(dev) || IS_KABYLAKE(dev))
+				 IS_SKYLAKE(dev) || IS_KABYLAKE(dev) || IS_BROXTON(dev))
 #define HAS_RUNTIME_PM(dev)	(IS_GEN6(dev) || IS_HASWELL(dev) || \
 				 IS_BROADWELL(dev) || IS_VALLEYVIEW(dev) || \
 				 IS_CHERRYVIEW(dev) || IS_SKYLAKE(dev) || \
-- 
1.7.5.4

