 # MIPS Make68K - V0.30 - Copyright 2005, Manuel Geran (bdiamond@free.fr)
 #   based on Make68K - Copyright 1998, Mike Coates (mame@btinternet.com)
 #                                    & Darren Olafson (deo@mail.island.net)
		 .set arch=allegrex

		 .set noreorder
		 .set nomacro
		 .set nobopt
 #		 .set noat

		 .globl M68000_RUN
		 .globl M68000_RESET
		 .globl M68000_regs
		 .globl M68000_OPCODETABLE
		 .globl a68k_memory_intf


 # Vars Mame declares / needs access to

		 .extern m68k_ICount,4
		 .extern OP_ROM,4
		 .extern OP_RAM,4
		 .extern mem_amask,4
		 .extern mame_debug,4
		 .extern illegal_op,4
		 .extern illegal_pc,4
		 .extern opcode_entry,4
		 .extern cur_mrhard,4



		 .text

	 .ent   M68000_RESET
M68000_RESET:
		 .frame $29, 0, $31
		 jr    $31
		 nop			 # Delay slot

	 .end   M68000_RESET


	 .ent   M68000_RUN
M68000_RUN:
		 addiu $29,$29,-112
		 .frame $29, 112, $31

		 sw    $16,0x48($29)
		 sw    $17,0x4C($29)
		 sw    $18,0x50($29)
		 sw    $19,0x54($29)
		 sw    $20,0x58($29)
		 sw    $21,0x5C($29)
		 sw    $22,0x60($29)
		 sw    $23,0x64($29)
		 sw    $30,0x68($29)
		 sw    $31,0x6C($29)
		 la    $21,M68000_regs
		 lbu   $8,0x50($21)
		 xori  $9,$8,0x80
		 lw    $15,m68k_ICount
		 beq   $9,$0,MC68Kexit
		 movz  $15,$0,$9		 # Delay slot
		 la    $30,M68000_OPCODETABLE
		 lw    $22,OP_ROM
		 lw    $23,0x4C($21)
		 lw    $2,0x48($21)
		 addu  $23,$22,$23
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
 # Check for Interrupt waiting

		 andi  $8,$8,0x07
		 bne   $8,$0,interrupt

		 nop			 # Delay slot

IntCont:
		 bltz  $15,MainExit
		 lhu   $24,0x00($23)		 # Delay slot

		 sll   $7,$24,2
		 addu  $7,$7,$30

		 lw    $7,0x00($7)

		 jr    $7
		 nop			 # Delay slot

MainExit:
		 subu  $23,$23,$22
		 sw    $23,0x4C($21)		 # Save PC
		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lw    $8,0x44($21)
		 sw    $2,0x48($21)
		 andi  $8,$8,0x20
		 bne   $8,$0,ME1		 # Mode ?
		 lw    $2,0x3C($21)		 # Delay slot - Get A7
		 bgez  $0,MC68Kexit
		 sw    $2,0x68($21)		 # Delay slot - Save in USP
ME1:
		 sw    $2,0x40($21)		 # Save in ISP
MC68Kexit:
		 sw    $15,m68k_ICount
		 lw    $16,0x48($29)
		 lw    $17,0x4C($29)
		 lw    $18,0x50($29)
		 lw    $19,0x54($29)
		 lw    $20,0x58($29)
		 lw    $21,0x5C($29)
		 lw    $22,0x60($29)
		 lw    $23,0x64($29)
		 lw    $30,0x68($29)
		 lw    $31,0x6C($29)
		 jr    $31
		 addiu $29,$29,112		 # Delay slot
	 .end   M68000_RUN


 # Interrupt check

interrupt:
		 lbu   $9,0x50($21)
		 andi  $2,$9,0x07
		 xori  $8,$2,0x07		 # Always take 7
		 beq   $8,$0,procint
		 nop			 # Delay slot

		 lbu   $3,0x44($21)		 # int mask
		 andi  $3,$3,0x07
		 subu  $8,$2,$3
		 blez  $8,IntCont
		 nop			 # Delay slot

procint:
		 andi  $9,$9,0x7f		 # remove stop
		 sb    $9,0x50($21)

		 lw    $25,0x54($21)
		 sw    $2,0x44($29)		 # save level

		 sw    $2,0x40($29)
		 sw    $15,m68k_ICount
		 jalr  $25	 # get the IRQ level
		 or    $4,$0,$2		 # irq line #		    Delay slot
		 lw    $15,m68k_ICount
		 bgez  $2,AUTOVECTOR
		 lw    $3,0x40($29)		 # Delay slot
		 addiu $2,$3,24		 # Vector

AUTOVECTOR:

		 jal   Exception
		 nop                    	 # Delay slot

		 lbu   $3,0x44($21)		 # set Int mask
		 lw    $2,0x44($29)
		 andi  $3,$3,0xF8
		 or    $3,$3,$2
		 bgez  $0,IntCont
		 sb    $3,0x44($21)		 # Delay slot

	 .ent   Exception
Exception:
		 addiu $29,$29,-48
		 .frame $29, 48, $31

		 sw    $31,0x2C($29)
		 sb    $2,0x28($29)		 # Save IRQ Vector for Later
		 la    $8,exception_cycles
		 addu  $2,$2,$8
		 lbu   $2,0x00($2)		 # Get Cycles
		 subu  $15,$15,$2		 # Decrement ICount
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 andi  $25,$2,0x2000			 # Which Mode ?
		 bne   $25,$0,ExSuperMode		 # Supervisor
		 lw    $4,0x3C($21)			 # Delay slot - Get A7
		 srl   $25,$2,8
		 ori   $25,$25,0x20
		 sb    $25,0x44($21)			 # Set Supervisor Mode
		 sw    $4,0x68($21)			 # Save in USP
		 lw    $4,0x40($21)			 # Get ISP
ExSuperMode:
		 addiu $4,$4,-6
		 sw    $4,0x3C($21)			 # Put in A7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $4,0x24($29)
		 or    $5,$0,$2
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $4,0x24($29)
		 lw    $15,m68k_ICount
		 subu  $5,$23,$22
		 addiu $4,$4,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 lbu   $2,0x28($29)		 # Level
		 lw    $25,0x6C($21)
		 sll   $2,$2,2
		 addu  $4,$2,$25
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$2     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $2,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$2,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 lw    $31,0x2C($29)
		 jr    $31
		 addiu $29,$29,48		 # Delay slot

	 .end   Exception




OP0_1000:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1010:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1018:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_101f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1020:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1027:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1028:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1030:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1038:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1039:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_103a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_103b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_103c:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1080:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1090:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1098:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_109f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10a0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10a7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10a8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10b0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10ba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10bb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10bc:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_10fc:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1100:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1110:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1118:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_111f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1120:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1127:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1128:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1130:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1138:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1139:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_113a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_113b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_113c:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1140:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1150:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1158:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_115f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1160:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1167:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1168:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1170:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1178:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1179:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_117a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_117b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_117c:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1180:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1190:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1198:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_119f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11a0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11a7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11a8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11b0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11ba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11bb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11bc:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_11fc:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_13fc:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ec0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ed0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ed8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1edf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ee0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ee7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ee8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ef0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ef8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1ef9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1efa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1efb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1efc:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f00:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f10:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f18:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f1f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f20:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f27:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f28:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f30:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f38:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f39:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f3a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f3b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_1f3c:				#:
		 addiu $23,$23,2

		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2000:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2010:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2018:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2020:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2028:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2030:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2038:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2039:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_203a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_203b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_203c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2040:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2050:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2058:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2060:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2068:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2070:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2078:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2079:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_207a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_207b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_207c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2080:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2090:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2098:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20a0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20a8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20b0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20ba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20bb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20bc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_20fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2100:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2110:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2118:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2120:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2128:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2130:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2138:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2139:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_213a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_213b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_213c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $2,0x44($29)
		 sw    $14,0x40($29)
		 addiu $14,$14,2
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $25,0x8C($21)
		 lw    $4,0x40($29)
		 lw    $5,0x44($29)
		 jalr  $25
		 srl   $5,$5,16         	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2140:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2150:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2158:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2160:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2168:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2170:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2178:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2179:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_217a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_217b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_217c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2180:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2190:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_2198:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21a0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21a8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21b0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21ba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21bb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21bc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_21fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_23fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3000:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3010:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3018:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3020:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3028:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3030:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3038:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3039:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_303a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_303b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_303c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3040:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3050:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3058:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3060:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3068:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3070:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3078:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3079:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_307a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_307b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_307c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 seh   $2,$2
		 addu  $24,$24,$21
		 sw    $2,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3080:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3090:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3098:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30a0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30a8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30b0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30ba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30bb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30bc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_30fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3100:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3110:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3118:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3120:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3128:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3130:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3138:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3139:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_313a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_313b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_313c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3140:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3150:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3158:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3160:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3168:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3170:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3178:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3179:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_317a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_317b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_317c:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3180:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3190:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_3198:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31a0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31a8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31b0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31ba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31bb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31bc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_31fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33c0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x0f
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33d0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33d8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33e0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33e8:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33f0:				#:
		 addiu $23,$23,2

		 and   $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_33fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0000:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $2,0x00($24)
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0010:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0018:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_001f:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0020:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0027:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0028:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0030:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0038:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0039:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_003c:				#:
		 addiu $23,$23,2

		 lbu   $8,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 or    $2,$2,$8
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0040:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0050:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0058:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0060:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0068:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0070:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0078:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0079:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_007c:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 bne   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 lhu   $8,0x00($23)
		 addiu $23,$23,2
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 or    $2,$2,$8
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0080:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0090:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0098:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_00a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_00a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_00b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_00b8:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_00b9:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0200:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $2,0x00($24)
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0210:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0218:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_021f:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0220:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0227:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0228:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0230:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0238:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0239:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_023c:				#:
		 addiu $23,$23,2

		 lbu   $8,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 and   $2,$2,$8
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0240:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0250:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0258:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0260:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0268:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0270:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0278:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0279:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_027c:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 bne   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 lhu   $8,0x00($23)
		 addiu $23,$23,2
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 and   $2,$2,$8
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0280:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0290:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0298:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_02a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_02a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_02b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_02b8:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_02b9:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 and   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0400:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0410:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0418:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_041f:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0420:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0427:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0428:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0430:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0438:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0439:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0440:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0450:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0458:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0460:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0468:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0470:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0478:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0479:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0480:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0490:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0498:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_04a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_04a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_04b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_04b8:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_04b9:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 sltu  $16,$9,$8       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0600:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0610:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0618:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_061f:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0620:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0627:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0628:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0630:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0638:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0639:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0640:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0650:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0658:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0660:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0668:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0670:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0678:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0679:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0680:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0690:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0698:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_06a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_06a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_06b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_06b8:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_06b9:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a00:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $2,0x00($24)
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a10:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a18:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a1f:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a20:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a27:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a28:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a30:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a38:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a39:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a3c:				#:
		 addiu $23,$23,2

		 lbu   $8,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 xor   $2,$2,$8
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a40:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a50:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a58:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a60:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a68:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a70:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a78:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a79:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a7c:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 bne   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 lhu   $8,0x00($23)
		 addiu $23,$23,2
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 xor   $2,$2,$8
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a80:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a90:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0a98:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0aa0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0aa8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0ab0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0ab8:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0ab9:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 xor   $2,$2,$8
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c00:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $2,0x00($24)
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c10:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c18:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c1f:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c20:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c27:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c28:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c30:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c38:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c39:				#:
		 addiu $23,$23,2

		 lb    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c40:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c50:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c58:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c60:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c68:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c70:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c78:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c79:				#:
		 addiu $23,$23,2

		 lh    $8,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$9
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c80:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c90:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0c98:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0ca0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0ca8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0cb0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0cb8:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0cb9:				#:
		 addiu $23,$23,2

		 lhu   $8,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $8,$8,16
		 or    $8,$8,$25
		 addiu $23,$23,4
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $9,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$9,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$9,$0        	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_011f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0127:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0138:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0139:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_013a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_013b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_013c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lbu   $2,0x00($23)
		 addiu $23,$23,2
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0140:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_015f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0167:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0178:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0179:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0180:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 sw    $2,0x00($8)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_019f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01a7:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01df:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01e7:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $18,0x00($24)
		 ori   $10,$0,1
		 andi  $18,$18,0x07
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $8,$2,8
		 addiu $14,$14,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$8,$2
		 sh    $8,0x00($24)
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0148:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $8,$2,8
		 addiu $14,$14,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$8,$2
		 addiu $14,$14,2
		 sll   $8,$2,16
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$2,8
		 addiu $14,$14,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$8,$9
		 or    $8,$8,$2
		 sw    $8,0x00($24)
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 sll   $5,$24,8
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 or    $5,$0,$24
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_01c8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 sll   $5,$24,24
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 sll   $5,$24,16
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 sll   $5,$24,8
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 or    $5,$0,$24
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0800:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0810:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0818:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_081f:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0820:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0827:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0828:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0830:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0838:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0839:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_083a:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_083b:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0840:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 sw    $2,0x00($8)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0850:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0858:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_085f:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0860:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0867:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0868:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0870:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0878:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0879:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 xor   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0880:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 sw    $2,0x00($8)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0890:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_0898:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_089f:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08a7:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08b8:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08b9:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 nor   $9,$0,$9
		 and   $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 sw    $2,0x00($8)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08df:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08e7:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08f8:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_08f9:				#:
		 addiu $23,$23,2

		 lhu   $18,0x00($23)
		 addiu $23,$23,2
		 and   $18,$18,0x07
		 ori   $10,$0,1
		 sllv  $9,$10,$18
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 srlv  $18,$10,$18
		 xori  $18,$18,1        	 # Set Zero Flag
		 or    $2,$2,$9
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 sw    $14,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 sw    $14,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 sw    $14,0x20($24)
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 sw    $14,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 sw    $14,0x20($24)
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 sw    $14,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 sw    $14,0x20($24)
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4850:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4868:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4870:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4878:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4879:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_487a:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_487b:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40f8:				#:
		 addiu $23,$23,2

		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40f9:				#:
		 addiu $23,$23,2

		 lbu   $2,0x44($21)
		 sll   $2,$2,4
		 or    $2,$2,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42c0:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 andi  $24,$24,0x07     	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42d0:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 andi  $24,$24,0x07     	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42d8:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 andi  $24,$24,0x07     	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42e0:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 andi  $24,$24,0x07     	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42e8:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 andi  $24,$24,0x07     	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42f0:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 andi  $24,$24,0x07     	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42f8:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 nop                    	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42f9:				#:
		 addiu $23,$23,2

		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 nop                    	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 or    $2,$0,$20
		 sll   $2,$2,1
		 or    $2,$2,$19
		 sll   $2,$2,1
		 or    $2,$2,$18
		 sll   $2,$2,1
		 or    $2,$2,$17
		 sll   $2,$2,1
		 or    $2,$2,$16
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $2,0x00($24)
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44fa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44fb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44fc:				#:
		 addiu $23,$23,2

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46c0:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $2,0x00($24)
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46d0:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-16
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46d8:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-16
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46e0:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-18
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46e8:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46f0:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-22
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46f8:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46f9:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-24
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46fa:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46fb:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-22
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46fc:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5000:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lb    $9,0x00($16)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sb    $2,0x00($16)
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5088:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $9,0x20($8)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sw    $2,0x20($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5010:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5018:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $25,$14,1
		 sw    $25,0x20($16)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_501f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5020:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $14,$14,-1
		 sw    $14,0x20($16)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5027:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5028:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 lh    $7,0x00($23)
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5030:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5038:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5039:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5040:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lh    $9,0x00($16)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sh    $2,0x00($16)
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5050:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5058:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $25,$14,2
		 sw    $25,0x20($16)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5060:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $14,$14,-2
		 sw    $14,0x20($16)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5068:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 lh    $7,0x00($23)
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5070:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5078:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5079:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5080:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $9,0x00($16)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sw    $2,0x00($16)
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5090:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5098:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $25,$14,4
		 sw    $25,0x20($16)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50a0:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $14,$14,-4
		 sw    $14,0x20($16)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50a8:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 lh    $7,0x00($23)
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50b0:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 addu  $2,$9,$24
		 sltu  $16,$2,$24       	 # Set Carry
		 xor   $17,$9,$24
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 addiu $2,$0,-1
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50c8:				#:
		 bgez  $0,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_50f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 addiu $2,$0,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5100:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lb    $9,0x00($16)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sb    $2,0x00($16)
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $9,0x20($8)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sw    $2,0x20($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5110:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5118:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $25,$14,1
		 sw    $25,0x20($16)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_511f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5120:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $14,$14,-1
		 sw    $14,0x20($16)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5127:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5128:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 lh    $7,0x00($23)
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5130:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5138:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5139:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5140:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lh    $9,0x00($16)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sh    $2,0x00($16)
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5150:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5158:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $25,$14,2
		 sw    $25,0x20($16)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5160:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $14,$14,-2
		 sw    $14,0x20($16)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5168:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 lh    $7,0x00($23)
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5170:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5178:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5179:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5180:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $9,0x00($16)
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sw    $2,0x00($16)
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5190:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5198:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $25,$14,4
		 sw    $25,0x20($16)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51a0:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $14,$14,-4
		 sw    $14,0x20($16)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51a8:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 lh    $7,0x00($23)
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51b0:				#:
		 addiu $23,$23,2

		 andi  $16,$24,0x07
		 sll   $16,$16,2
		 addu  $16,$16,$21
		 lw    $14,0x20($16)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 subu  $2,$9,$24
		 sltu  $16,$9,$24       	 # Set Carry
		 xor   $17,$9,$24
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51c8:				#:
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_51f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 and   $2,$0,$0
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52c8:				#:
		 nor   $25,$16,$18
		 andi  $25,$25,1
		 bne   $25,$0,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_52f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 nor   $2,$16,$18
		 andi  $2,$2,1
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53c8:				#:
		 or   $25,$16,$18
		 bne   $25,$0,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_53f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 or    $2,$16,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54c8:				#:
		 beq   $16,$0,1f        	 # check carry
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_54f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xori  $2,$16,1         	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55c8:				#:
		 bne   $16,$0,1f        	 # check carry
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_55f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 or    $2,$0,$16        	 # Check Carry
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56c8:				#:
		 beq   $18,$0,1f        	 # Check zero
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_56f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xori  $2,$18,1         	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57c8:				#:
		 bne   $18,$0,1f        	 # Check zero
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_57f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 or    $2,$0,$18        	 # Check Zero
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58c8:				#:
		 beq   $17,$0,1f        	 # Check Overflow
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_58f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xori  $2,$17,1         	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59c8:				#:
		 bne   $17,$0,1f        	 # Check Overflow
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59df:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59e7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_59f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 or    $2,$0,$17        	 # Check Overflow
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ac0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ac8:				#:
		 beq   $19,$0,1f        	 # Check Sign
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ad0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ad8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5adf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ae0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ae7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ae8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5af0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5af8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5af9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xori  $2,$19,1         	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bc0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bc8:				#:
		 bne   $19,$0,1f        	 # Check Sign
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bd0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bd8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bdf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5be0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5be7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5be8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bf0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bf8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5bf9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 or    $2,$0,$19        	 # Check Sign
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cc0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cc8:				#:
		 beq   $19,$17,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cd0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cd8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cdf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ce0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ce7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ce8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cf0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cf8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5cf9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xor   $2,$19,$17
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5dc0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5dc8:				#:
		 bne   $19,$17,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5dd0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5dd8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ddf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5de0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5de7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5de8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5df0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5df8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5df9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xor   $2,$19,$17
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ec0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ec8:				#:
		 xor    $25,$19,$17
		 or     $25,$25,$18
		 beq   $25,$0,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ed0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ed8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5edf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ee0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ee7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ee8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ef0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ef8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ef9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 addiu $2,$2,-1
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fc0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 andi  $2,$2,0x02
		 addiu $15,$15,-4
		 subu  $15,$15,$2
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fc8:				#:
		 xor    $25,$19,$17
		 or     $25,$25,$18
		 bne   $25,$0,1f
		 andi  $24,$24,0x07     	 # Delay slot
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $8,0x00($24)
		 addiu $9,$8,-1
		 beq   $8,$0,9f         	 # Is it -1
		 sh    $9,0x00($24)     	 # Delay slot

		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
	1:
		 addiu $23,$23,4

		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fd0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fd8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fdf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fe0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fe7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5fe8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ff0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ff8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_5ff9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 xor   $2,$19,$17
		 or    $2,$2,$18
		 subu  $2,$0,$2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6000:				#:
		 addiu $23,$23,2

		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6001:				#:
		 addiu $23,$23,2

		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6100:				#:
		 addiu $23,$23,2

		 lh    $24,0x00($23)
		 addu  $24,$23,$24
		 addiu $23,$23,2
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $23,$0,$24

		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6101:				#:
		 addiu $23,$23,2

		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6200:				#:
		 nor   $25,$16,$18
		 andi  $25,$25,1
		 bne   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6201:				#:
		 nor   $25,$16,$18
		 andi  $25,$25,1
		 bne   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6300:				#:
		 or   $25,$16,$18
		 bne   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6301:				#:
		 or   $25,$16,$18
		 bne   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6400:				#:
		 beq   $16,$0,1f        	 # check carry
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6401:				#:
		 beq   $16,$0,1f        	 # check carry
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6500:				#:
		 bne   $16,$0,1f        	 # check carry
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6501:				#:
		 bne   $16,$0,1f        	 # check carry
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6600:				#:
		 beq   $18,$0,1f        	 # Check zero
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6601:				#:
		 beq   $18,$0,1f        	 # Check zero
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6700:				#:
		 bne   $18,$0,1f        	 # Check zero
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6701:				#:
		 bne   $18,$0,1f        	 # Check zero
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6800:				#:
		 beq   $17,$0,1f        	 # Check Overflow
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6801:				#:
		 beq   $17,$0,1f        	 # Check Overflow
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6900:				#:
		 bne   $17,$0,1f        	 # Check Overflow
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6901:				#:
		 bne   $17,$0,1f        	 # Check Overflow
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6a00:				#:
		 beq   $19,$0,1f        	 # Check Sign
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6a01:				#:
		 beq   $19,$0,1f        	 # Check Sign
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6b00:				#:
		 bne   $19,$0,1f        	 # Check Sign
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6b01:				#:
		 bne   $19,$0,1f        	 # Check Sign
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6c00:				#:
		 beq   $19,$17,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6c01:				#:
		 beq   $19,$17,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6d00:				#:
		 bne   $19,$17,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6d01:				#:
		 bne   $19,$17,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6e00:				#:
		 xor    $25,$19,$17
		 or     $25,$25,$18
		 beq   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6e01:				#:
		 xor    $25,$19,$17
		 or     $25,$25,$18
		 beq   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6f00:				#:
		 xor    $25,$19,$17
		 or     $25,$25,$18
		 bne   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,2
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 lh    $2,0x00($23)
		 addu  $23,$23,$2
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_6f01:				#:
		 xor    $25,$19,$17
		 or     $25,$25,$18
		 bne   $25,$0,1f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	1:
		 seb   $24,$24
		 addu  $23,$23,$24
		 andi  $25,$23,0x01
		 beq   $25,$0,2f
		 subu  $5,$23,$22     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $5,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$5,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_7000:				#:

		 addiu $23,$23,2

		 seb   $2,$24
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $8,0x00($8)
		 addu  $24,$24,$21
		 lbu   $9,0x00($24)
		 subu  $17,$9,$8
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 subu  $11,$11,$10
		 subu  $11,$11,$20
		 subu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 addu  $2,$2,$12
		 sll   $12,$12,2
		 addu  $2,$2,$12
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $17,$9,$8
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 subu  $11,$11,$10
		 subu  $11,$11,$20
		 subu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 addu  $2,$2,$12
		 sll   $12,$12,2
		 addu  $2,$2,$12
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_810f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $17,$9,$8
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 subu  $11,$11,$10
		 subu  $11,$11,$20
		 subu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 addu  $2,$2,$12
		 sll   $12,$12,2
		 addu  $2,$2,$12
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8f08:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $17,$9,$8
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 subu  $11,$11,$10
		 subu  $11,$11,$20
		 subu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 addu  $2,$2,$12
		 sll   $12,$12,2
		 addu  $2,$2,$12
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8f0f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $17,$9,$8
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 subu  $11,$11,$10
		 subu  $11,$11,$20
		 subu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 sll   $12,$12,1
		 subu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 addu  $2,$2,$12
		 sll   $12,$12,2
		 addu  $2,$2,$12
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $8,0x00($8)
		 addu  $24,$24,$21
		 lbu   $9,0x00($24)
		 addu  $17,$9,$8
		 addu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 addu  $11,$11,$10
		 addu  $11,$11,$20
		 addu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 subu  $2,$2,$12
		 sll   $12,$12,2
		 subu  $2,$2,$12
		 nor   $17,$0,$17
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $17,$9,$8
		 addu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 addu  $11,$11,$10
		 addu  $11,$11,$20
		 addu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 subu  $2,$2,$12
		 sll   $12,$12,2
		 subu  $2,$2,$12
		 nor   $17,$0,$17
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c10f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $17,$9,$8
		 addu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 addu  $11,$11,$10
		 addu  $11,$11,$20
		 addu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 subu  $2,$2,$12
		 sll   $12,$12,2
		 subu  $2,$2,$12
		 nor   $17,$0,$17
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_cf08:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $17,$9,$8
		 addu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 addu  $11,$11,$10
		 addu  $11,$11,$20
		 addu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 subu  $2,$2,$12
		 sll   $12,$12,2
		 subu  $2,$2,$12
		 nor   $17,$0,$17
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_cf0f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $17,$9,$8
		 addu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $10,$8,0x0F
		 andi  $11,$9,0x0F
		 andi  $8,$8,0xF0
		 andi  $9,$9,0xF0
		 addu  $11,$11,$10
		 addu  $11,$11,$20
		 addu  $9,$9,$8
		 sltiu $12,$11,10
		 xori  $12,$12,1
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 sll   $12,$12,1
		 addu  $11,$11,$12
		 addu  $2,$9,$11
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $12,$16,5
		 subu  $2,$2,$12
		 sll   $12,$12,2
		 subu  $2,$2,$12
		 nor   $17,$0,$17
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8000:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8010:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8018:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_801f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8020:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8027:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8028:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8030:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8038:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8039:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_803a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_803b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_803c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lb    $2,0x00($23)
		 addiu $23,$23,2
		 or   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8040:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8050:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8058:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8060:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8068:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8070:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8078:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8079:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_807a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_807b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_807c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 or   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8080:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8090:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8098:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80ba:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80bb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80bc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 or   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_811f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8127:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8138:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8139:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8178:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8179:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_8198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_81a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_81a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_81b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_81b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_81b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 or   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9000:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9010:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9018:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_901f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9020:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9027:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9028:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9030:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9038:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9039:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_903a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_903b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_903c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lb    $2,0x00($23)
		 addiu $23,$23,2
		 subu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9040:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9050:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9058:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9060:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9068:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9070:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9078:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9079:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_907a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_907b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_907c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 subu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9080:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9090:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9098:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90ba:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90bb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90bc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 subu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_911f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9127:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9138:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9139:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9178:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9179:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 subu  $2,$10,$9
		 sltu  $16,$10,$9       	 # Set Carry
		 xor   $17,$10,$9
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_90fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_91fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 subu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b000:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b010:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b018:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b01f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b020:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b027:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b028:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b030:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b038:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b039:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b03a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b03b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b03c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lb    $2,0x00($23)
		 addiu $23,$23,2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b040:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b050:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b058:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b060:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b068:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b070:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b078:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b079:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b07a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b07b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b07c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b080:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b090:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b098:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0ba:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0bb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0bc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b0fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 subu  $10,$9,$2
		 sltu  $16,$9,$2       	 # Set Carry
		 xor   $17,$9,$2
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x20($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 addu  $10,$9,$2
		 sw    $10,0x20($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $10,0x00($8)
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b11f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b127:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b138:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b139:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b140:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $10,0x00($8)
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b178:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b179:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b180:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $10,0x00($8)
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($8)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b1b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 xor   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c000:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c010:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c018:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c01f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c020:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c027:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c028:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c030:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c038:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c039:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c03a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c03b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c03c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lb    $2,0x00($23)
		 addiu $23,$23,2
		 and   $10,$9,$2
		 sb    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c040:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c050:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c058:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c060:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c068:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c070:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c078:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c079:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c07a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c07b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c07c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 and   $10,$9,$2
		 sh    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c080:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c090:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c098:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0ba:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0bb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0bc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 and   $10,$9,$2
		 sw    $10,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c11f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c127:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c138:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c139:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c178:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c179:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 and   $2,$10,$9
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d000:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d010:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d018:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d01f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d020:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d027:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d028:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d030:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d038:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d039:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d03a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d03b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x98($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d03c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lb    $2,0x00($23)
		 addiu $23,$23,2
		 addu  $10,$9,$2
		 sb    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d040:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d050:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d058:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d060:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d068:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d070:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d078:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d079:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d07a:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d07b:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d07c:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 addu  $10,$9,$2
		 sh    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$10
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d080:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x0f
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d090:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d098:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0ba:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0bb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d0bc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $2,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $2,$2,16
		 or    $2,$2,$25
		 addiu $23,$23,4
		 addu  $10,$9,$2
		 sw    $10,0x00($24)
		 sltu  $16,$10,$2       	 # Set Carry
		 xor   $17,$9,$2
		 nor   $17,$0,$17
		 xor   $25,$10,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$10,$0        	 # Set Sign
		 sltiu $18,$10,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d11f:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d127:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d138:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d139:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lb    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d178:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d179:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $10,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d1b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 or    $10,$0,$2
		 addu  $2,$10,$9
		 sltu  $16,$2,$9       	 # Set Carry
		 xor   $17,$10,$9
		 nor   $17,$0,$17
		 xor   $25,$2,$10
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $9,0x44($29)
		 sw    $14,0x40($29)
		 sw    $24,0x3C($29)
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x3C($29)
		 lw    $14,0x40($29)
		 lw    $9,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $8,0x00($8)
		 addu   $24,$24,$21

		 lb    $9,0x00($24)

		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sb    $2,0x00($24)

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_910f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9140:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $8,0x00($8)
		 addu   $24,$24,$21

		 lh    $9,0x00($24)

		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sh    $2,0x00($24)

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9148:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9180:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $8,0x00($8)
		 addu   $24,$24,$21

		 lw    $9,0x00($24)

		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sw    $2,0x00($24)

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9f08:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_9f0f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 subu  $2,$9,$8
		 subu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$9,$25       	 # Set Carry
		 xor   $17,$9,$8
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $8,0x00($8)
		 addu   $24,$24,$21

		 lb    $9,0x00($24)

		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sb    $2,0x00($24)

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d10f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d140:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $8,0x00($8)
		 addu   $24,$24,$21

		 lh    $9,0x00($24)

		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sh    $2,0x00($24)

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d148:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $9,$2
		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d180:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $8,0x00($8)
		 addu   $24,$24,$21

		 lw    $9,0x00($24)

		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sw    $2,0x00($24)

		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_d188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-4
		 sw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 or    $9,$0,$2
		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_df08:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-1
		 sw    $14,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_df0f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07

		 srl   $24,$24,7

		 andi  $24,$24,0x1C

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $9,$2
		 addu  $2,$9,$8
		 addu  $2,$2,$20
		 addu  $25,$8,$20
		 sltu  $16,$2,$25       	 # Set Carry
		 xor   $17,$9,$8
		 nor   $17,$0,$17
		 xor   $25,$2,$9
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_80c0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-133
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80d0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-137
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80d8:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-137
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80e0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-139
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80e8:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-141
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80f0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-145
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80f8:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-141
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80f9:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-145
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80fa:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-141
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80fb:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-143
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_80fc:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-137
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 divu  $0,$8,$2
		 mflo  $9
		 srl   $8,$9,16
		 bne   $8,$0,8f
		 mfhi  $3               	 # Delay slot
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,95
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81c0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-150
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81d0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-154
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81d8:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-154
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81e0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-156
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81e8:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-158
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81f0:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-162
		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81f8:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-158
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81f9:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-162
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81fa:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-158
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81fb:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-160
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 sw    $24,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x40($29)
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_81fc:				#:

		 addiu $23,$23,2

		 addiu $15,$15,-154
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 beq   $2,$0,9f         	 # do div by zero trap
		 nop                    	 # Delay slot
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 div   $0,$8,$2
		 mflo  $9
		 sll   $8,$9,16
		 sra   $8,$8,16
		 bne   $8,$9,8f
		 andi  $9,$9,0xffff     	 # Delay slot
		 mfhi  $3
		 sll   $3,$3,16
		 or    $2,$9,$3
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$9,15         	 # Set Sign
		 sltiu $18,$9,1         	 # Set Zero
	7:
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	8:
		 bgez  $0,7b
		 ori   $17,$0,1         	 # Selay slot - V flag
	9:		 # Do divide by zero trap
		 addiu $15,$15,112
		 jal   Exception
		 ori   $2,$0,5          	 # Delay slot

		 bgez  $0,7b
		 nop                    	 # Delay slot
OP0_4840:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 ror   $2,$2,16
		 sw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4000:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $8,0x00($24)
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4010:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4018:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_401f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4020:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4027:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4028:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4030:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4038:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4039:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4040:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $8,0x00($24)
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sh    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4050:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4058:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4060:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4068:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4070:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4078:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4079:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $25,$25,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4080:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sw    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4090:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4098:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_40b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $2,$8,$20
		 subu  $2,$0,$2
		 addu  $25,$8,$20
		 sltu  $16,$0,$25       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $25,$2,1
		 and   $18,$18,$25      	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4200:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sb    $2,0x00($24)
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4210:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4218:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_421f:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4220:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4227:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4228:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4230:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4238:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4239:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4240:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sh    $2,0x00($24)
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4250:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4258:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4260:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4268:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4270:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4278:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4279:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4280:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 sw    $2,0x00($24)
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4290:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4298:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 and   $2,$0,$0
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42b8:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_42b9:				#:
		 addiu $23,$23,2

		 and   $2,$0,$0
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0
		 and   $17,$0,$0
		 ori   $18,$0,1
		 and   $19,$0,$0
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4400:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $8,0x00($24)
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4410:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4418:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_441f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4420:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4427:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4428:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4430:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4438:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4439:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4440:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $8,0x00($24)
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sh    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4450:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4458:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4460:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4468:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4470:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4478:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4479:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$2
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4480:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $8,0x00($24)
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 sw    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4490:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4498:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_44b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 subu  $2,$0,$8
		 sltu  $16,$0,$8       	 # Set Carry
		 xor   $17,$0,$8
		 xor   $25,$2,$0
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $20,$0,$16      	 # Copy Carry to X
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4600:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $2,0x00($24)
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4610:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4618:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_461f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4620:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4627:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4628:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4630:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4638:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4639:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4640:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4650:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4658:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4660:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4668:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4670:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4678:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4679:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4680:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4690:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4698:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46a0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46a8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46b0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46b8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_46b9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 nor   $2,$0,$2
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e60:				#
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x20($8)
		 sw    $2,0x68($21)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e68:				#
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 andi  $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x68($21)
		 sw    $2,0x20($8)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4180:				#:
		 addiu $23,$23,2

		 srl   $8,$24,7
		 andi  $8,$8,0x1C
		 addu  $8,$8,$21
		 andi  $24,$24,0x07
		 lh    $8,0x00($8)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$8,1
		 slt   $19,$8,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$8         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4190:				#:
		 addiu $23,$23,2

		 srl   $8,$24,7
		 andi  $8,$8,0x1C
		 addu  $8,$8,$21
		 andi  $24,$24,0x07
		 lh    $8,0x00($8)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$8,1
		 slt   $19,$8,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$8         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4198:				#:
		 addiu $23,$23,2

		 srl   $8,$24,7
		 andi  $8,$8,0x1C
		 addu  $8,$8,$21
		 andi  $24,$24,0x07
		 lh    $8,0x00($8)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$8,1
		 slt   $19,$8,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$8         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41a0:				#:
		 addiu $23,$23,2

		 srl   $8,$24,7
		 andi  $8,$8,0x1C
		 addu  $8,$8,$21
		 andi  $24,$24,0x07
		 lh    $8,0x00($8)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$8,1
		 slt   $19,$8,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$8         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41a8:				#:
		 addiu $23,$23,2

		 srl   $8,$24,7
		 andi  $8,$8,0x1C
		 addu  $8,$8,$21
		 andi  $24,$24,0x07
		 lh    $8,0x00($8)
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$8,1
		 slt   $19,$8,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$8         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41b0:				#:
		 addiu $23,$23,2

		 srl   $8,$24,7
		 andi  $8,$8,0x1C
		 addu  $8,$8,$21
		 andi  $24,$24,0x07
		 lh    $8,0x00($8)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$8,1
		 slt   $19,$8,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$8         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41b8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $24,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$24,1
		 slt   $19,$24,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$24         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41b9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $24,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$24,1
		 slt   $19,$24,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$24         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41ba:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $24,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$24,1
		 slt   $19,$24,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$24         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41bb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $24,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$24,1
		 slt   $19,$24,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$24         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_41bc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $24,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 and   $16,$0,$0
		 and   $17,$0,$0
		 sltiu $18,$24,1
		 slt   $19,$24,$0
		 bne   $19,$0,8f
		 slt   $8,$2,$24         	 # Delay slot
		 bne   $8,$0,9f
		 nop                    	 # Delay slot
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 and   $19,$0,$0
	8:
		 jal   Exception
		 ori   $2,$0,6          	 # Delay slot

		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c140:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 sll   $8,$8,2
		 andi  $24,$24,0x1C
		 addu  $8,$8,$21
		 addu  $24,$24,$21
		 lw    $2,0x00($8)
		 lw    $3,0x00($24)
		 sw    $2,0x00($24)
		 sw    $3,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c148:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 sll   $8,$8,2
		 andi  $24,$24,0x1C
		 addu  $8,$8,$21
		 addu  $24,$24,$21
		 lw    $2,0x20($8)
		 lw    $3,0x20($24)
		 sw    $2,0x20($24)
		 sw    $3,0x20($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 sll   $8,$8,2
		 andi  $24,$24,0x1C
		 addu  $8,$8,$21
		 addu  $24,$24,$21
		 lw    $2,0x20($8)
		 lw    $3,0x00($24)
		 sw    $2,0x00($24)
		 sw    $3,0x20($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $3,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$3,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$3
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b10f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $3,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$3,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$3
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b148:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $8,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 subu  $3,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$3,$2
		 and   $17,$17,$25
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 seh  $25,$3
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_b188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,4
		 sw    $25,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $3,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$3,$2
		 and   $17,$17,$25
		 srl   $17,$17,31        	 # Set Overflow
		 slt   $19,$3,$0        	 # Set Sign
		 sltiu $18,$3,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_bf08:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,1
		 sw    $25,0x20($8)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $3,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$3,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$3
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_bf0f:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $8,$2
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 seb   $2,$2
		 subu  $3,$2,$8
		 sltu  $16,$2,$8       	 # Set Carry
		 xor   $17,$2,$8
		 xor   $25,$3,$2
		 and   $17,$17,$25
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 seb  $25,$3
		 slt   $19,$25,$0        	 # Set Sign
		 sltiu $18,$25,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-54
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-58
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-58
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-60
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-62
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-64
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-62
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-66
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-62
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-64
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c0fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lhu   $9,0x00($24)
		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 multu $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-54
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1c0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-54
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1d0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-58
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1d8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $25,$14,2
		 sw    $25,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-58
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1e0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $14,$14,-2
		 sw    $14,0x20($8)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-60
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1e8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-62
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1f0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-64
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1f8:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-62
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1f9:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-66
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1fa:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-62
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1fb:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $24,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-64
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_c1fc:				#:
		 addiu $23,$23,2

		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lh    $9,0x00($24)
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 mult  $2,$9
		 mflo  $8
		 sw    $8,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$8,$0        	 # Set Sign
		 sltiu $18,$8,1         	 # Set Zero
		 addiu $15,$15,-54
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e77:				#:
		 lw    $16,0x3C($21)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$16
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $8,$16,6
		 sw    $8,0x3C($21)
		 addiu $16,$16,2
		 or    $17,$0,$2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$16
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 or    $2,$0,$17
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 andi  $25,$8,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$8     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $8,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$8,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e75:				#:
		 lw    $4,0x3C($21)
		 addiu $8,$4,4
		 sw    $8,0x3C($21)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 andi  $25,$8,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$8     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $8,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$8,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e90:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ea8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4eb0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-36
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4eb8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4eb9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-34
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4eba:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-30
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ebb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $5,0x74($21)
		 lui   $25,0xFF00
		 lw    $4,0x3C($21)     	 # Push onto Stack
		 and   $5,$5,$25
		 subu  $25,$23,$22
		 addiu $4,$4,-4
		 sw    $4,0x3C($21)
		 or    $5,$5,$25
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-32
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ed0:				#:
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ee8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ef0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ef8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ef9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4efa:				#:
		 addiu $23,$23,2

		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4efb:				#:
		 addiu $23,$23,2

		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 andi  $25,$14,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$14     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $14,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$14,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4800:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lbu   $2,0x00($24)
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 sb    $2,0x00($24)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4810:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4818:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_481f:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4820:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4827:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4828:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4830:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4838:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4839:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 subu  $17,$0,$2
		 subu  $17,$17,$20
		 andi  $17,$17,0xFF
		 andi  $9,$2,0x0F
		 andi  $8,$2,0xF0
		 subu  $9,$0,$9
		 subu  $9,$9,$20
		 subu  $8,$0,$8
		 sltiu $10,$9,10
		 xori  $10,$10,1
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 sll   $10,$10,1
		 subu  $9,$9,$10
		 addu  $2,$8,$9
		 sltiu $16,$2,0x9a
		 xori  $16,$16,1        	 # Set Carry
		 sll   $10,$16,5
		 addu  $2,$2,$10
		 sll   $10,$10,2
		 addu  $2,$2,$10
		 xor   $19,$17,$2
		 and   $17,$17,$19
		 srl   $17,$17,7        	 # Set Overflow
		 sltiu $25,$2,1
		 and   $18,$18,$25       	 # Set Zero
		 srl   $19,$2,7         	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ac0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lbu   $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 sb    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ad0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ad8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4adf:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ae0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ae7:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ae8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4af0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4af8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-22
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4af9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 or    $2,$2,0x80
		 lw    $25,0x88($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e40:				#:
		 addiu $23,$23,2

		 andi  $2,$24,0x0f
		 jal   Exception
		 ori   $2,$2,32         	 # Delay slot

		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e76:				#
		 beq   $17,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,7

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e70:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 bne   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-132
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot


	9:
		 lw    $25,0x5C($21)
		 beq   $25,$0,9f
		 lhu   $24,0x00($23)    	 # Delay slot
		 sw    $15,m68k_ICount
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $23,0x4C($21)
		 lhu   $24,0x00($23)
	9:
		 sll   $7,$24,2
		 addu  $7,$7,$30

		 lw    $7,0x00($7)

		 jr    $7
		 addiu $15,$15,-132      	 # Delay slot
OP0_4e71:				#:
		 addiu $23,$23,2

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e72:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 lhu   $2,0x00($23)
		 addiu $23,$23,2
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 lbu   $3,0x50($21)
		 andi  $2,$3,0x07
		 xori  $25,$2,0x07       	 # Always take 7
		 bne   $25,$0,8f
		 nop                    	 # Delay slot

		 j     procint
		 nop                    	 # Delay slot

	8:

		 lbu   $8,0x44($21)     	 # int mask
		 andi  $8,$8,0x07
		 subu  $25,$8,$2
		 bgez  $25,8f
		 nop                    	 # Delay slot

		 j     procint
		 nop                    	 # Delay slot

	8:

		 and   $15,$0,$0
		 ori   $3,$3,0x80
		 sb    $3,0x50($21)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4880:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lb    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48c0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lh    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e73:				#:
		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot

		 lw    $16,0x3C($21)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$16
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $8,$16,6
		 sw    $8,0x3C($21)
		 addiu $16,$16,2
		 or    $17,$0,$2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$16
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 or    $8,$0,$2
		 or    $2,$0,$17
		 andi  $25,$2,0x2000    	 # User Mode ?
		 bne   $25,$0,0f
		 or    $18,$0,$2       	 # Delay slot
		 lw    $16,0x3C($21)
		 lw    $17,0x68($21)
		 sw    $16,0x40($21)
		 sw    $17,0x3C($21)
	0:
		 srl   $18,$18,8
		 sb    $18,0x44($21)    	 # T, S & I
		 or    $20,$0,$2
		 or    $19,$0,$2
		 or    $18,$0,$2
		 or    $17,$0,$2
		 or    $16,$0,$2
		 andi  $20,$20,0x10
		 andi  $19,$19,0x08
		 andi  $18,$18,0x04
		 andi  $17,$17,0x02
		 andi  $16,$16,0x01
		 srl   $20,$20,4
		 srl   $19,$19,3
		 srl   $18,$18,2
		 srl   $17,$17,1
		 andi  $25,$8,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$8     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $8,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$8,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-20
		 bgez  $15,3f
		 lbu   $7,0x50($21)     	 # Delay slot
		 j     MainExit
	3:
 # Check for Interrupt waiting

		 andi  $7,$7,0x07       	 # Delay slot
		 beq   $7,$0,3f
		 nop                    	 # Delay slot
		 j     interrupt
	3:
		 lhu   $24,0x00($23)    	 # Delay slot
		 sll   $7,$24,2
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a00:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lbu   $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a10:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a18:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,1
		 sw    $25,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a1f:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $25,$14,2
		 sw    $25,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a20:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-1
		 sw    $14,0x20($24)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a27:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)    	 # Get A7
		 addiu $14,$14,-2
		 sw    $14,0x3C($21)
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a28:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a30:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a38:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a39:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x7C($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a40:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a50:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a58:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a60:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a68:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a70:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a78:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a79:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a80:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a90:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4a98:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4aa0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-4
		 sw    $14,0x20($24)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4aa8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ab0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07

		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ab8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ab9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 and   $16,$0,$0        	 # Clear Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31         	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4890:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48a0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 ori   $8,$0,1
		 addiu $9,$21,0x3C
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 addiu $14,$14,-2
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 sw    $24,0x34($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x34($29)
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,-4         	 # Delay slot
		 sw    $14,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48a8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48b0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48b8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48b9:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48d0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48e0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 ori   $8,$0,1
		 addiu $9,$21,0x3C
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 addiu $14,$14,-4
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 sw    $24,0x34($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x34($29)
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,-4         	 # Delay slot
		 sw    $14,0x20($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48e8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48f0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48f8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_48f9:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 lw    $5,0x00($9)      	 # Delay slot
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4c90:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4c98:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 sw    $24,0x34($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x34($29)
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 sw    $14,0x20($24)
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ca8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cb0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cb8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cb9:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cba:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cbb:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x9C($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $2,$2,16
		 sra   $2,$2,16
		 sw    $2,0x00($9)
		 addiu $14,$14,2
		 addiu $15,$15,-4
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cd0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cd8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,4
		 sw    $25,0x20($24)
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 sw    $24,0x34($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $24,0x34($29)
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 sw    $14,0x20($24)
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4ce8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cf0:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cf8:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cf9:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-28
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cfa:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 lh    $7,0x00($23)
		 subu  $25,$23,$22
		 addu  $14,$25,$7       	 # Add Offset to PC
		 addiu $23,$23,2
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-24
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4cfb:				#:
		 addiu $23,$23,2

		 lhu   $12,0x00($23)
		 addiu $23,$23,2
		 subu  $14,$23,$22       	 # Get PC
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 ori   $8,$0,1
		 or    $9,$0,$21
	9:
		 and   $10,$12,$8
		 beq   $10,$0,8f
		 nop                    	 # Delay slot
		 lw    $25,0xA0($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $9,0x40($29)
		 sw    $12,0x3C($29)
		 sw    $14,0x38($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x38($29)
		 lw    $12,0x3C($29)
		 lw    $9,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x00($9)
		 addiu $14,$14,4
		 addiu $15,$15,-8
	8:
		 sll   $8,$8,1
		 andi  $7,$8,0xffff
		 bne   $7,$0,9b
		 addiu $9,$9,4          	 # Delay slot
		 addiu $15,$15,-26
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e50:				#:
		 addiu $23,$23,2

		 lw    $14,0x3C($21)
		 andi  $24,$24,0x07
		 addiu $14,$14,-4
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $5,0x20($24)
		 sw    $14,0x20($24)
		 lw    $25,0x90($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 lh    $2,0x00($23)
		 addiu $23,$23,2
		 addu  $14,$14,$2
		 sw    $14,0x3C($21)
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e58:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $14,0x20($8)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 sw    $8,0x44($29)
		 sw    $14,0x40($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x40($29)
		 lw    $8,0x44($29)
		 lw    $15,m68k_ICount
		 sw    $2,0x20($8)
		 addiu $14,$14,4
		 sw    $14,0x3C($21)
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e000:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 addiu $9,$24,-1
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $24,$24,$25
		 sll   $25,$9,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $9,$9,$25
		 srlv  $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 srav  $2,$2,$24
		 sb    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e020:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 addiu $9,$24,-1
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $24,$24,$25
		 sll   $25,$9,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $9,$9,$25
		 srlv  $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 srav  $2,$2,$24
		 sb    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e040:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 addiu $9,$24,-1
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $24,$24,$25
		 sll   $25,$9,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $9,$9,$25
		 srlv  $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 srav  $2,$2,$24
		 sh    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e060:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 addiu $9,$24,-1
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $24,$24,$25
		 sll   $25,$9,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $9,$9,$25
		 srlv  $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 srav  $2,$2,$24
		 sh    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e080:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 addiu $9,$24,-1
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $24,$24,$25
		 sll   $25,$9,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $9,$9,$25
		 srlv  $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 srav  $2,$2,$24
		 sw    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 addiu $9,$24,-1
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $24,$24,$25
		 sll   $25,$9,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $9,$9,$25
		 srlv  $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 srav  $2,$2,$24
		 sw    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e100:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $25,$24,$25
		 clz   $9,$2
		 clo   $10,$2
		 addiu $9,$9,-24
		 addiu $10,$10,-24
		 sltu  $9,$9,$25
		 sltu  $10,$10,$25
		 or    $17,$9,$10        	 # Set Overflow
		 subu  $9,$0,$24
		 andi  $9,$9,0x07
		 srlv   $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 sllv   $2,$2,$24
		 sb    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e120:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lb    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $25,$24,$25
		 clz   $9,$2
		 clo   $10,$2
		 addiu $9,$9,-24
		 addiu $10,$10,-24
		 sltu  $9,$9,$25
		 sltu  $10,$10,$25
		 or    $17,$9,$10        	 # Set Overflow
		 subu  $9,$0,$24
		 andi  $9,$9,0x07
		 srlv   $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 sllv   $2,$2,$24
		 sb    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e140:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $25,$24,$25
		 clz   $9,$2
		 clo   $10,$2
		 addiu $9,$9,-16
		 addiu $10,$10,-16
		 sltu  $9,$9,$25
		 sltu  $10,$10,$25
		 or    $17,$9,$10        	 # Set Overflow
		 subu  $9,$0,$24
		 andi  $9,$9,0x0F
		 srlv   $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 sllv   $2,$2,$24
		 sh    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e160:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lh    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $25,$24,$25
		 clz   $9,$2
		 clo   $10,$2
		 addiu $9,$9,-16
		 addiu $10,$10,-16
		 sltu  $9,$9,$25
		 sltu  $10,$10,$25
		 or    $17,$9,$10        	 # Set Overflow
		 subu  $9,$0,$24
		 andi  $9,$9,0x0F
		 srlv   $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 sllv   $2,$2,$24
		 sh    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e180:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $25,$24,$25
		 clz   $9,$2
		 clo   $10,$2
		 sltu  $9,$9,$25
		 sltu  $10,$10,$25
		 or    $17,$9,$10        	 # Set Overflow
		 subu  $9,$0,$24
		 srlv   $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 sllv   $2,$2,$24
		 sw    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1a0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 and   $17,$0,$0        	 # Clear Overflow
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $25,$24,26
		 sra   $25,$25,31
		 andi  $25,$25,0x1f
		 or    $25,$24,$25
		 clz   $9,$2
		 clo   $10,$2
		 sltu  $9,$9,$25
		 sltu  $10,$10,$25
		 or    $17,$9,$10        	 # Set Overflow
		 andi  $9,$24,0x20
		 movn  $2,$0,$9
		 subu  $9,$0,$24
		 srlv   $16,$2,$9
		 andi  $16,$16,0x01     	 # Set Carry
		 sllv   $2,$2,$24
		 sw    $2,0x00($8)
		 or    $20,$0,$16       	 # Copy Carry to X
	9:
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e300:				#:
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lbu   $3,0x00($24)

		 addiu $23,$23,2

		 sll   $2,$3,1
		 sb    $2,0x00($24)
		 srl   $16,$3,7        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,7
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $18,$2,0xFF
		 sltiu $18,$18,1        	 # Set Zero
		 srl   $19,$2,7        	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e340:				#:
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $3,0x00($24)

		 addiu $23,$23,2

		 sll   $2,$3,1
		 sh    $2,0x00($24)
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $18,$2,0xFFFF
		 sltiu $18,$18,1        	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e380:				#:
		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $3,0x00($24)

		 addiu $23,$23,2

		 sll   $2,$3,1
		 sw    $2,0x00($24)
		 srl   $16,$3,31        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,31       	 # Set Overflow
		 or    $18,$0,$2
		 sltiu $18,$18,1        	 # Set Zero
		 srl   $19,$2,31        	 # Set Sign
		 or    $20,$0,$16       	 # Copy Carry to X
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0d0:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0d8:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0e0:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0e8:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0f0:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0f8:				#:

		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0f9:				#:

		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 seh   $2,$2
		 andi  $16,$2,0x01      	 # Set Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 sra   $2,$2,1
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1d0:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1d8:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1e0:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1e8:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1f0:				#:

		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1f8:				#:

		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1f9:				#:

		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 or    $3,$0,$2
		 sll   $2,$3,1
		 srl   $16,$3,15        	 # Set Carry
		 xor   $17,$2,$3
		 srl   $17,$17,15
		 andi  $17,$17,0x01     	 # Set Overflow
		 andi  $2,$2,0xffff
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1        	 # Set Zero
		 or    $20,$0,$16       	 # Copy Carry to X
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e010:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 andi  $20,$2,0x01      	 # Set X
		 sll   $16,$16,7
		 srl   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,9
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 addiu $10,$11,-1
		 sllv  $16,$16,$10
		 srlv  $20,$2,$9
		 andi  $20,$20,0x01     	 # Set X
		 sllv  $25,$2,$11
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e030:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 andi  $20,$2,0x01      	 # Set X
		 sll   $16,$16,7
		 srl   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,9
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 addiu $10,$11,-1
		 sllv  $16,$16,$10
		 srlv  $20,$2,$9
		 andi  $20,$20,0x01     	 # Set X
		 sllv  $25,$2,$11
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e050:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 andi  $20,$2,0x01      	 # Set X
		 sll   $16,$16,15
		 srl   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,17
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 addiu $10,$11,-1
		 sllv  $16,$16,$10
		 srlv  $20,$2,$9
		 andi  $20,$20,0x01     	 # Set X
		 sllv  $25,$2,$11
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e070:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 andi  $20,$2,0x01      	 # Set X
		 sll   $16,$16,15
		 srl   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,17
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 addiu $10,$11,-1
		 sllv  $16,$16,$10
		 srlv  $20,$2,$9
		 andi  $20,$20,0x01     	 # Set X
		 sllv  $25,$2,$11
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e090:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 andi  $20,$2,0x01      	 # Set X
		 sll   $16,$16,31
		 srl   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,33
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 addiu $10,$11,-1
		 sllv  $16,$16,$10
		 srlv  $20,$2,$9
		 andi  $20,$20,0x01     	 # Set X
		 sllv  $25,$2,$11
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 andi  $20,$2,0x01      	 # Set X
		 sll   $16,$16,31
		 srl   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,33
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 addiu $10,$11,-1
		 sllv  $16,$16,$10
		 srlv  $20,$2,$9
		 andi  $20,$20,0x01     	 # Set X
		 sllv  $25,$2,$11
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e110:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 srl   $20,$2,7        	 # Set X
		 sll   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,9
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 sllv  $16,$16,$9
		 srlv  $20,$2,$11
		 andi  $20,$20,0x01     	 # Set X
		 srlv  $25,$2,$11
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e130:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 srl   $20,$2,7        	 # Set X
		 sll   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,9
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 sllv  $16,$16,$9
		 srlv  $20,$2,$11
		 andi  $20,$20,0x01     	 # Set X
		 srlv  $25,$2,$11
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e150:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,17
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 sllv  $16,$16,$9
		 srlv  $20,$2,$11
		 andi  $20,$20,0x01     	 # Set X
		 srlv  $25,$2,$11
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e170:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,17
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 sllv  $16,$16,$9
		 srlv  $20,$2,$11
		 andi  $20,$20,0x01     	 # Set X
		 srlv  $25,$2,$11
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e190:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 srl   $20,$2,31        	 # Set X
		 sll   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,33
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 sllv  $16,$16,$9
		 srlv  $20,$2,$11
		 andi  $20,$20,0x01     	 # Set X
		 srlv  $25,$2,$11
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1b0:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 or    $16,$0,$20       	 # Delay slot - Copy X to Carry
		 sll   $25,$24,1
		 andi  $9,$24,1
		 bne   $9,$24,7f
		 subu  $15,$15,$25       	 # Delay slot
		 srl   $20,$2,31        	 # Set X
		 sll   $2,$2,1
		 bgez  $0,6f
		 or    $2,$2,$16        	 # Delay slot
	7:
		 ori   $11,$0,33
	8:
		 subu  $9,$24,$11
		 addiu $25,$9,-1
		 slt   $25,$25,$0
		 beq   $25,$0,8b
		 movz  $24,$9,$25        	 # Delay slot
		 subu  $11,$11,$24
		 addiu $9,$24,-1
		 sllv  $16,$16,$9
		 srlv  $20,$2,$11
		 andi  $20,$20,0x01     	 # Set X
		 srlv  $25,$2,$11
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 or    $2,$2,$16
	6:
		 or    $16,$0,$20       	 # Copy X to Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e210:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lbu   $2,0x00($24)
		 sll   $9,$20,7
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e250:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $2,0x00($24)
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e290:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 sll   $9,$20,31
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e310:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lbu   $2,0x00($24)
		 or    $9,$0,$20
		 srl   $20,$2,7        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sb    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e350:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lhu   $2,0x00($24)
		 or    $9,$0,$20
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sh    $2,0x00($24)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e390:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $2,0x00($24)
		 or    $9,$0,$20
		 srl   $20,$2,31        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,31        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 sw    $2,0x00($24)
		 addiu $15,$15,-10
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e4f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $9,$20,15
		 andi  $20,$2,0x01      	 # Set X
		 srl   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e5f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $9,$20,0x01
		 srl   $20,$2,15        	 # Set X
		 sll   $2,$2,1
		 or    $2,$2,$9
		 or    $16,$0,$20       	 # Copy X to Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e008:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 srlv  $16,$2,$10
		 andi  $16,$16,0x01     	 # Set Carry
		 srlv  $2,$2,$24
		 andi  $2,$2,0xFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e028:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 srlv  $16,$2,$10
		 andi  $16,$16,0x01     	 # Set Carry
		 srlv  $2,$2,$24
		 andi  $2,$2,0xFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e048:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 srlv  $16,$2,$10
		 andi  $16,$16,0x01     	 # Set Carry
		 srlv  $2,$2,$24
		 andi  $2,$2,0xFFFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e068:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 srlv  $16,$2,$10
		 andi  $16,$16,0x01     	 # Set Carry
		 srlv  $2,$2,$24
		 andi  $2,$2,0xFFFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e088:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 srlv  $16,$2,$10
		 andi  $16,$16,0x01     	 # Set Carry
		 srlv  $2,$2,$24
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 srlv  $16,$2,$10
		 andi  $16,$16,0x01     	 # Set Carry
		 srlv  $2,$2,$24
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e108:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 sll   $16,$2,24
		 sllv  $16,$16,$10
		 srl   $16,$16,31       	 # Set Carry
		 sllv  $2,$2,$24
		 andi  $2,$2,0xFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e128:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 sll   $16,$2,24
		 sllv  $16,$16,$10
		 srl   $16,$16,31       	 # Set Carry
		 sllv  $2,$2,$24
		 andi  $2,$2,0xFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,7        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e148:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 sll   $16,$2,16
		 sllv  $16,$16,$10
		 srl   $16,$16,31       	 # Set Carry
		 sllv  $2,$2,$24
		 andi  $2,$2,0xFFFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e168:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 sll   $16,$2,16
		 sllv  $16,$16,$10
		 srl   $16,$16,31       	 # Set Carry
		 sllv  $2,$2,$24
		 andi  $2,$2,0xFFFF
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e188:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 sllv  $16,$16,$10
		 srl   $16,$16,31       	 # Set Carry
		 sllv  $2,$2,$24
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1a8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 andi  $9,$24,0x20
		 addiu $10,$24,-1
		 andi  $11,$10,0x20
		 sllv  $16,$16,$10
		 srl   $16,$16,31       	 # Set Carry
		 sllv  $2,$2,$24
		 movn  $2,$0,$9         	 # Return 0 if shift by 32-63
		 movn  $16,$0,$11       	 # Clear Carry if shift by >32
		 movz  $16,$0,$24       	 # Clear Carry if shift by 0
		 and   $17,$0,$0        	 # Clear Overflow
		 slt   $19,$2,$0        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e2f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 andi  $16,$2,0x01      	 # Set Carry
		 srl   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e3f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $16,$2,15        	 # Set Carry
		 sll   $2,$2,1
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 srl   $19,$2,15        	 # Set Sign
		 sltiu $18,$2,1         	 # Set Zero
		 movn  $20,$16,$24      	 # Set X if not shift by 0
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e018:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x07
		 subu  $25,$0,$24
		 andi  $25,$25,0x07
		 sllv  $25,$2,$25
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 srl   $16,$2,7        	 # Set Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,7        	 # Set Sign
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e038:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x07
		 subu  $25,$0,$24
		 andi  $25,$25,0x07
		 sllv  $25,$2,$25
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 srl   $16,$2,7        	 # Set Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,7        	 # Set Sign
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e058:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x0F
		 subu  $25,$0,$24
		 andi  $25,$25,0x0F
		 sllv  $25,$2,$25
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e078:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x0F
		 subu  $25,$0,$24
		 andi  $25,$25,0x0F
		 sllv  $25,$2,$25
		 srlv  $2,$2,$24
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e098:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 rorv  $2,$2,$24
		 srl   $16,$2,31        	 # Set Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,31        	 # Set Sign
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e0b8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 rorv  $2,$2,$24
		 srl   $16,$2,31        	 # Set Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,31        	 # Set Sign
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e118:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x07
		 subu  $25,$0,$24
		 andi  $25,$25,0x07
		 srlv  $25,$2,$25
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,7        	 # Set Sign
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e138:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lbu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x07
		 subu  $25,$0,$24
		 andi  $25,$25,0x07
		 srlv  $25,$2,$25
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
	9:
		 andi  $2,$2,0xFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,7        	 # Set Sign
		 sb    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e158:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x0F
		 subu  $25,$0,$24
		 andi  $25,$25,0x0F
		 srlv  $25,$2,$25
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e178:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lhu   $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 andi  $24,$24,0x0F
		 subu  $25,$0,$24
		 andi  $25,$25,0x0F
		 srlv  $25,$2,$25
		 sllv  $2,$2,$24
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
	9:
		 andi  $2,$2,0xFFFF
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 sh    $2,0x00($8)
		 addiu $15,$15,-6
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e198:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,9
		 addiu $24,$24,-1       	 # Move range down
		 andi  $24,$24,0x07     	 # Mask out lower bits
		 addiu $24,$24,1        	 # correct range
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 subu  $25,$0,$24
		 rorv  $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,31        	 # Set Sign
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e1b8:				#:
		 addiu $23,$23,2

		 andi  $8,$24,0x07
		 srl   $24,$24,7
		 andi  $24,$24,0x1C
		 addu  $24,$24,$21
		 lw    $24,0x00($24)
		 andi  $24,$24,0x3F
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 beq   $24,$0,9f
		 and   $16,$0,$0        	 # Delay slot - Clear Carry
		 sll   $25,$24,1
		 subu  $15,$15,$25
		 subu  $25,$0,$24
		 rorv  $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
	9:
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,31        	 # Set Sign
		 sw    $2,0x00($8)
		 addiu $15,$15,-8
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e6f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 sll   $25,$2,15
		 srl   $2,$2,1
		 or    $2,$2,$25
		 srl   $16,$2,15        	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7d0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7d8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $25,$14,2
		 sw    $25,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-12
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7e0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $14,$14,-2
		 sw    $14,0x20($24)
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-14
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7e8:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 lh    $7,0x00($23)
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 addiu $23,$23,2
		 addu  $14,$14,$7
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7f0:				#:
		 addiu $23,$23,2

		 andi  $24,$24,0x07
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 lw    $14,0x20($24)
		 lhu   $7,0x00($23)
		 addiu $23,$23,2
		 seb   $6,$7
		 or    $25,$0,$7
		 srl   $7,$7,12
		 andi  $25,$25,0x0800
		 sll   $7,$7,2
		 addu  $7,$7,$21
		 bne   $25,$0,0f
		 lw    $25,0x00($7)      	 # Delay slot
		 seh   $25,$25
	0:
		 addu  $25,$14,$25
		 addu  $14,$25,$6
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-18
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7f8:				#:
		 addiu $23,$23,2

		 lh    $14,0x00($23)
		 addiu $23,$23,2
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_e7f9:				#:
		 addiu $23,$23,2

		 lhu   $14,0x00($23)
		 lhu   $25,0x02($23)
		 sll   $14,$14,16
		 or    $14,$14,$25
		 addiu $23,$23,4
		 lw    $25,0x80($21)
		 sw    $15,m68k_ICount
		 sw    $14,0x44($29)
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $14,0x44($29)
		 lw    $15,m68k_ICount
		 srl   $25,$2,15
		 sll   $2,$2,1
		 or    $2,$2,$25
		 andi  $16,$2,0x01      	 # Set Carry
		 andi  $2,$2,0xffff
		 and   $17,$0,$0        	 # Clear Overflow
		 sltiu $18,$2,1         	 # Set Zero
		 srl   $19,$2,15        	 # Set Sign
		 lw    $25,0x8C($21)
		 sw    $15,m68k_ICount
		 or    $5,$0,$2
		 or    $4,$0,$14
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 addiu $15,$15,-20
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_a000:				#:
		 addiu $23,$23,2

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,10

		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_f000:				#:
		 addiu $23,$23,2

		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,11

		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

ILLEGAL:
		 subu  $25,$23,$22
		 sw    $24,illegal_op
		 sw    $25,illegal_pc
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,4

		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e74:				#:
		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 nop                    	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 lw    $4,0x3C($21)
		 lw    $25,0x84($21)
		 sw    $15,m68k_ICount
		 jalr  $25
		 sw    $23,0x4C($21)    	 # Delay slot
		 lw    $15,m68k_ICount
		 lh    $8,0x00($23)
		 lw    $9,0x3C($21)
		 addiu $8,$8,4
		 addu  $9,$8,$9
		 sw    $9,0x3C($21)
		 andi  $25,$2,0x01
		 beq   $25,$0,2f
		 addu  $23,$22,$2     	 # Delay slot
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,3

		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	2:
		 sw    $2,0x74($21)
		 lw    $6,mem_amask
		 lw    $25,0x94($21)
		 and   $23,$2,$6
		 sw    $15,m68k_ICount
		 jalr  $25
		 or    $4,$0,$23   	 # Delay slot
		 lw    $15,m68k_ICount
		 lw    $22,OP_ROM
		 addu  $23,$23,$22
 # End of Banking code:
		 addiu $15,$15,-16
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e7a:				#:
		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 nop                    	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot
		 lhu   $8,0x00($23)
		 addiu $23,$23,2
		 andi  $2,$8,0x01
		 srl   $24,$8,10
		 andi  $24,$24,0x02
		 or    $24,$24,$2
		 srl   $8,$8,12
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 addiu $24,$24,96
		 lw    $2,0x00($24)
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 sw    $2,0x00($8)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

OP0_4e7b:				#:
		 lw    $25,0x70($21)
		 bne   $25,$0,0f
		 nop                    	 # Delay slot
		 j     ILLEGAL
	0:
		 nop                    	 # Delay slot

		 lbu   $8,0x44($21)
		 andi  $8,$8,0x20       	 # Supervisor Mode ?
		 beq   $8,$0,9f
		 addiu $23,$23,2        	 # Delay slot
		 lhu   $8,0x00($23)
		 addiu $23,$23,2
		 andi  $2,$8,0x01
		 srl   $24,$8,10
		 andi  $24,$24,0x02
		 or    $24,$24,$2
		 srl   $8,$8,12
		 sll   $8,$8,2
		 addu  $8,$8,$21
		 lw    $2,0x00($8)
		 andi  $9,$24,0x02
		 bne   $9,$0,8f
		 nop                    	 # Delay slot
		 andi  $2,$2,0x07
	8:
		 sll   $24,$24,2
		 addu  $24,$24,$21
		 addiu $24,$24,96
		 sw    $2,0x00($24)
		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

	9:
		 addiu $23,$23,-2
		 jal   Exception
		 ori   $2,$0,8

		 addiu $15,$15,-4
		 bgez  $15,3f
		 lhu   $24,0x00($23)    	 # Delay slot
		 j     MainExit
	3:
		 sll   $7,$24,2         	 # Delay slot
		 addu  $7,$7,$30
		 lw    $7,0x00($7)
		 jr    $7
		 nop                    	 # Delay slot

		 .data

		 .align 6


 # Register Structure

M68000_regs:
R_D0:	 .word 0			 # Data Registers
R_D1:	 .word 0
R_D2:	 .word 0
R_D3:	 .word 0
R_D4:	 .word 0
R_D5:	 .word 0
R_D6:	 .word 0
R_D7:	 .word 0

R_A0:	 .word 0			 # Address Registers
R_A1:	 .word 0
R_A2:	 .word 0
R_A3:	 .word 0
R_A4:	 .word 0
R_A5:	 .word 0
R_A6:	 .word 0
R_A7:	 .word 0

R_ISP:	 .word 0			 # Supervisor Stack
R_SR_H:	 .word 0			 # Status Register High TuSuuIII
R_SR:	 .word 0			 # Motorola Format SR

R_PC:	 .word 0			 # Program Counter
R_IRQ:	 .word 0			 # IRQ Request Level

R_IRQ_CALLBACK:	 .word 0			 # irq callback (get vector)

R_PPC:	 .word 0			 # Previous Program Counter
R_RESET_CALLBACK:	 .word 0			 # Reset Callback
R_SFC:	 .word 0			 # Source Function Call
R_DFC:	 .word 0			 # Destination Function Call
R_USP:	 .word 0			 # User Stack
R_VBR:	 .word 0			 # Vector Base
CPUversion:	 .word 0

FullPC:	 .word 0

a68k_memory_intf:
	.rept 13
		.word 0
	.endr


exception_cycles:
		 .byte 0, 0, 0, 0, 38, 42, 44, 38, 38, 0, 38, 38, 0, 0, 0, 0
		 .byte 0, 0, 0, 0, 0, 0, 0, 0, 46, 46, 46, 46, 46, 46, 46, 46
		 .byte 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38

		 .align 2
 # Jump Table

M68000_OPCODETABLE:
.rept 8
	.word	  OP0_0000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0010
.endr
.rept 7
	.word	  OP0_0018
.endr
.word		  OP0_001f
.rept 7
	.word	  OP0_0020
.endr
.word		  OP0_0027
.rept 8
	.word	  OP0_0028
.endr
.rept 8
	.word	  OP0_0030
.endr
.word		  OP0_0038
.word		  OP0_0039
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_003c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0050
.endr
.rept 8
	.word	  OP0_0058
.endr
.rept 8
	.word	  OP0_0060
.endr
.rept 8
	.word	  OP0_0068
.endr
.rept 8
	.word	  OP0_0070
.endr
.word		  OP0_0078
.word		  OP0_0079
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_007c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0090
.endr
.rept 8
	.word	  OP0_0098
.endr
.rept 8
	.word	  OP0_00a0
.endr
.rept 8
	.word	  OP0_00a8
.endr
.rept 8
	.word	  OP0_00b0
.endr
.word		  OP0_00b8
.word		  OP0_00b9
.rept 70
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0200
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0210
.endr
.rept 7
	.word	  OP0_0218
.endr
.word		  OP0_021f
.rept 7
	.word	  OP0_0220
.endr
.word		  OP0_0227
.rept 8
	.word	  OP0_0228
.endr
.rept 8
	.word	  OP0_0230
.endr
.word		  OP0_0238
.word		  OP0_0239
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_023c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0240
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0250
.endr
.rept 8
	.word	  OP0_0258
.endr
.rept 8
	.word	  OP0_0260
.endr
.rept 8
	.word	  OP0_0268
.endr
.rept 8
	.word	  OP0_0270
.endr
.word		  OP0_0278
.word		  OP0_0279
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_027c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0280
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0290
.endr
.rept 8
	.word	  OP0_0298
.endr
.rept 8
	.word	  OP0_02a0
.endr
.rept 8
	.word	  OP0_02a8
.endr
.rept 8
	.word	  OP0_02b0
.endr
.word		  OP0_02b8
.word		  OP0_02b9
.rept 70
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0400
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0410
.endr
.rept 7
	.word	  OP0_0418
.endr
.word		  OP0_041f
.rept 7
	.word	  OP0_0420
.endr
.word		  OP0_0427
.rept 8
	.word	  OP0_0428
.endr
.rept 8
	.word	  OP0_0430
.endr
.word		  OP0_0438
.word		  OP0_0439
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0440
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0450
.endr
.rept 8
	.word	  OP0_0458
.endr
.rept 8
	.word	  OP0_0460
.endr
.rept 8
	.word	  OP0_0468
.endr
.rept 8
	.word	  OP0_0470
.endr
.word		  OP0_0478
.word		  OP0_0479
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0480
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0490
.endr
.rept 8
	.word	  OP0_0498
.endr
.rept 8
	.word	  OP0_04a0
.endr
.rept 8
	.word	  OP0_04a8
.endr
.rept 8
	.word	  OP0_04b0
.endr
.word		  OP0_04b8
.word		  OP0_04b9
.rept 70
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0600
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0610
.endr
.rept 7
	.word	  OP0_0618
.endr
.word		  OP0_061f
.rept 7
	.word	  OP0_0620
.endr
.word		  OP0_0627
.rept 8
	.word	  OP0_0628
.endr
.rept 8
	.word	  OP0_0630
.endr
.word		  OP0_0638
.word		  OP0_0639
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0640
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0650
.endr
.rept 8
	.word	  OP0_0658
.endr
.rept 8
	.word	  OP0_0660
.endr
.rept 8
	.word	  OP0_0668
.endr
.rept 8
	.word	  OP0_0670
.endr
.word		  OP0_0678
.word		  OP0_0679
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0680
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0690
.endr
.rept 8
	.word	  OP0_0698
.endr
.rept 8
	.word	  OP0_06a0
.endr
.rept 8
	.word	  OP0_06a8
.endr
.rept 8
	.word	  OP0_06b0
.endr
.word		  OP0_06b8
.word		  OP0_06b9
.rept 70
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0800
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0810
.endr
.rept 7
	.word	  OP0_0818
.endr
.word		  OP0_081f
.rept 7
	.word	  OP0_0820
.endr
.word		  OP0_0827
.rept 8
	.word	  OP0_0828
.endr
.rept 8
	.word	  OP0_0830
.endr
.word		  OP0_0838
.word		  OP0_0839
.word		  OP0_083a
.word		  OP0_083b
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0840
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0850
.endr
.rept 7
	.word	  OP0_0858
.endr
.word		  OP0_085f
.rept 7
	.word	  OP0_0860
.endr
.word		  OP0_0867
.rept 8
	.word	  OP0_0868
.endr
.rept 8
	.word	  OP0_0870
.endr
.word		  OP0_0878
.word		  OP0_0879
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0880
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0890
.endr
.rept 7
	.word	  OP0_0898
.endr
.word		  OP0_089f
.rept 7
	.word	  OP0_08a0
.endr
.word		  OP0_08a7
.rept 8
	.word	  OP0_08a8
.endr
.rept 8
	.word	  OP0_08b0
.endr
.word		  OP0_08b8
.word		  OP0_08b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_08c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_08d0
.endr
.rept 7
	.word	  OP0_08d8
.endr
.word		  OP0_08df
.rept 7
	.word	  OP0_08e0
.endr
.word		  OP0_08e7
.rept 8
	.word	  OP0_08e8
.endr
.rept 8
	.word	  OP0_08f0
.endr
.word		  OP0_08f8
.word		  OP0_08f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0a00
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0a10
.endr
.rept 7
	.word	  OP0_0a18
.endr
.word		  OP0_0a1f
.rept 7
	.word	  OP0_0a20
.endr
.word		  OP0_0a27
.rept 8
	.word	  OP0_0a28
.endr
.rept 8
	.word	  OP0_0a30
.endr
.word		  OP0_0a38
.word		  OP0_0a39
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_0a3c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0a40
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0a50
.endr
.rept 8
	.word	  OP0_0a58
.endr
.rept 8
	.word	  OP0_0a60
.endr
.rept 8
	.word	  OP0_0a68
.endr
.rept 8
	.word	  OP0_0a70
.endr
.word		  OP0_0a78
.word		  OP0_0a79
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_0a7c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0a80
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0a90
.endr
.rept 8
	.word	  OP0_0a98
.endr
.rept 8
	.word	  OP0_0aa0
.endr
.rept 8
	.word	  OP0_0aa8
.endr
.rept 8
	.word	  OP0_0ab0
.endr
.word		  OP0_0ab8
.word		  OP0_0ab9
.rept 70
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0c00
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0c10
.endr
.rept 7
	.word	  OP0_0c18
.endr
.word		  OP0_0c1f
.rept 7
	.word	  OP0_0c20
.endr
.word		  OP0_0c27
.rept 8
	.word	  OP0_0c28
.endr
.rept 8
	.word	  OP0_0c30
.endr
.word		  OP0_0c38
.word		  OP0_0c39
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0c40
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0c50
.endr
.rept 8
	.word	  OP0_0c58
.endr
.rept 8
	.word	  OP0_0c60
.endr
.rept 8
	.word	  OP0_0c68
.endr
.rept 8
	.word	  OP0_0c70
.endr
.word		  OP0_0c78
.word		  OP0_0c79
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0c80
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0c90
.endr
.rept 8
	.word	  OP0_0c98
.endr
.rept 8
	.word	  OP0_0ca0
.endr
.rept 8
	.word	  OP0_0ca8
.endr
.rept 8
	.word	  OP0_0cb0
.endr
.word		  OP0_0cb8
.word		  OP0_0cb9
.rept 70
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 262
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0100
.endr
.rept 8
	.word	  OP0_0108
.endr
.rept 8
	.word	  OP0_0110
.endr
.rept 7
	.word	  OP0_0118
.endr
.word		  OP0_011f
.rept 7
	.word	  OP0_0120
.endr
.word		  OP0_0127
.rept 8
	.word	  OP0_0128
.endr
.rept 8
	.word	  OP0_0130
.endr
.word		  OP0_0138
.word		  OP0_0139
.word		  OP0_013a
.word		  OP0_013b
.word		  OP0_013c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0140
.endr
.rept 8
	.word	  OP0_0148
.endr
.rept 8
	.word	  OP0_0150
.endr
.rept 7
	.word	  OP0_0158
.endr
.word		  OP0_015f
.rept 7
	.word	  OP0_0160
.endr
.word		  OP0_0167
.rept 8
	.word	  OP0_0168
.endr
.rept 8
	.word	  OP0_0170
.endr
.word		  OP0_0178
.word		  OP0_0179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_0180
.endr
.rept 8
	.word	  OP0_0188
.endr
.rept 8
	.word	  OP0_0190
.endr
.rept 7
	.word	  OP0_0198
.endr
.word		  OP0_019f
.rept 7
	.word	  OP0_01a0
.endr
.word		  OP0_01a7
.rept 8
	.word	  OP0_01a8
.endr
.rept 8
	.word	  OP0_01b0
.endr
.word		  OP0_01b8
.word		  OP0_01b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_01c0
.endr
.rept 8
	.word	  OP0_01c8
.endr
.rept 8
	.word	  OP0_01d0
.endr
.rept 7
	.word	  OP0_01d8
.endr
.word		  OP0_01df
.rept 7
	.word	  OP0_01e0
.endr
.word		  OP0_01e7
.rept 8
	.word	  OP0_01e8
.endr
.rept 8
	.word	  OP0_01f0
.endr
.word		  OP0_01f8
.word		  OP0_01f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_11c0
.endr
.rept 8
	.word	  OP0_11d0
.endr
.rept 7
	.word	  OP0_11d8
.endr
.word		  OP0_11df
.rept 7
	.word	  OP0_11e0
.endr
.word		  OP0_11e7
.rept 8
	.word	  OP0_11e8
.endr
.rept 8
	.word	  OP0_11f0
.endr
.word		  OP0_11f8
.word		  OP0_11f9
.word		  OP0_11fa
.word		  OP0_11fb
.word		  OP0_11fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_13c0
.endr
.rept 8
	.word	  OP0_13d0
.endr
.rept 7
	.word	  OP0_13d8
.endr
.word		  OP0_13df
.rept 7
	.word	  OP0_13e0
.endr
.word		  OP0_13e7
.rept 8
	.word	  OP0_13e8
.endr
.rept 8
	.word	  OP0_13f0
.endr
.word		  OP0_13f8
.word		  OP0_13f9
.word		  OP0_13fa
.word		  OP0_13fb
.word		  OP0_13fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_10c0
.endr
.rept 8
	.word	  OP0_10d0
.endr
.rept 7
	.word	  OP0_10d8
.endr
.word		  OP0_10df
.rept 7
	.word	  OP0_10e0
.endr
.word		  OP0_10e7
.rept 8
	.word	  OP0_10e8
.endr
.rept 8
	.word	  OP0_10f0
.endr
.word		  OP0_10f8
.word		  OP0_10f9
.word		  OP0_10fa
.word		  OP0_10fb
.word		  OP0_10fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1100
.endr
.rept 8
	.word	  OP0_1110
.endr
.rept 7
	.word	  OP0_1118
.endr
.word		  OP0_111f
.rept 7
	.word	  OP0_1120
.endr
.word		  OP0_1127
.rept 8
	.word	  OP0_1128
.endr
.rept 8
	.word	  OP0_1130
.endr
.word		  OP0_1138
.word		  OP0_1139
.word		  OP0_113a
.word		  OP0_113b
.word		  OP0_113c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1000
.endr
.rept 8
	.word	  OP0_1010
.endr
.rept 7
	.word	  OP0_1018
.endr
.word		  OP0_101f
.rept 7
	.word	  OP0_1020
.endr
.word		  OP0_1027
.rept 8
	.word	  OP0_1028
.endr
.rept 8
	.word	  OP0_1030
.endr
.word		  OP0_1038
.word		  OP0_1039
.word		  OP0_103a
.word		  OP0_103b
.word		  OP0_103c
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1080
.endr
.rept 8
	.word	  OP0_1090
.endr
.rept 7
	.word	  OP0_1098
.endr
.word		  OP0_109f
.rept 7
	.word	  OP0_10a0
.endr
.word		  OP0_10a7
.rept 8
	.word	  OP0_10a8
.endr
.rept 8
	.word	  OP0_10b0
.endr
.word		  OP0_10b8
.word		  OP0_10b9
.word		  OP0_10ba
.word		  OP0_10bb
.word		  OP0_10bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1ec0
.endr
.rept 8
	.word	  OP0_1ed0
.endr
.rept 7
	.word	  OP0_1ed8
.endr
.word		  OP0_1edf
.rept 7
	.word	  OP0_1ee0
.endr
.word		  OP0_1ee7
.rept 8
	.word	  OP0_1ee8
.endr
.rept 8
	.word	  OP0_1ef0
.endr
.word		  OP0_1ef8
.word		  OP0_1ef9
.word		  OP0_1efa
.word		  OP0_1efb
.word		  OP0_1efc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1f00
.endr
.rept 8
	.word	  OP0_1f10
.endr
.rept 7
	.word	  OP0_1f18
.endr
.word		  OP0_1f1f
.rept 7
	.word	  OP0_1f20
.endr
.word		  OP0_1f27
.rept 8
	.word	  OP0_1f28
.endr
.rept 8
	.word	  OP0_1f30
.endr
.word		  OP0_1f38
.word		  OP0_1f39
.word		  OP0_1f3a
.word		  OP0_1f3b
.word		  OP0_1f3c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1140
.endr
.rept 8
	.word	  OP0_1150
.endr
.rept 7
	.word	  OP0_1158
.endr
.word		  OP0_115f
.rept 7
	.word	  OP0_1160
.endr
.word		  OP0_1167
.rept 8
	.word	  OP0_1168
.endr
.rept 8
	.word	  OP0_1170
.endr
.word		  OP0_1178
.word		  OP0_1179
.word		  OP0_117a
.word		  OP0_117b
.word		  OP0_117c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_1180
.endr
.rept 8
	.word	  OP0_1190
.endr
.rept 7
	.word	  OP0_1198
.endr
.word		  OP0_119f
.rept 7
	.word	  OP0_11a0
.endr
.word		  OP0_11a7
.rept 8
	.word	  OP0_11a8
.endr
.rept 8
	.word	  OP0_11b0
.endr
.word		  OP0_11b8
.word		  OP0_11b9
.word		  OP0_11ba
.word		  OP0_11bb
.word		  OP0_11bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_21c0
.endr
.rept 8
	.word	  OP0_21d0
.endr
.rept 8
	.word	  OP0_21d8
.endr
.rept 8
	.word	  OP0_21e0
.endr
.rept 8
	.word	  OP0_21e8
.endr
.rept 8
	.word	  OP0_21f0
.endr
.word		  OP0_21f8
.word		  OP0_21f9
.word		  OP0_21fa
.word		  OP0_21fb
.word		  OP0_21fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_23c0
.endr
.rept 8
	.word	  OP0_23d0
.endr
.rept 8
	.word	  OP0_23d8
.endr
.rept 8
	.word	  OP0_23e0
.endr
.rept 8
	.word	  OP0_23e8
.endr
.rept 8
	.word	  OP0_23f0
.endr
.word		  OP0_23f8
.word		  OP0_23f9
.word		  OP0_23fa
.word		  OP0_23fb
.word		  OP0_23fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2000
.endr
.rept 8
	.word	  OP0_2010
.endr
.rept 8
	.word	  OP0_2018
.endr
.rept 8
	.word	  OP0_2020
.endr
.rept 8
	.word	  OP0_2028
.endr
.rept 8
	.word	  OP0_2030
.endr
.word		  OP0_2038
.word		  OP0_2039
.word		  OP0_203a
.word		  OP0_203b
.word		  OP0_203c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2040
.endr
.rept 8
	.word	  OP0_2050
.endr
.rept 8
	.word	  OP0_2058
.endr
.rept 8
	.word	  OP0_2060
.endr
.rept 8
	.word	  OP0_2068
.endr
.rept 8
	.word	  OP0_2070
.endr
.word		  OP0_2078
.word		  OP0_2079
.word		  OP0_207a
.word		  OP0_207b
.word		  OP0_207c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2080
.endr
.rept 8
	.word	  OP0_2090
.endr
.rept 8
	.word	  OP0_2098
.endr
.rept 8
	.word	  OP0_20a0
.endr
.rept 8
	.word	  OP0_20a8
.endr
.rept 8
	.word	  OP0_20b0
.endr
.word		  OP0_20b8
.word		  OP0_20b9
.word		  OP0_20ba
.word		  OP0_20bb
.word		  OP0_20bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_20c0
.endr
.rept 8
	.word	  OP0_20d0
.endr
.rept 8
	.word	  OP0_20d8
.endr
.rept 8
	.word	  OP0_20e0
.endr
.rept 8
	.word	  OP0_20e8
.endr
.rept 8
	.word	  OP0_20f0
.endr
.word		  OP0_20f8
.word		  OP0_20f9
.word		  OP0_20fa
.word		  OP0_20fb
.word		  OP0_20fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2100
.endr
.rept 8
	.word	  OP0_2110
.endr
.rept 8
	.word	  OP0_2118
.endr
.rept 8
	.word	  OP0_2120
.endr
.rept 8
	.word	  OP0_2128
.endr
.rept 8
	.word	  OP0_2130
.endr
.word		  OP0_2138
.word		  OP0_2139
.word		  OP0_213a
.word		  OP0_213b
.word		  OP0_213c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2140
.endr
.rept 8
	.word	  OP0_2150
.endr
.rept 8
	.word	  OP0_2158
.endr
.rept 8
	.word	  OP0_2160
.endr
.rept 8
	.word	  OP0_2168
.endr
.rept 8
	.word	  OP0_2170
.endr
.word		  OP0_2178
.word		  OP0_2179
.word		  OP0_217a
.word		  OP0_217b
.word		  OP0_217c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_2180
.endr
.rept 8
	.word	  OP0_2190
.endr
.rept 8
	.word	  OP0_2198
.endr
.rept 8
	.word	  OP0_21a0
.endr
.rept 8
	.word	  OP0_21a8
.endr
.rept 8
	.word	  OP0_21b0
.endr
.word		  OP0_21b8
.word		  OP0_21b9
.word		  OP0_21ba
.word		  OP0_21bb
.word		  OP0_21bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_31c0
.endr
.rept 8
	.word	  OP0_31d0
.endr
.rept 8
	.word	  OP0_31d8
.endr
.rept 8
	.word	  OP0_31e0
.endr
.rept 8
	.word	  OP0_31e8
.endr
.rept 8
	.word	  OP0_31f0
.endr
.word		  OP0_31f8
.word		  OP0_31f9
.word		  OP0_31fa
.word		  OP0_31fb
.word		  OP0_31fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_33c0
.endr
.rept 8
	.word	  OP0_33d0
.endr
.rept 8
	.word	  OP0_33d8
.endr
.rept 8
	.word	  OP0_33e0
.endr
.rept 8
	.word	  OP0_33e8
.endr
.rept 8
	.word	  OP0_33f0
.endr
.word		  OP0_33f8
.word		  OP0_33f9
.word		  OP0_33fa
.word		  OP0_33fb
.word		  OP0_33fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3000
.endr
.rept 8
	.word	  OP0_3010
.endr
.rept 8
	.word	  OP0_3018
.endr
.rept 8
	.word	  OP0_3020
.endr
.rept 8
	.word	  OP0_3028
.endr
.rept 8
	.word	  OP0_3030
.endr
.word		  OP0_3038
.word		  OP0_3039
.word		  OP0_303a
.word		  OP0_303b
.word		  OP0_303c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3040
.endr
.rept 8
	.word	  OP0_3050
.endr
.rept 8
	.word	  OP0_3058
.endr
.rept 8
	.word	  OP0_3060
.endr
.rept 8
	.word	  OP0_3068
.endr
.rept 8
	.word	  OP0_3070
.endr
.word		  OP0_3078
.word		  OP0_3079
.word		  OP0_307a
.word		  OP0_307b
.word		  OP0_307c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3080
.endr
.rept 8
	.word	  OP0_3090
.endr
.rept 8
	.word	  OP0_3098
.endr
.rept 8
	.word	  OP0_30a0
.endr
.rept 8
	.word	  OP0_30a8
.endr
.rept 8
	.word	  OP0_30b0
.endr
.word		  OP0_30b8
.word		  OP0_30b9
.word		  OP0_30ba
.word		  OP0_30bb
.word		  OP0_30bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_30c0
.endr
.rept 8
	.word	  OP0_30d0
.endr
.rept 8
	.word	  OP0_30d8
.endr
.rept 8
	.word	  OP0_30e0
.endr
.rept 8
	.word	  OP0_30e8
.endr
.rept 8
	.word	  OP0_30f0
.endr
.word		  OP0_30f8
.word		  OP0_30f9
.word		  OP0_30fa
.word		  OP0_30fb
.word		  OP0_30fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3100
.endr
.rept 8
	.word	  OP0_3110
.endr
.rept 8
	.word	  OP0_3118
.endr
.rept 8
	.word	  OP0_3120
.endr
.rept 8
	.word	  OP0_3128
.endr
.rept 8
	.word	  OP0_3130
.endr
.word		  OP0_3138
.word		  OP0_3139
.word		  OP0_313a
.word		  OP0_313b
.word		  OP0_313c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3140
.endr
.rept 8
	.word	  OP0_3150
.endr
.rept 8
	.word	  OP0_3158
.endr
.rept 8
	.word	  OP0_3160
.endr
.rept 8
	.word	  OP0_3168
.endr
.rept 8
	.word	  OP0_3170
.endr
.word		  OP0_3178
.word		  OP0_3179
.word		  OP0_317a
.word		  OP0_317b
.word		  OP0_317c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_3180
.endr
.rept 8
	.word	  OP0_3190
.endr
.rept 8
	.word	  OP0_3198
.endr
.rept 8
	.word	  OP0_31a0
.endr
.rept 8
	.word	  OP0_31a8
.endr
.rept 8
	.word	  OP0_31b0
.endr
.word		  OP0_31b8
.word		  OP0_31b9
.word		  OP0_31ba
.word		  OP0_31bb
.word		  OP0_31bc
.rept 67
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4010
.endr
.rept 7
	.word	  OP0_4018
.endr
.word		  OP0_401f
.rept 7
	.word	  OP0_4020
.endr
.word		  OP0_4027
.rept 8
	.word	  OP0_4028
.endr
.rept 8
	.word	  OP0_4030
.endr
.word		  OP0_4038
.word		  OP0_4039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4050
.endr
.rept 8
	.word	  OP0_4058
.endr
.rept 8
	.word	  OP0_4060
.endr
.rept 8
	.word	  OP0_4068
.endr
.rept 8
	.word	  OP0_4070
.endr
.word		  OP0_4078
.word		  OP0_4079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4090
.endr
.rept 8
	.word	  OP0_4098
.endr
.rept 8
	.word	  OP0_40a0
.endr
.rept 8
	.word	  OP0_40a8
.endr
.rept 8
	.word	  OP0_40b0
.endr
.word		  OP0_40b8
.word		  OP0_40b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_40c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_40d0
.endr
.rept 8
	.word	  OP0_40d8
.endr
.rept 8
	.word	  OP0_40e0
.endr
.rept 8
	.word	  OP0_40e8
.endr
.rept 8
	.word	  OP0_40f0
.endr
.word		  OP0_40f8
.word		  OP0_40f9
.rept 134
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4200
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4210
.endr
.rept 7
	.word	  OP0_4218
.endr
.word		  OP0_421f
.rept 7
	.word	  OP0_4220
.endr
.word		  OP0_4227
.rept 8
	.word	  OP0_4228
.endr
.rept 8
	.word	  OP0_4230
.endr
.word		  OP0_4238
.word		  OP0_4239
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4240
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4250
.endr
.rept 8
	.word	  OP0_4258
.endr
.rept 8
	.word	  OP0_4260
.endr
.rept 8
	.word	  OP0_4268
.endr
.rept 8
	.word	  OP0_4270
.endr
.word		  OP0_4278
.word		  OP0_4279
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4280
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4290
.endr
.rept 8
	.word	  OP0_4298
.endr
.rept 8
	.word	  OP0_42a0
.endr
.rept 8
	.word	  OP0_42a8
.endr
.rept 8
	.word	  OP0_42b0
.endr
.word		  OP0_42b8
.word		  OP0_42b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_42c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_42d0
.endr
.rept 8
	.word	  OP0_42d8
.endr
.rept 8
	.word	  OP0_42e0
.endr
.rept 8
	.word	  OP0_42e8
.endr
.rept 8
	.word	  OP0_42f0
.endr
.word		  OP0_42f8
.word		  OP0_42f9
.rept 134
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4400
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4410
.endr
.rept 7
	.word	  OP0_4418
.endr
.word		  OP0_441f
.rept 7
	.word	  OP0_4420
.endr
.word		  OP0_4427
.rept 8
	.word	  OP0_4428
.endr
.rept 8
	.word	  OP0_4430
.endr
.word		  OP0_4438
.word		  OP0_4439
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4440
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4450
.endr
.rept 8
	.word	  OP0_4458
.endr
.rept 8
	.word	  OP0_4460
.endr
.rept 8
	.word	  OP0_4468
.endr
.rept 8
	.word	  OP0_4470
.endr
.word		  OP0_4478
.word		  OP0_4479
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4480
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4490
.endr
.rept 8
	.word	  OP0_4498
.endr
.rept 8
	.word	  OP0_44a0
.endr
.rept 8
	.word	  OP0_44a8
.endr
.rept 8
	.word	  OP0_44b0
.endr
.word		  OP0_44b8
.word		  OP0_44b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_44c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_44d0
.endr
.rept 8
	.word	  OP0_44d8
.endr
.rept 8
	.word	  OP0_44e0
.endr
.rept 8
	.word	  OP0_44e8
.endr
.rept 8
	.word	  OP0_44f0
.endr
.word		  OP0_44f8
.word		  OP0_44f9
.word		  OP0_44fa
.word		  OP0_44fb
.word		  OP0_44fc
.rept 131
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4600
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4610
.endr
.rept 7
	.word	  OP0_4618
.endr
.word		  OP0_461f
.rept 7
	.word	  OP0_4620
.endr
.word		  OP0_4627
.rept 8
	.word	  OP0_4628
.endr
.rept 8
	.word	  OP0_4630
.endr
.word		  OP0_4638
.word		  OP0_4639
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4640
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4650
.endr
.rept 8
	.word	  OP0_4658
.endr
.rept 8
	.word	  OP0_4660
.endr
.rept 8
	.word	  OP0_4668
.endr
.rept 8
	.word	  OP0_4670
.endr
.word		  OP0_4678
.word		  OP0_4679
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4680
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4690
.endr
.rept 8
	.word	  OP0_4698
.endr
.rept 8
	.word	  OP0_46a0
.endr
.rept 8
	.word	  OP0_46a8
.endr
.rept 8
	.word	  OP0_46b0
.endr
.word		  OP0_46b8
.word		  OP0_46b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_46c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_46d0
.endr
.rept 8
	.word	  OP0_46d8
.endr
.rept 8
	.word	  OP0_46e0
.endr
.rept 8
	.word	  OP0_46e8
.endr
.rept 8
	.word	  OP0_46f0
.endr
.word		  OP0_46f8
.word		  OP0_46f9
.word		  OP0_46fa
.word		  OP0_46fb
.word		  OP0_46fc
.rept 131
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4800
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4810
.endr
.rept 7
	.word	  OP0_4818
.endr
.word		  OP0_481f
.rept 7
	.word	  OP0_4820
.endr
.word		  OP0_4827
.rept 8
	.word	  OP0_4828
.endr
.rept 8
	.word	  OP0_4830
.endr
.word		  OP0_4838
.word		  OP0_4839
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4840
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4850
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4868
.endr
.rept 8
	.word	  OP0_4870
.endr
.word		  OP0_4878
.word		  OP0_4879
.word		  OP0_487a
.word		  OP0_487b
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4880
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4890
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_48a0
.endr
.rept 8
	.word	  OP0_48a8
.endr
.rept 8
	.word	  OP0_48b0
.endr
.word		  OP0_48b8
.word		  OP0_48b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_48c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_48d0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_48e0
.endr
.rept 8
	.word	  OP0_48e8
.endr
.rept 8
	.word	  OP0_48f0
.endr
.word		  OP0_48f8
.word		  OP0_48f9
.rept 134
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4a00
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4a10
.endr
.rept 7
	.word	  OP0_4a18
.endr
.word		  OP0_4a1f
.rept 7
	.word	  OP0_4a20
.endr
.word		  OP0_4a27
.rept 8
	.word	  OP0_4a28
.endr
.rept 8
	.word	  OP0_4a30
.endr
.word		  OP0_4a38
.word		  OP0_4a39
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4a40
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4a50
.endr
.rept 8
	.word	  OP0_4a58
.endr
.rept 8
	.word	  OP0_4a60
.endr
.rept 8
	.word	  OP0_4a68
.endr
.rept 8
	.word	  OP0_4a70
.endr
.word		  OP0_4a78
.word		  OP0_4a79
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4a80
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4a90
.endr
.rept 8
	.word	  OP0_4a98
.endr
.rept 8
	.word	  OP0_4aa0
.endr
.rept 8
	.word	  OP0_4aa8
.endr
.rept 8
	.word	  OP0_4ab0
.endr
.word		  OP0_4ab8
.word		  OP0_4ab9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ac0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ad0
.endr
.rept 7
	.word	  OP0_4ad8
.endr
.word		  OP0_4adf
.rept 7
	.word	  OP0_4ae0
.endr
.word		  OP0_4ae7
.rept 8
	.word	  OP0_4ae8
.endr
.rept 8
	.word	  OP0_4af0
.endr
.word		  OP0_4af8
.word		  OP0_4af9
.rept 134
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 148
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4c90
.endr
.rept 8
	.word	  OP0_4c98
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ca8
.endr
.rept 8
	.word	  OP0_4cb0
.endr
.word		  OP0_4cb8
.word		  OP0_4cb9
.word		  OP0_4cba
.word		  OP0_4cbb
.rept 20
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4cd0
.endr
.rept 8
	.word	  OP0_4cd8
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ce8
.endr
.rept 8
	.word	  OP0_4cf0
.endr
.word		  OP0_4cf8
.word		  OP0_4cf9
.word		  OP0_4cfa
.word		  OP0_4cfb
.rept 132
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 68
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_4e40
.endr
.rept 8
	.word	  OP0_4e50
.endr
.rept 8
	.word	  OP0_4e58
.endr
.rept 8
	.word	  OP0_4e60
.endr
.rept 8
	.word	  OP0_4e68
.endr
.word		  OP0_4e70
.word		  OP0_4e71
.word		  OP0_4e72
.word		  OP0_4e73
.word		  OP0_4e74
.word		  OP0_4e75
.word		  OP0_4e76
.word		  OP0_4e77
.rept 2
	.word	  ILLEGAL
.endr
.word		  OP0_4e7a
.word		  OP0_4e7b
.rept 20
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4e90
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ea8
.endr
.rept 8
	.word	  OP0_4eb0
.endr
.word		  OP0_4eb8
.word		  OP0_4eb9
.word		  OP0_4eba
.word		  OP0_4ebb
.rept 20
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ed0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4ee8
.endr
.rept 8
	.word	  OP0_4ef0
.endr
.word		  OP0_4ef8
.word		  OP0_4ef9
.word		  OP0_4efa
.word		  OP0_4efb
.rept 132
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4180
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_4190
.endr
.rept 8
	.word	  OP0_4198
.endr
.rept 8
	.word	  OP0_41a0
.endr
.rept 8
	.word	  OP0_41a8
.endr
.rept 8
	.word	  OP0_41b0
.endr
.word		  OP0_41b8
.word		  OP0_41b9
.word		  OP0_41ba
.word		  OP0_41bb
.word		  OP0_41bc
.rept 19
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41d0
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_41e8
.endr
.rept 8
	.word	  OP0_41f0
.endr
.word		  OP0_41f8
.word		  OP0_41f9
.word		  OP0_41fa
.word		  OP0_41fb
.rept 4
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_50c0
.endr
.rept 8
	.word	  OP0_50c8
.endr
.rept 8
	.word	  OP0_50d0
.endr
.rept 7
	.word	  OP0_50d8
.endr
.word		  OP0_50df
.rept 7
	.word	  OP0_50e0
.endr
.word		  OP0_50e7
.rept 8
	.word	  OP0_50e8
.endr
.rept 8
	.word	  OP0_50f0
.endr
.word		  OP0_50f8
.word		  OP0_50f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_51c0
.endr
.rept 8
	.word	  OP0_51c8
.endr
.rept 8
	.word	  OP0_51d0
.endr
.rept 7
	.word	  OP0_51d8
.endr
.word		  OP0_51df
.rept 7
	.word	  OP0_51e0
.endr
.word		  OP0_51e7
.rept 8
	.word	  OP0_51e8
.endr
.rept 8
	.word	  OP0_51f0
.endr
.word		  OP0_51f8
.word		  OP0_51f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_52c0
.endr
.rept 8
	.word	  OP0_52c8
.endr
.rept 8
	.word	  OP0_52d0
.endr
.rept 7
	.word	  OP0_52d8
.endr
.word		  OP0_52df
.rept 7
	.word	  OP0_52e0
.endr
.word		  OP0_52e7
.rept 8
	.word	  OP0_52e8
.endr
.rept 8
	.word	  OP0_52f0
.endr
.word		  OP0_52f8
.word		  OP0_52f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_53c0
.endr
.rept 8
	.word	  OP0_53c8
.endr
.rept 8
	.word	  OP0_53d0
.endr
.rept 7
	.word	  OP0_53d8
.endr
.word		  OP0_53df
.rept 7
	.word	  OP0_53e0
.endr
.word		  OP0_53e7
.rept 8
	.word	  OP0_53e8
.endr
.rept 8
	.word	  OP0_53f0
.endr
.word		  OP0_53f8
.word		  OP0_53f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_54c0
.endr
.rept 8
	.word	  OP0_54c8
.endr
.rept 8
	.word	  OP0_54d0
.endr
.rept 7
	.word	  OP0_54d8
.endr
.word		  OP0_54df
.rept 7
	.word	  OP0_54e0
.endr
.word		  OP0_54e7
.rept 8
	.word	  OP0_54e8
.endr
.rept 8
	.word	  OP0_54f0
.endr
.word		  OP0_54f8
.word		  OP0_54f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_55c0
.endr
.rept 8
	.word	  OP0_55c8
.endr
.rept 8
	.word	  OP0_55d0
.endr
.rept 7
	.word	  OP0_55d8
.endr
.word		  OP0_55df
.rept 7
	.word	  OP0_55e0
.endr
.word		  OP0_55e7
.rept 8
	.word	  OP0_55e8
.endr
.rept 8
	.word	  OP0_55f0
.endr
.word		  OP0_55f8
.word		  OP0_55f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_56c0
.endr
.rept 8
	.word	  OP0_56c8
.endr
.rept 8
	.word	  OP0_56d0
.endr
.rept 7
	.word	  OP0_56d8
.endr
.word		  OP0_56df
.rept 7
	.word	  OP0_56e0
.endr
.word		  OP0_56e7
.rept 8
	.word	  OP0_56e8
.endr
.rept 8
	.word	  OP0_56f0
.endr
.word		  OP0_56f8
.word		  OP0_56f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_57c0
.endr
.rept 8
	.word	  OP0_57c8
.endr
.rept 8
	.word	  OP0_57d0
.endr
.rept 7
	.word	  OP0_57d8
.endr
.word		  OP0_57df
.rept 7
	.word	  OP0_57e0
.endr
.word		  OP0_57e7
.rept 8
	.word	  OP0_57e8
.endr
.rept 8
	.word	  OP0_57f0
.endr
.word		  OP0_57f8
.word		  OP0_57f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_58c0
.endr
.rept 8
	.word	  OP0_58c8
.endr
.rept 8
	.word	  OP0_58d0
.endr
.rept 7
	.word	  OP0_58d8
.endr
.word		  OP0_58df
.rept 7
	.word	  OP0_58e0
.endr
.word		  OP0_58e7
.rept 8
	.word	  OP0_58e8
.endr
.rept 8
	.word	  OP0_58f0
.endr
.word		  OP0_58f8
.word		  OP0_58f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_59c0
.endr
.rept 8
	.word	  OP0_59c8
.endr
.rept 8
	.word	  OP0_59d0
.endr
.rept 7
	.word	  OP0_59d8
.endr
.word		  OP0_59df
.rept 7
	.word	  OP0_59e0
.endr
.word		  OP0_59e7
.rept 8
	.word	  OP0_59e8
.endr
.rept 8
	.word	  OP0_59f0
.endr
.word		  OP0_59f8
.word		  OP0_59f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5ac0
.endr
.rept 8
	.word	  OP0_5ac8
.endr
.rept 8
	.word	  OP0_5ad0
.endr
.rept 7
	.word	  OP0_5ad8
.endr
.word		  OP0_5adf
.rept 7
	.word	  OP0_5ae0
.endr
.word		  OP0_5ae7
.rept 8
	.word	  OP0_5ae8
.endr
.rept 8
	.word	  OP0_5af0
.endr
.word		  OP0_5af8
.word		  OP0_5af9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5bc0
.endr
.rept 8
	.word	  OP0_5bc8
.endr
.rept 8
	.word	  OP0_5bd0
.endr
.rept 7
	.word	  OP0_5bd8
.endr
.word		  OP0_5bdf
.rept 7
	.word	  OP0_5be0
.endr
.word		  OP0_5be7
.rept 8
	.word	  OP0_5be8
.endr
.rept 8
	.word	  OP0_5bf0
.endr
.word		  OP0_5bf8
.word		  OP0_5bf9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5cc0
.endr
.rept 8
	.word	  OP0_5cc8
.endr
.rept 8
	.word	  OP0_5cd0
.endr
.rept 7
	.word	  OP0_5cd8
.endr
.word		  OP0_5cdf
.rept 7
	.word	  OP0_5ce0
.endr
.word		  OP0_5ce7
.rept 8
	.word	  OP0_5ce8
.endr
.rept 8
	.word	  OP0_5cf0
.endr
.word		  OP0_5cf8
.word		  OP0_5cf9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5dc0
.endr
.rept 8
	.word	  OP0_5dc8
.endr
.rept 8
	.word	  OP0_5dd0
.endr
.rept 7
	.word	  OP0_5dd8
.endr
.word		  OP0_5ddf
.rept 7
	.word	  OP0_5de0
.endr
.word		  OP0_5de7
.rept 8
	.word	  OP0_5de8
.endr
.rept 8
	.word	  OP0_5df0
.endr
.word		  OP0_5df8
.word		  OP0_5df9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5000
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5010
.endr
.rept 7
	.word	  OP0_5018
.endr
.word		  OP0_501f
.rept 7
	.word	  OP0_5020
.endr
.word		  OP0_5027
.rept 8
	.word	  OP0_5028
.endr
.rept 8
	.word	  OP0_5030
.endr
.word		  OP0_5038
.word		  OP0_5039
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5040
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5050
.endr
.rept 8
	.word	  OP0_5058
.endr
.rept 8
	.word	  OP0_5060
.endr
.rept 8
	.word	  OP0_5068
.endr
.rept 8
	.word	  OP0_5070
.endr
.word		  OP0_5078
.word		  OP0_5079
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5080
.endr
.rept 8
	.word	  OP0_5088
.endr
.rept 8
	.word	  OP0_5090
.endr
.rept 8
	.word	  OP0_5098
.endr
.rept 8
	.word	  OP0_50a0
.endr
.rept 8
	.word	  OP0_50a8
.endr
.rept 8
	.word	  OP0_50b0
.endr
.word		  OP0_50b8
.word		  OP0_50b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5ec0
.endr
.rept 8
	.word	  OP0_5ec8
.endr
.rept 8
	.word	  OP0_5ed0
.endr
.rept 7
	.word	  OP0_5ed8
.endr
.word		  OP0_5edf
.rept 7
	.word	  OP0_5ee0
.endr
.word		  OP0_5ee7
.rept 8
	.word	  OP0_5ee8
.endr
.rept 8
	.word	  OP0_5ef0
.endr
.word		  OP0_5ef8
.word		  OP0_5ef9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5100
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5110
.endr
.rept 7
	.word	  OP0_5118
.endr
.word		  OP0_511f
.rept 7
	.word	  OP0_5120
.endr
.word		  OP0_5127
.rept 8
	.word	  OP0_5128
.endr
.rept 8
	.word	  OP0_5130
.endr
.word		  OP0_5138
.word		  OP0_5139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5140
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5150
.endr
.rept 8
	.word	  OP0_5158
.endr
.rept 8
	.word	  OP0_5160
.endr
.rept 8
	.word	  OP0_5168
.endr
.rept 8
	.word	  OP0_5170
.endr
.word		  OP0_5178
.word		  OP0_5179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5180
.endr
.rept 8
	.word	  OP0_5188
.endr
.rept 8
	.word	  OP0_5190
.endr
.rept 8
	.word	  OP0_5198
.endr
.rept 8
	.word	  OP0_51a0
.endr
.rept 8
	.word	  OP0_51a8
.endr
.rept 8
	.word	  OP0_51b0
.endr
.word		  OP0_51b8
.word		  OP0_51b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_5fc0
.endr
.rept 8
	.word	  OP0_5fc8
.endr
.rept 8
	.word	  OP0_5fd0
.endr
.rept 7
	.word	  OP0_5fd8
.endr
.word		  OP0_5fdf
.rept 7
	.word	  OP0_5fe0
.endr
.word		  OP0_5fe7
.rept 8
	.word	  OP0_5fe8
.endr
.rept 8
	.word	  OP0_5ff0
.endr
.word		  OP0_5ff8
.word		  OP0_5ff9
.rept 6
	.word	  ILLEGAL
.endr
.word		  OP0_6000
.rept 255
	.word	  OP0_6001
.endr
.word		  OP0_6100
.rept 255
	.word	  OP0_6101
.endr
.word		  OP0_6200
.rept 255
	.word	  OP0_6201
.endr
.word		  OP0_6300
.rept 255
	.word	  OP0_6301
.endr
.word		  OP0_6400
.rept 255
	.word	  OP0_6401
.endr
.word		  OP0_6500
.rept 255
	.word	  OP0_6501
.endr
.word		  OP0_6600
.rept 255
	.word	  OP0_6601
.endr
.word		  OP0_6700
.rept 255
	.word	  OP0_6701
.endr
.word		  OP0_6800
.rept 255
	.word	  OP0_6801
.endr
.word		  OP0_6900
.rept 255
	.word	  OP0_6901
.endr
.word		  OP0_6a00
.rept 255
	.word	  OP0_6a01
.endr
.word		  OP0_6b00
.rept 255
	.word	  OP0_6b01
.endr
.word		  OP0_6c00
.rept 255
	.word	  OP0_6c01
.endr
.word		  OP0_6d00
.rept 255
	.word	  OP0_6d01
.endr
.word		  OP0_6e00
.rept 255
	.word	  OP0_6e01
.endr
.word		  OP0_6f00
.rept 255
	.word	  OP0_6f01
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 256
	.word	  OP0_7000
.endr
.rept 256
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8108
.endr
.word		  OP0_810f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8010
.endr
.rept 7
	.word	  OP0_8018
.endr
.word		  OP0_801f
.rept 7
	.word	  OP0_8020
.endr
.word		  OP0_8027
.rept 8
	.word	  OP0_8028
.endr
.rept 8
	.word	  OP0_8030
.endr
.word		  OP0_8038
.word		  OP0_8039
.word		  OP0_803a
.word		  OP0_803b
.word		  OP0_803c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8050
.endr
.rept 8
	.word	  OP0_8058
.endr
.rept 8
	.word	  OP0_8060
.endr
.rept 8
	.word	  OP0_8068
.endr
.rept 8
	.word	  OP0_8070
.endr
.word		  OP0_8078
.word		  OP0_8079
.word		  OP0_807a
.word		  OP0_807b
.word		  OP0_807c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8090
.endr
.rept 8
	.word	  OP0_8098
.endr
.rept 8
	.word	  OP0_80a0
.endr
.rept 8
	.word	  OP0_80a8
.endr
.rept 8
	.word	  OP0_80b0
.endr
.word		  OP0_80b8
.word		  OP0_80b9
.word		  OP0_80ba
.word		  OP0_80bb
.word		  OP0_80bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_80d0
.endr
.rept 8
	.word	  OP0_80d8
.endr
.rept 8
	.word	  OP0_80e0
.endr
.rept 8
	.word	  OP0_80e8
.endr
.rept 8
	.word	  OP0_80f0
.endr
.word		  OP0_80f8
.word		  OP0_80f9
.word		  OP0_80fa
.word		  OP0_80fb
.word		  OP0_80fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8100
.endr
.rept 7
	.word	  OP0_8f08
.endr
.word		  OP0_8f0f
.rept 8
	.word	  OP0_8110
.endr
.rept 7
	.word	  OP0_8118
.endr
.word		  OP0_811f
.rept 7
	.word	  OP0_8120
.endr
.word		  OP0_8127
.rept 8
	.word	  OP0_8128
.endr
.rept 8
	.word	  OP0_8130
.endr
.word		  OP0_8138
.word		  OP0_8139
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8150
.endr
.rept 8
	.word	  OP0_8158
.endr
.rept 8
	.word	  OP0_8160
.endr
.rept 8
	.word	  OP0_8168
.endr
.rept 8
	.word	  OP0_8170
.endr
.word		  OP0_8178
.word		  OP0_8179
.rept 22
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_8190
.endr
.rept 8
	.word	  OP0_8198
.endr
.rept 8
	.word	  OP0_81a0
.endr
.rept 8
	.word	  OP0_81a8
.endr
.rept 8
	.word	  OP0_81b0
.endr
.word		  OP0_81b8
.word		  OP0_81b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_81d0
.endr
.rept 8
	.word	  OP0_81d8
.endr
.rept 8
	.word	  OP0_81e0
.endr
.rept 8
	.word	  OP0_81e8
.endr
.rept 8
	.word	  OP0_81f0
.endr
.word		  OP0_81f8
.word		  OP0_81f9
.word		  OP0_81fa
.word		  OP0_81fb
.word		  OP0_81fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9108
.endr
.word		  OP0_910f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9010
.endr
.rept 7
	.word	  OP0_9018
.endr
.word		  OP0_901f
.rept 7
	.word	  OP0_9020
.endr
.word		  OP0_9027
.rept 8
	.word	  OP0_9028
.endr
.rept 8
	.word	  OP0_9030
.endr
.word		  OP0_9038
.word		  OP0_9039
.word		  OP0_903a
.word		  OP0_903b
.word		  OP0_903c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9040
.endr
.rept 8
	.word	  OP0_9050
.endr
.rept 8
	.word	  OP0_9058
.endr
.rept 8
	.word	  OP0_9060
.endr
.rept 8
	.word	  OP0_9068
.endr
.rept 8
	.word	  OP0_9070
.endr
.word		  OP0_9078
.word		  OP0_9079
.word		  OP0_907a
.word		  OP0_907b
.word		  OP0_907c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_9080
.endr
.rept 8
	.word	  OP0_9090
.endr
.rept 8
	.word	  OP0_9098
.endr
.rept 8
	.word	  OP0_90a0
.endr
.rept 8
	.word	  OP0_90a8
.endr
.rept 8
	.word	  OP0_90b0
.endr
.word		  OP0_90b8
.word		  OP0_90b9
.word		  OP0_90ba
.word		  OP0_90bb
.word		  OP0_90bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_90c0
.endr
.rept 8
	.word	  OP0_90d0
.endr
.rept 8
	.word	  OP0_90d8
.endr
.rept 8
	.word	  OP0_90e0
.endr
.rept 8
	.word	  OP0_90e8
.endr
.rept 8
	.word	  OP0_90f0
.endr
.word		  OP0_90f8
.word		  OP0_90f9
.word		  OP0_90fa
.word		  OP0_90fb
.word		  OP0_90fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9100
.endr
.rept 7
	.word	  OP0_9f08
.endr
.word		  OP0_9f0f
.rept 8
	.word	  OP0_9110
.endr
.rept 7
	.word	  OP0_9118
.endr
.word		  OP0_911f
.rept 7
	.word	  OP0_9120
.endr
.word		  OP0_9127
.rept 8
	.word	  OP0_9128
.endr
.rept 8
	.word	  OP0_9130
.endr
.word		  OP0_9138
.word		  OP0_9139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9140
.endr
.rept 8
	.word	  OP0_9148
.endr
.rept 8
	.word	  OP0_9150
.endr
.rept 8
	.word	  OP0_9158
.endr
.rept 8
	.word	  OP0_9160
.endr
.rept 8
	.word	  OP0_9168
.endr
.rept 8
	.word	  OP0_9170
.endr
.word		  OP0_9178
.word		  OP0_9179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_9180
.endr
.rept 8
	.word	  OP0_9188
.endr
.rept 8
	.word	  OP0_9190
.endr
.rept 8
	.word	  OP0_9198
.endr
.rept 8
	.word	  OP0_91a0
.endr
.rept 8
	.word	  OP0_91a8
.endr
.rept 8
	.word	  OP0_91b0
.endr
.word		  OP0_91b8
.word		  OP0_91b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_91c0
.endr
.rept 8
	.word	  OP0_91d0
.endr
.rept 8
	.word	  OP0_91d8
.endr
.rept 8
	.word	  OP0_91e0
.endr
.rept 8
	.word	  OP0_91e8
.endr
.rept 8
	.word	  OP0_91f0
.endr
.word		  OP0_91f8
.word		  OP0_91f9
.word		  OP0_91fa
.word		  OP0_91fb
.word		  OP0_91fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 4096
	.word	  OP0_a000
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_b108
.endr
.word		  OP0_b10f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b000
.endr
.rept 8
	.word	  OP0_b010
.endr
.rept 7
	.word	  OP0_b018
.endr
.word		  OP0_b01f
.rept 7
	.word	  OP0_b020
.endr
.word		  OP0_b027
.rept 8
	.word	  OP0_b028
.endr
.rept 8
	.word	  OP0_b030
.endr
.word		  OP0_b038
.word		  OP0_b039
.word		  OP0_b03a
.word		  OP0_b03b
.word		  OP0_b03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b040
.endr
.rept 8
	.word	  OP0_b050
.endr
.rept 8
	.word	  OP0_b058
.endr
.rept 8
	.word	  OP0_b060
.endr
.rept 8
	.word	  OP0_b068
.endr
.rept 8
	.word	  OP0_b070
.endr
.word		  OP0_b078
.word		  OP0_b079
.word		  OP0_b07a
.word		  OP0_b07b
.word		  OP0_b07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b080
.endr
.rept 8
	.word	  OP0_b090
.endr
.rept 8
	.word	  OP0_b098
.endr
.rept 8
	.word	  OP0_b0a0
.endr
.rept 8
	.word	  OP0_b0a8
.endr
.rept 8
	.word	  OP0_b0b0
.endr
.word		  OP0_b0b8
.word		  OP0_b0b9
.word		  OP0_b0ba
.word		  OP0_b0bb
.word		  OP0_b0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b0c0
.endr
.rept 8
	.word	  OP0_b0d0
.endr
.rept 8
	.word	  OP0_b0d8
.endr
.rept 8
	.word	  OP0_b0e0
.endr
.rept 8
	.word	  OP0_b0e8
.endr
.rept 8
	.word	  OP0_b0f0
.endr
.word		  OP0_b0f8
.word		  OP0_b0f9
.word		  OP0_b0fa
.word		  OP0_b0fb
.word		  OP0_b0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b100
.endr
.rept 7
	.word	  OP0_bf08
.endr
.word		  OP0_bf0f
.rept 8
	.word	  OP0_b110
.endr
.rept 7
	.word	  OP0_b118
.endr
.word		  OP0_b11f
.rept 7
	.word	  OP0_b120
.endr
.word		  OP0_b127
.rept 8
	.word	  OP0_b128
.endr
.rept 8
	.word	  OP0_b130
.endr
.word		  OP0_b138
.word		  OP0_b139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b140
.endr
.rept 8
	.word	  OP0_b148
.endr
.rept 8
	.word	  OP0_b150
.endr
.rept 8
	.word	  OP0_b158
.endr
.rept 8
	.word	  OP0_b160
.endr
.rept 8
	.word	  OP0_b168
.endr
.rept 8
	.word	  OP0_b170
.endr
.word		  OP0_b178
.word		  OP0_b179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_b180
.endr
.rept 8
	.word	  OP0_b188
.endr
.rept 8
	.word	  OP0_b190
.endr
.rept 8
	.word	  OP0_b198
.endr
.rept 8
	.word	  OP0_b1a0
.endr
.rept 8
	.word	  OP0_b1a8
.endr
.rept 8
	.word	  OP0_b1b0
.endr
.word		  OP0_b1b8
.word		  OP0_b1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_b1c0
.endr
.rept 8
	.word	  OP0_b1d0
.endr
.rept 8
	.word	  OP0_b1d8
.endr
.rept 8
	.word	  OP0_b1e0
.endr
.rept 8
	.word	  OP0_b1e8
.endr
.rept 8
	.word	  OP0_b1f0
.endr
.word		  OP0_b1f8
.word		  OP0_b1f9
.word		  OP0_b1fa
.word		  OP0_b1fb
.word		  OP0_b1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_c108
.endr
.word		  OP0_c10f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c010
.endr
.rept 7
	.word	  OP0_c018
.endr
.word		  OP0_c01f
.rept 7
	.word	  OP0_c020
.endr
.word		  OP0_c027
.rept 8
	.word	  OP0_c028
.endr
.rept 8
	.word	  OP0_c030
.endr
.word		  OP0_c038
.word		  OP0_c039
.word		  OP0_c03a
.word		  OP0_c03b
.word		  OP0_c03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c040
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c050
.endr
.rept 8
	.word	  OP0_c058
.endr
.rept 8
	.word	  OP0_c060
.endr
.rept 8
	.word	  OP0_c068
.endr
.rept 8
	.word	  OP0_c070
.endr
.word		  OP0_c078
.word		  OP0_c079
.word		  OP0_c07a
.word		  OP0_c07b
.word		  OP0_c07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c080
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c090
.endr
.rept 8
	.word	  OP0_c098
.endr
.rept 8
	.word	  OP0_c0a0
.endr
.rept 8
	.word	  OP0_c0a8
.endr
.rept 8
	.word	  OP0_c0b0
.endr
.word		  OP0_c0b8
.word		  OP0_c0b9
.word		  OP0_c0ba
.word		  OP0_c0bb
.word		  OP0_c0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c0d0
.endr
.rept 8
	.word	  OP0_c0d8
.endr
.rept 8
	.word	  OP0_c0e0
.endr
.rept 8
	.word	  OP0_c0e8
.endr
.rept 8
	.word	  OP0_c0f0
.endr
.word		  OP0_c0f8
.word		  OP0_c0f9
.word		  OP0_c0fa
.word		  OP0_c0fb
.word		  OP0_c0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c100
.endr
.rept 7
	.word	  OP0_cf08
.endr
.word		  OP0_cf0f
.rept 8
	.word	  OP0_c110
.endr
.rept 7
	.word	  OP0_c118
.endr
.word		  OP0_c11f
.rept 7
	.word	  OP0_c120
.endr
.word		  OP0_c127
.rept 8
	.word	  OP0_c128
.endr
.rept 8
	.word	  OP0_c130
.endr
.word		  OP0_c138
.word		  OP0_c139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c140
.endr
.rept 8
	.word	  OP0_c148
.endr
.rept 8
	.word	  OP0_c150
.endr
.rept 8
	.word	  OP0_c158
.endr
.rept 8
	.word	  OP0_c160
.endr
.rept 8
	.word	  OP0_c168
.endr
.rept 8
	.word	  OP0_c170
.endr
.word		  OP0_c178
.word		  OP0_c179
.rept 14
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c188
.endr
.rept 8
	.word	  OP0_c190
.endr
.rept 8
	.word	  OP0_c198
.endr
.rept 8
	.word	  OP0_c1a0
.endr
.rept 8
	.word	  OP0_c1a8
.endr
.rept 8
	.word	  OP0_c1b0
.endr
.word		  OP0_c1b8
.word		  OP0_c1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1c0
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_c1d0
.endr
.rept 8
	.word	  OP0_c1d8
.endr
.rept 8
	.word	  OP0_c1e0
.endr
.rept 8
	.word	  OP0_c1e8
.endr
.rept 8
	.word	  OP0_c1f0
.endr
.word		  OP0_c1f8
.word		  OP0_c1f9
.word		  OP0_c1fa
.word		  OP0_c1fb
.word		  OP0_c1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_d108
.endr
.word		  OP0_d10f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d000
.endr
.rept 8
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d010
.endr
.rept 7
	.word	  OP0_d018
.endr
.word		  OP0_d01f
.rept 7
	.word	  OP0_d020
.endr
.word		  OP0_d027
.rept 8
	.word	  OP0_d028
.endr
.rept 8
	.word	  OP0_d030
.endr
.word		  OP0_d038
.word		  OP0_d039
.word		  OP0_d03a
.word		  OP0_d03b
.word		  OP0_d03c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d040
.endr
.rept 8
	.word	  OP0_d050
.endr
.rept 8
	.word	  OP0_d058
.endr
.rept 8
	.word	  OP0_d060
.endr
.rept 8
	.word	  OP0_d068
.endr
.rept 8
	.word	  OP0_d070
.endr
.word		  OP0_d078
.word		  OP0_d079
.word		  OP0_d07a
.word		  OP0_d07b
.word		  OP0_d07c
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d080
.endr
.rept 8
	.word	  OP0_d090
.endr
.rept 8
	.word	  OP0_d098
.endr
.rept 8
	.word	  OP0_d0a0
.endr
.rept 8
	.word	  OP0_d0a8
.endr
.rept 8
	.word	  OP0_d0b0
.endr
.word		  OP0_d0b8
.word		  OP0_d0b9
.word		  OP0_d0ba
.word		  OP0_d0bb
.word		  OP0_d0bc
.rept 3
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d0c0
.endr
.rept 8
	.word	  OP0_d0d0
.endr
.rept 8
	.word	  OP0_d0d8
.endr
.rept 8
	.word	  OP0_d0e0
.endr
.rept 8
	.word	  OP0_d0e8
.endr
.rept 8
	.word	  OP0_d0f0
.endr
.word		  OP0_d0f8
.word		  OP0_d0f9
.word		  OP0_d0fa
.word		  OP0_d0fb
.word		  OP0_d0fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d100
.endr
.rept 7
	.word	  OP0_df08
.endr
.word		  OP0_df0f
.rept 8
	.word	  OP0_d110
.endr
.rept 7
	.word	  OP0_d118
.endr
.word		  OP0_d11f
.rept 7
	.word	  OP0_d120
.endr
.word		  OP0_d127
.rept 8
	.word	  OP0_d128
.endr
.rept 8
	.word	  OP0_d130
.endr
.word		  OP0_d138
.word		  OP0_d139
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d140
.endr
.rept 8
	.word	  OP0_d148
.endr
.rept 8
	.word	  OP0_d150
.endr
.rept 8
	.word	  OP0_d158
.endr
.rept 8
	.word	  OP0_d160
.endr
.rept 8
	.word	  OP0_d168
.endr
.rept 8
	.word	  OP0_d170
.endr
.word		  OP0_d178
.word		  OP0_d179
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_d180
.endr
.rept 8
	.word	  OP0_d188
.endr
.rept 8
	.word	  OP0_d190
.endr
.rept 8
	.word	  OP0_d198
.endr
.rept 8
	.word	  OP0_d1a0
.endr
.rept 8
	.word	  OP0_d1a8
.endr
.rept 8
	.word	  OP0_d1b0
.endr
.word		  OP0_d1b8
.word		  OP0_d1b9
.rept 6
	.word	  ILLEGAL
.endr
.rept 16
	.word	  OP0_d1c0
.endr
.rept 8
	.word	  OP0_d1d0
.endr
.rept 8
	.word	  OP0_d1d8
.endr
.rept 8
	.word	  OP0_d1e0
.endr
.rept 8
	.word	  OP0_d1e8
.endr
.rept 8
	.word	  OP0_d1f0
.endr
.word		  OP0_d1f8
.word		  OP0_d1f9
.word		  OP0_d1fa
.word		  OP0_d1fb
.word		  OP0_d1fc
.rept 3
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e0d0
.endr
.rept 8
	.word	  OP0_e0d8
.endr
.rept 8
	.word	  OP0_e0e0
.endr
.rept 8
	.word	  OP0_e0e8
.endr
.rept 8
	.word	  OP0_e0f0
.endr
.word		  OP0_e0f8
.word		  OP0_e0f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e1d0
.endr
.rept 8
	.word	  OP0_e1d8
.endr
.rept 8
	.word	  OP0_e1e0
.endr
.rept 8
	.word	  OP0_e1e8
.endr
.rept 8
	.word	  OP0_e1f0
.endr
.word		  OP0_e1f8
.word		  OP0_e1f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e210
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e250
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e290
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e2d0
.endr
.rept 8
	.word	  OP0_e2d8
.endr
.rept 8
	.word	  OP0_e2e0
.endr
.rept 8
	.word	  OP0_e2e8
.endr
.rept 8
	.word	  OP0_e2f0
.endr
.word		  OP0_e2f8
.word		  OP0_e2f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e300
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e310
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e340
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e350
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e380
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e390
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e3d0
.endr
.rept 8
	.word	  OP0_e3d8
.endr
.rept 8
	.word	  OP0_e3e0
.endr
.rept 8
	.word	  OP0_e3e8
.endr
.rept 8
	.word	  OP0_e3f0
.endr
.word		  OP0_e3f8
.word		  OP0_e3f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e4d0
.endr
.rept 8
	.word	  OP0_e4d8
.endr
.rept 8
	.word	  OP0_e4e0
.endr
.rept 8
	.word	  OP0_e4e8
.endr
.rept 8
	.word	  OP0_e4f0
.endr
.word		  OP0_e4f8
.word		  OP0_e4f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e5d0
.endr
.rept 8
	.word	  OP0_e5d8
.endr
.rept 8
	.word	  OP0_e5e0
.endr
.rept 8
	.word	  OP0_e5e8
.endr
.rept 8
	.word	  OP0_e5f0
.endr
.word		  OP0_e5f8
.word		  OP0_e5f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e6d0
.endr
.rept 8
	.word	  OP0_e6d8
.endr
.rept 8
	.word	  OP0_e6e0
.endr
.rept 8
	.word	  OP0_e6e8
.endr
.rept 8
	.word	  OP0_e6f0
.endr
.word		  OP0_e6f8
.word		  OP0_e6f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 16
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e7d0
.endr
.rept 8
	.word	  OP0_e7d8
.endr
.rept 8
	.word	  OP0_e7e0
.endr
.rept 8
	.word	  OP0_e7e8
.endr
.rept 8
	.word	  OP0_e7f0
.endr
.word		  OP0_e7f8
.word		  OP0_e7f9
.rept 6
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e000
.endr
.rept 8
	.word	  OP0_e008
.endr
.rept 8
	.word	  OP0_e010
.endr
.rept 8
	.word	  OP0_e018
.endr
.rept 8
	.word	  OP0_e020
.endr
.rept 8
	.word	  OP0_e028
.endr
.rept 8
	.word	  OP0_e030
.endr
.rept 8
	.word	  OP0_e038
.endr
.rept 8
	.word	  OP0_e040
.endr
.rept 8
	.word	  OP0_e048
.endr
.rept 8
	.word	  OP0_e050
.endr
.rept 8
	.word	  OP0_e058
.endr
.rept 8
	.word	  OP0_e060
.endr
.rept 8
	.word	  OP0_e068
.endr
.rept 8
	.word	  OP0_e070
.endr
.rept 8
	.word	  OP0_e078
.endr
.rept 8
	.word	  OP0_e080
.endr
.rept 8
	.word	  OP0_e088
.endr
.rept 8
	.word	  OP0_e090
.endr
.rept 8
	.word	  OP0_e098
.endr
.rept 8
	.word	  OP0_e0a0
.endr
.rept 8
	.word	  OP0_e0a8
.endr
.rept 8
	.word	  OP0_e0b0
.endr
.rept 8
	.word	  OP0_e0b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 8
	.word	  OP0_e100
.endr
.rept 8
	.word	  OP0_e108
.endr
.rept 8
	.word	  OP0_e110
.endr
.rept 8
	.word	  OP0_e118
.endr
.rept 8
	.word	  OP0_e120
.endr
.rept 8
	.word	  OP0_e128
.endr
.rept 8
	.word	  OP0_e130
.endr
.rept 8
	.word	  OP0_e138
.endr
.rept 8
	.word	  OP0_e140
.endr
.rept 8
	.word	  OP0_e148
.endr
.rept 8
	.word	  OP0_e150
.endr
.rept 8
	.word	  OP0_e158
.endr
.rept 8
	.word	  OP0_e160
.endr
.rept 8
	.word	  OP0_e168
.endr
.rept 8
	.word	  OP0_e170
.endr
.rept 8
	.word	  OP0_e178
.endr
.rept 8
	.word	  OP0_e180
.endr
.rept 8
	.word	  OP0_e188
.endr
.rept 8
	.word	  OP0_e190
.endr
.rept 8
	.word	  OP0_e198
.endr
.rept 8
	.word	  OP0_e1a0
.endr
.rept 8
	.word	  OP0_e1a8
.endr
.rept 8
	.word	  OP0_e1b0
.endr
.rept 8
	.word	  OP0_e1b8
.endr
.rept 64
	.word	  ILLEGAL
.endr
.rept 4096
	.word	  OP0_f000
.endr

