//top level entity for ex/mem flip flops

import lc3b_types::*;

module if_id
(
	//inputs/outputs here

	input clk,

	input [15:0] if_plus2_out,
	input [15:0] mem_wdata,

	output [15:0] if_id_pc_out,
	output [15:0] if_id_instr_out
);

//internal signals here

//modules here

//make regfile outs negative edge triggered! and cc too

//need pc reg?

//neg vs. pos???????

flipflop_positive if_id_pc_ff
(
	.clk(clk),
	.d(if_plus2_out),
	.q(if_id_pc_out)
);

flipflop_positive if_id_instr_ff
(
	.clk(clk),
	.d(mem_wdata),
	.q(if_id_instr_out)
);

endmodule : if_id