module wideexpr_00207(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed({$signed(&(s3)),(($unsigned(($signed(4'sb0100))<<(3'sb110)))>>>(5'sb01100))<(($signed(((s4)>>(4'sb0000))&(2'sb01)))>>(+((ctrl[5]?$signed(5'sb00010):{3'b110,3'sb000}))))});
  assign y1 = ((ctrl[4]?2'sb11:((5'sb10110)<<($unsigned(((s4)-(s5))>($signed(6'b000100)))))+((+($unsigned({u1})))>>(!((s5)>>>((s7)>=(2'sb00)))))))^~((ctrl[6]?((($signed($signed(3'b101)))<<(~&(4'sb1010)))>>($signed($unsigned((3'sb100)>>>(4'b0001)))))>>>((ctrl[5]?(s6)<<({2{(2'sb01)<=(u2)}}):+(s2))):(((((3'sb000)<<(3'sb001))>>((ctrl[5]?1'b0:s4)))^~(2'sb00))^~(s4))<<($signed({3{4'b1111}}))));
  assign y2 = -(s3);
  assign y3 = 1'sb0;
  assign y4 = {~&(($signed(|((ctrl[7]?~(3'b001):($signed(u3))<(s3)))))<((ctrl[6]?{(5'sb00111)&(4'sb0010),6'sb011111}:|((((2'sb11)>=(1'sb0))^((5'sb00110)!=(s7)))^~(u4))))),{2{$signed($signed(6'sb001000))}},$signed(((+(3'sb100))^(6'sb110110))>>>(s5)),s0};
  assign y5 = (s0)<<({3{(ctrl[5]?(ctrl[7]?6'sb111010:-((4'b1000)>>>(|($signed(u4))))):((ctrl[6]?s7:(+((ctrl[5]?s1:+(4'sb0110))))>>>((ctrl[5]?-(5'sb01100):-({2{6'b010010}})))))<<<(s7))}});
  assign y6 = ((-(($signed(s3))<<<(4'b1100)))+((-((ctrl[2]?(&(6'sb001110))^(((s5)>>>(s2))<($signed(3'b110))):((ctrl[7]?(u4)^(u1):s4))|($signed(+(s5))))))<<<(1'b0)))+((ctrl[1]?+(3'sb000):$signed($signed((s7)<<(s6)))));
  assign y7 = {2{(ctrl[7]?1'sb0:{1{+(2'sb01)}})}};
endmodule
