Analysis & Synthesis report for Core
Tue Nov 14 10:29:03 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: ClockDiv:C1M
 13. Parameter Settings for User Entity Instance: ClockDiv:C100K
 14. Parameter Settings for User Entity Instance: ClockDiv:C17K
 15. Parameter Settings for User Entity Instance: ClockDiv:C1K
 16. Parameter Settings for User Entity Instance: ClockDiv:C500
 17. Parameter Settings for User Entity Instance: ClockDiv:C170
 18. Parameter Settings for User Entity Instance: ClockDiv:C4
 19. Parameter Settings for User Entity Instance: ClockDiv:C8
 20. Parameter Settings for User Entity Instance: ClockDiv:C1
 21. Parameter Settings for User Entity Instance: TimeCount:LEDTimeCount
 22. Parameter Settings for User Entity Instance: TimeCount:LEDTimeCount|UltrasonicRanging:UR
 23. Parameter Settings for User Entity Instance: TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML
 24. Parameter Settings for User Entity Instance: Sound:StartSound
 25. Parameter Settings for User Entity Instance: Sound:StartSound|CTC:CTCWaveGen
 26. Parameter Settings for User Entity Instance: LEDCtrl:LEDP|LEDRefresh:LEDPoint
 27. Parameter Settings for User Entity Instance: LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen
 28. Parameter Settings for User Entity Instance: EliminationBuffeting:ToRightEB
 29. Parameter Settings for User Entity Instance: EliminationBuffeting:ToLeftEB
 30. Parameter Settings for User Entity Instance: EliminationBuffeting:ToStopEB
 31. Parameter Settings for User Entity Instance: EliminationBuffeting:ToResetEB
 32. Port Connectivity Checks: "EdgeToLevel:ToStopLevel"
 33. Port Connectivity Checks: "EdgeToLevel:ToLeftLevel"
 34. Port Connectivity Checks: "EdgeToLevel:ToRightLevel"
 35. Port Connectivity Checks: "EliminationBuffeting:ToResetEB"
 36. Port Connectivity Checks: "Sound:StartSound|CTC:CTCWaveGen"
 37. Port Connectivity Checks: "TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3"
 38. Port Connectivity Checks: "TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel"
 39. Port Connectivity Checks: "TimeCount:LEDTimeCount|UltrasonicRanging:UR"
 40. Port Connectivity Checks: "TimeCount:LEDTimeCount|DNum:D1"
 41. Port Connectivity Checks: "ClockDiv:C1"
 42. Port Connectivity Checks: "ClockDiv:C8"
 43. Port Connectivity Checks: "ClockDiv:C4"
 44. Port Connectivity Checks: "ClockDiv:C170"
 45. Port Connectivity Checks: "ClockDiv:C500"
 46. Port Connectivity Checks: "ClockDiv:C1K"
 47. Port Connectivity Checks: "ClockDiv:C17K"
 48. Port Connectivity Checks: "ClockDiv:C100K"
 49. Port Connectivity Checks: "ClockDiv:C1M"
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov 14 10:29:03 2017        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; Core                                         ;
; Top-level Entity Name       ; Core                                         ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 579                                          ;
; Total pins                  ; 49                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EPM1270T144C5      ;                    ;
; Top-level entity name                                        ; Core               ; Core               ;
; Family name                                                  ; MAX II             ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                ; Full               ;                    ;
; Resynthesis Optimization Effort                              ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                     ; Normal             ;                    ;
; Use Generated Physical Constraints File                      ; On                 ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+--------------------------------------------------+-----------------+-----------------+---------------------------------------------------------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type       ; File Name with Absolute Path                                  ;
+--------------------------------------------------+-----------------+-----------------+---------------------------------------------------------------+
; ../MeasureLevel/MeasureLevel.vhd                 ; yes             ; User VHDL File  ; D:/quartus/bike/MeasureLevel/MeasureLevel.vhd                 ;
; ../UltrasonicRanging/UltrasonicRanging.vhd       ; yes             ; User VHDL File  ; D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd       ;
; ../EliminationBuffeting/EliminationBuffeting.vhd ; yes             ; User VHDL File  ; D:/quartus/bike/EliminationBuffeting/EliminationBuffeting.vhd ;
; ../RollGate/RollGate.vhd                         ; yes             ; User VHDL File  ; D:/quartus/bike/RollGate/RollGate.vhd                         ;
; ../EdgeToLevel/EdgeToLevel.vhd                   ; yes             ; User VHDL File  ; D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd                   ;
; ../LEDCtrl/LEDCtrl.vhd                           ; yes             ; User VHDL File  ; D:/quartus/bike/LEDCtrl/LEDCtrl.vhd                           ;
; ../Sound/Sound.vhd                               ; yes             ; User VHDL File  ; D:/quartus/bike/Sound/Sound.vhd                               ;
; ../LedShowe/LedShowe.vhd                         ; yes             ; User VHDL File  ; D:/quartus/bike/LedShowe/LedShowe.vhd                         ;
; ../PWM/PWM.vhd                                   ; yes             ; User VHDL File  ; D:/quartus/bike/PWM/PWM.vhd                                   ;
; ../TimeCount/TimeCount.vhd                       ; yes             ; User VHDL File  ; D:/quartus/bike/TimeCount/TimeCount.vhd                       ;
; ../LEDRefresh/LEDRefresh.vhd                     ; yes             ; User VHDL File  ; D:/quartus/bike/LEDRefresh/LEDRefresh.vhd                     ;
; ../DNum/DNum.vhd                                 ; yes             ; User VHDL File  ; D:/quartus/bike/DNum/DNum.vhd                                 ;
; ../CTC/CTC.vhd                                   ; yes             ; User VHDL File  ; D:/quartus/bike/CTC/CTC.vhd                                   ;
; ../ClockDiv/ClockDiv.vhd                         ; yes             ; User VHDL File  ; D:/quartus/bike/ClockDiv/ClockDiv.vhd                         ;
; Core.vhd                                         ; yes             ; User VHDL File  ; D:/quartus/bike/Core/Core.vhd                                 ;
+--------------------------------------------------+-----------------+-----------------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 579   ;
;     -- Combinational with no register       ; 360   ;
;     -- Register only                        ; 23    ;
;     -- Combinational with a register        ; 196   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 258   ;
;     -- 3 input functions                    ; 95    ;
;     -- 2 input functions                    ; 175   ;
;     -- 1 input functions                    ; 26    ;
;     -- 0 input functions                    ; 2     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 454   ;
;     -- arithmetic mode                      ; 125   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 64    ;
;     -- asynchronous clear/load mode         ; 163   ;
;                                             ;       ;
; Total registers                             ; 219   ;
; Total logic cells in carry chains           ; 140   ;
; I/O pins                                    ; 49    ;
; Maximum fan-out node                        ; OnOff ;
; Maximum fan-out                             ; 167   ;
; Total fan-out                               ; 2254  ;
; Average fan-out                             ; 3.59  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------+--------------+
; |Core                               ; 579 (23)    ; 219          ; 0          ; 49   ; 0            ; 360 (10)     ; 23 (0)            ; 196 (13)         ; 140 (0)         ; 0 (0)      ; |Core                                                                                   ; work         ;
;    |ClockDiv:C100K|                 ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Core|ClockDiv:C100K                                                                    ; work         ;
;    |ClockDiv:C170|                  ; 43 (43)     ; 19           ; 0          ; 0    ; 0            ; 24 (24)      ; 7 (7)             ; 12 (12)          ; 18 (18)         ; 0 (0)      ; |Core|ClockDiv:C170                                                                     ; work         ;
;    |ClockDiv:C17K|                  ; 27 (27)     ; 12           ; 0          ; 0    ; 0            ; 15 (15)      ; 3 (3)             ; 9 (9)            ; 11 (11)         ; 0 (0)      ; |Core|ClockDiv:C17K                                                                     ; work         ;
;    |ClockDiv:C1K|                   ; 34 (34)     ; 15           ; 0          ; 0    ; 0            ; 19 (19)      ; 8 (8)             ; 7 (7)            ; 14 (14)         ; 0 (0)      ; |Core|ClockDiv:C1K                                                                      ; work         ;
;    |ClockDiv:C1M|                   ; 13 (13)     ; 6            ; 0          ; 0    ; 0            ; 7 (7)        ; 2 (2)             ; 4 (4)            ; 5 (5)           ; 0 (0)      ; |Core|ClockDiv:C1M                                                                      ; work         ;
;    |ClockDiv:C1|                    ; 3 (3)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |Core|ClockDiv:C1                                                                       ; work         ;
;    |ClockDiv:C4|                    ; 8 (8)       ; 6            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 5 (5)           ; 0 (0)      ; |Core|ClockDiv:C4                                                                       ; work         ;
;    |ClockDiv:C500|                  ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Core|ClockDiv:C500                                                                     ; work         ;
;    |ClockDiv:C8|                    ; 15 (15)     ; 7            ; 0          ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |Core|ClockDiv:C8                                                                       ; work         ;
;    |EdgeToLevel:ToLeftLevel|        ; 5 (5)       ; 1            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Core|EdgeToLevel:ToLeftLevel                                                           ; work         ;
;    |EdgeToLevel:ToRightLevel|       ; 5 (5)       ; 1            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Core|EdgeToLevel:ToRightLevel                                                          ; work         ;
;    |EdgeToLevel:ToStopLevel|        ; 5 (5)       ; 1            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Core|EdgeToLevel:ToStopLevel                                                           ; work         ;
;    |EliminationBuffeting:ToLeftEB|  ; 11 (11)     ; 8            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 7 (7)           ; 0 (0)      ; |Core|EliminationBuffeting:ToLeftEB                                                     ; work         ;
;    |EliminationBuffeting:ToResetEB| ; 30 (30)     ; 22           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 22 (22)          ; 21 (21)         ; 0 (0)      ; |Core|EliminationBuffeting:ToResetEB                                                    ; work         ;
;    |EliminationBuffeting:ToRightEB| ; 11 (11)     ; 8            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 7 (7)           ; 0 (0)      ; |Core|EliminationBuffeting:ToRightEB                                                    ; work         ;
;    |EliminationBuffeting:ToStopEB|  ; 11 (11)     ; 8            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 7 (7)           ; 0 (0)      ; |Core|EliminationBuffeting:ToStopEB                                                     ; work         ;
;    |LEDCtrl:LEDP|                   ; 201 (36)    ; 28           ; 0          ; 0    ; 0            ; 173 (23)     ; 2 (1)             ; 26 (12)          ; 24 (9)          ; 0 (0)      ; |Core|LEDCtrl:LEDP                                                                      ; work         ;
;       |LEDRefresh:LEDPoint|         ; 165 (60)    ; 15           ; 0          ; 0    ; 0            ; 150 (57)     ; 1 (0)             ; 14 (3)           ; 15 (0)          ; 0 (0)      ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint                                                  ; work         ;
;          |PWM:PWMGen|               ; 17 (17)     ; 9            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 9 (9)            ; 15 (15)         ; 0 (0)      ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen                                       ; work         ;
;          |RollGate:GreenLEDP|       ; 58 (58)     ; 3            ; 0          ; 0    ; 0            ; 55 (55)      ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP                               ; work         ;
;          |RollGate:RedLEDP|         ; 30 (30)     ; 0            ; 0          ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP                                 ; work         ;
;    |Sound:StartSound|               ; 52 (37)     ; 24           ; 0          ; 0    ; 0            ; 28 (23)      ; 0 (0)             ; 24 (14)          ; 15 (6)          ; 0 (0)      ; |Core|Sound:StartSound                                                                  ; work         ;
;       |CTC:CTCWaveGen|              ; 15 (15)     ; 10           ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 10 (10)          ; 9 (9)           ; 0 (0)      ; |Core|Sound:StartSound|CTC:CTCWaveGen                                                   ; work         ;
;    |TimeCount:LEDTimeCount|         ; 77 (31)     ; 32           ; 0          ; 0    ; 0            ; 45 (28)      ; 0 (0)             ; 32 (3)           ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount                                                            ; work         ;
;       |DNum:D0|                     ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|DNum:D0                                                    ; work         ;
;       |DNum:D1|                     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|DNum:D1                                                    ; work         ;
;       |LedShowe:LED|                ; 10 (10)     ; 0            ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|LedShowe:LED                                               ; work         ;
;       |UltrasonicRanging:UR|        ; 27 (1)      ; 20           ; 0          ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 20 (0)           ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR                                       ; work         ;
;          |MeasureLevel:ML|          ; 26 (2)      ; 20           ; 0          ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 20 (0)           ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML                       ; work         ;
;             |DNum:D0|               ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0               ; work         ;
;             |DNum:D1|               ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1               ; work         ;
;             |DNum:D2|               ; 5 (5)       ; 5            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2               ; work         ;
;             |DNum:D3|               ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3               ; work         ;
;             |EdgeToLevel:ToUpLevel| ; 5 (5)       ; 1            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Core|TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel ; work         ;
+-------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                           ;
+------------------------------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                                                     ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------+---------------------+------------------------+
; TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel|Output$latch ; OnOff               ; yes                    ;
; TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel|So           ; OnOff               ; yes                    ;
; EdgeToLevel:ToStopLevel|Output$latch                                                           ; OnOff               ; yes                    ;
; EdgeToLevel:ToLeftLevel|Output$latch                                                           ; OnOff               ; yes                    ;
; EdgeToLevel:ToRightLevel|Output$latch                                                          ; OnOff               ; yes                    ;
; TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel|St           ; OnOff               ; yes                    ;
; EdgeToLevel:ToStopLevel|So                                                                     ; OnOff               ; yes                    ;
; EdgeToLevel:ToLeftLevel|So                                                                     ; OnOff               ; yes                    ;
; EdgeToLevel:ToRightLevel|So                                                                    ; OnOff               ; yes                    ;
; EdgeToLevel:ToStopLevel|St                                                                     ; OnOff               ; yes                    ;
; EdgeToLevel:ToLeftLevel|St                                                                     ; OnOff               ; yes                    ;
; EdgeToLevel:ToRightLevel|St                                                                    ; OnOff               ; yes                    ;
; Number of user-specified and inferred latches = 12                                             ;                     ;                        ;
+------------------------------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+----------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                           ;
+----------------------------------------------------------------+------------------------------------------------------------------------------+
; Sound:StartSound|SoundFrep[7]                                  ; Stuck at GND due to stuck port data_in                                       ;
; SoundSel                                                       ; Stuck at GND due to stuck port data_in                                       ;
; ClockDiv:C500|count                                            ; Stuck at GND due to stuck port data_in                                       ;
; LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|RollCount[0] ; Merged with LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|RollCount[0] ;
; LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|RollCount[2] ; Merged with LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|RollCount[2] ;
; LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP|RollCount[1] ; Merged with LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|RollCount[1] ;
; ClockDiv:C4|count[0]                                           ; Merged with TimeCount:LEDTimeCount|count[0]                                  ;
; ClockDiv:C1K|count[0]                                          ; Merged with ClockDiv:C17K|count[0]                                           ;
; Total Number of Removed Registers = 8                          ;                                                                              ;
+----------------------------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 219   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 162   ;
; Number of registers using Asynchronous Load  ; 16    ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D2|c1 ; 4       ;
; TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D0|c1 ; 5       ;
; TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D1|c1 ; 5       ;
; TimeCount:LEDTimeCount|DNum:D0|c1                                      ; 4       ;
; SoundEnable                                                            ; 3       ;
; Total number of inverted registers = 5                                 ;         ;
+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Core|LEDCount[1]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |Core|State[1]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Core|TimeCount:LEDTimeCount|LEDSel[4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Core|TimeCount:LEDTimeCount|LEDSel[2]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|Lineout[5]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|Lineout[0]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[7] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[4] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[5] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:GreenLEDP|output[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Core|LEDCtrl:LEDP|IMGSel~11                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Core|TimeCount:LEDTimeCount|LEDNum[1]                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Core|TimeCount:LEDTimeCount|LEDNum[2]                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|Mux5                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|Mux27                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|Mux20                        ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |Core|LEDCtrl:LEDP|LEDRefresh:LEDPoint|Mux12                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C1M ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; div            ; 50    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C100K ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; div            ; 10    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C17K ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; div            ; 2941  ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C1K ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; div            ; 50000 ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C500 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; div            ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C170 ;
+----------------+--------+----------------------------------+
; Parameter Name ; Value  ; Type                             ;
+----------------+--------+----------------------------------+
; div            ; 294118 ; Signed Integer                   ;
+----------------+--------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; div            ; 125   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C8 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; div            ; 125   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDiv:C1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; div            ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeCount:LEDTimeCount ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; CountRange     ; 1024  ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeCount:LEDTimeCount|UltrasonicRanging:UR ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; countrange     ; 1024  ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; countrange     ; 1024  ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:StartSound ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; soundnum       ; 2     ; Signed Integer                       ;
; n              ; 255   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound:StartSound|CTC:CTCWaveGen ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 255   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDCtrl:LEDP|LEDRefresh:LEDPoint ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; imgnum         ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 255   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EliminationBuffeting:ToRightEB ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; countrange     ; 128   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EliminationBuffeting:ToLeftEB ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; countrange     ; 128   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EliminationBuffeting:ToStopEB ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; countrange     ; 128   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EliminationBuffeting:ToResetEB ;
+----------------+---------+--------------------------------------------------+
; Parameter Name ; Value   ; Type                                             ;
+----------------+---------+--------------------------------------------------+
; countrange     ; 1500000 ; Signed Integer                                   ;
+----------------+---------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EdgeToLevel:ToStopLevel"                                                                                     ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EdgeToLevel:ToLeftLevel"                                                                                     ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EdgeToLevel:ToRightLevel"                                                                                    ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "EliminationBuffeting:ToResetEB" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; reset ; Input ; Info     ; Stuck at GND                    ;
+-------+-------+----------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound:StartSound|CTC:CTCWaveGen"                                                                                ;
+-----------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity         ; Details                                                                                             ;
+-----------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; ctcoutput ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+-----------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|DNum:D3"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel"                           ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCount:LEDTimeCount|UltrasonicRanging:UR"                                                               ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; tri  ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCount:LEDTimeCount|DNum:D1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C1"                                                                                                 ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C8"                                                                                                 ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C4"                                                                                                 ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C170"                                                                                               ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C500"                                                                                               ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C1K"                                                                                                ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C17K"                                                                                               ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C100K"                                                                                              ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDiv:C1M"                                                                                                ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; output ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 14 10:28:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Core -c Core
Info: Found 2 design units, including 1 entities, in source file ../MeasureLevel/MeasureLevel.vhd
    Info: Found design unit 1: MeasureLevel-Measurer
    Info: Found entity 1: MeasureLevel
Info: Found 2 design units, including 1 entities, in source file ../UltrasonicRanging/UltrasonicRanging.vhd
    Info: Found design unit 1: UltrasonicRanging-UR
    Info: Found entity 1: UltrasonicRanging
Info: Found 2 design units, including 1 entities, in source file ../EliminationBuffeting/EliminationBuffeting.vhd
    Info: Found design unit 1: EliminationBuffeting-EB
    Info: Found entity 1: EliminationBuffeting
Info: Found 2 design units, including 1 entities, in source file ../RollGate/RollGate.vhd
    Info: Found design unit 1: RollGate-Roller
    Info: Found entity 1: RollGate
Info: Found 2 design units, including 1 entities, in source file ../EdgeToLevel/EdgeToLevel.vhd
    Info: Found design unit 1: EdgeToLevel-ETL
    Info: Found entity 1: EdgeToLevel
Info: Found 2 design units, including 1 entities, in source file ../LEDCtrl/LEDCtrl.vhd
    Info: Found design unit 1: LEDCtrl-LEDCtrler
    Info: Found entity 1: LEDCtrl
Info: Found 2 design units, including 1 entities, in source file ../Sound/Sound.vhd
    Info: Found design unit 1: Sound-SoundGenerater
    Info: Found entity 1: Sound
Info: Found 2 design units, including 1 entities, in source file ../LedShowe/LedShowe.vhd
    Info: Found design unit 1: LedShowe-LedShower
    Info: Found entity 1: LedShowe
Info: Found 2 design units, including 1 entities, in source file ../PWM/PWM.vhd
    Info: Found design unit 1: PWM-PWMGenerater
    Info: Found entity 1: PWM
Info: Found 2 design units, including 1 entities, in source file ../TimeCount/TimeCount.vhd
    Info: Found design unit 1: TimeCount-TimeCounter
    Info: Found entity 1: TimeCount
Info: Found 2 design units, including 1 entities, in source file ../LEDRefresh/LEDRefresh.vhd
    Info: Found design unit 1: LEDRefresh-LEDRefresher
    Info: Found entity 1: LEDRefresh
Info: Found 2 design units, including 1 entities, in source file ../DNum/DNum.vhd
    Info: Found design unit 1: DNum-CountDNum
    Info: Found entity 1: DNum
Info: Found 2 design units, including 1 entities, in source file ../CTC/CTC.vhd
    Info: Found design unit 1: CTC-CTCGenerater
    Info: Found entity 1: CTC
Info: Found 2 design units, including 1 entities, in source file ../ClockDiv/ClockDiv.vhd
    Info: Found design unit 1: ClockDiv-ClockDivider
    Info: Found entity 1: ClockDiv
Info: Found 2 design units, including 1 entities, in source file Core.vhd
    Info: Found design unit 1: Core-main
    Info: Found entity 1: Core
Warning (10645): VHDL type inferencing warning at TimeCount.vhd(81): two visible identifiers match "To_bitvector" because the actual at position 0 has an ambiguous type - it could be "std_logic_vector" or "std_ulogic_vector", assuming "std_logic_vector"
Info: Elaborating entity "Core" for the top level hierarchy
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C1M"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C100K"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C17K"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C1K"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C500"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C170"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C4"
Info: Elaborating entity "ClockDiv" for hierarchy "ClockDiv:C1"
Info: Elaborating entity "TimeCount" for hierarchy "TimeCount:LEDTimeCount"
Info: Elaborating entity "DNum" for hierarchy "TimeCount:LEDTimeCount|DNum:D0"
Info: Elaborating entity "LedShowe" for hierarchy "TimeCount:LEDTimeCount|LedShowe:LED"
Info: Elaborating entity "UltrasonicRanging" for hierarchy "TimeCount:LEDTimeCount|UltrasonicRanging:UR"
Info: Elaborating entity "MeasureLevel" for hierarchy "TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML"
Info: Elaborating entity "EdgeToLevel" for hierarchy "TimeCount:LEDTimeCount|UltrasonicRanging:UR|MeasureLevel:ML|EdgeToLevel:ToUpLevel"
Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable "St", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable "So", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable "Output", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Output" at EdgeToLevel.vhd(21)
Info (10041): Inferred latch for "So" at EdgeToLevel.vhd(21)
Info (10041): Inferred latch for "St" at EdgeToLevel.vhd(21)
Info: Elaborating entity "Sound" for hierarchy "Sound:StartSound"
Info: Elaborating entity "CTC" for hierarchy "Sound:StartSound|CTC:CTCWaveGen"
Info: Elaborating entity "LEDCtrl" for hierarchy "LEDCtrl:LEDP"
Info: Elaborating entity "LEDRefresh" for hierarchy "LEDCtrl:LEDP|LEDRefresh:LEDPoint"
Info: Elaborating entity "PWM" for hierarchy "LEDCtrl:LEDP|LEDRefresh:LEDPoint|PWM:PWMGen"
Info: Elaborating entity "RollGate" for hierarchy "LEDCtrl:LEDP|LEDRefresh:LEDPoint|RollGate:RedLEDP"
Info: Elaborating entity "EliminationBuffeting" for hierarchy "EliminationBuffeting:ToRightEB"
Info: Elaborating entity "EliminationBuffeting" for hierarchy "EliminationBuffeting:ToResetEB"
Warning: 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: Implemented 628 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 42 output pins
    Info: Implemented 579 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Tue Nov 14 10:29:03 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


