{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605688264934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605688264946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 10:31:04 2020 " "Processing started: Wed Nov 18 10:31:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605688264946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688264946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LD_10 -c LD_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LD_10 -c LD_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688264946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605688276417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605688276417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0-rtl " "Found design unit 1: nios2_system_v0-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287268 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0 " "Found entity 1: nios2_system_v0" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0_rst_controller-rtl " "Found design unit 1: nios2_system_v0_rst_controller-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287280 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_rst_controller " "Found entity 1: nios2_system_v0_rst_controller" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0_rst_controller_001-rtl " "Found design unit 1: nios2_system_v0_rst_controller_001-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287291 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_rst_controller_001 " "Found entity 1: nios2_system_v0_rst_controller_001" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_irq_mapper " "Found entity 1: nios2_system_v0_irq_mapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287550 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux_005 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux_005" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_mux_005 " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_mux_005" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287731 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_007_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287767 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_007 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_007" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287785 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287800 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287816 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688287828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287832 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router " "Found entity 2: nios2_system_v0_mm_interconnect_0_router" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sysid " "Found entity 1: nios2_system_v0_sysid" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sys_clk_timer " "Found entity 1: nios2_system_v0_sys_clk_timer" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sw_pio " "Found entity 1: nios2_system_v0_sw_pio" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_pll_0 " "Found entity 1: nios2_system_v0_pll_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_onchip_mem " "Found entity 1: nios2_system_v0_onchip_mem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688287996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688287996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_c0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_c0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288471 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288471 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288496 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288496 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288528 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288549 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688288782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_lpddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_lpddr2_controller_core" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288985 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288985 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688288985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688288985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289137 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289137 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289424 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289447 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289470 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289493 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289517 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289543 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289570 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289596 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289622 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289649 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009 " "Found entity 2: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688289801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_datamux.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688289986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688289986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lpddr2 " "Found entity 1: rw_manager_lpddr2" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ram.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605688290181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_lpddr2 " "Found entity 1: afi_mux_lpddr2" {  } { { "nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/afi_mux_lpddr2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_cyclonev_lpddr2" {  } { { "nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mem_if_lpddr2_emif_0_pll0 " "Found entity 1: nios2_system_v0_mem_if_lpddr2_emif_0_pll0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_led_pio " "Found entity 1: nios2_system_v0_led_pio" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_v0_jtag_uart_sim_scfifo_w" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290965 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_jtag_uart_scfifo_w " "Found entity 2: nios2_system_v0_jtag_uart_scfifo_w" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290965 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_v0_jtag_uart_sim_scfifo_r" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290965 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_jtag_uart_scfifo_r " "Found entity 4: nios2_system_v0_jtag_uart_scfifo_r" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290965 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_jtag_uart " "Found entity 5: nios2_system_v0_jtag_uart" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688290986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688290986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605688291041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688291042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605688291064 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605688291064 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605688291065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688291065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688291065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605688291065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605688291128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605688291151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu " "Found entity 1: nios2_system_v0_cpu" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688291227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688291227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_v0_cpu_cpu_ic_data_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_v0_cpu_cpu_ic_tag_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_cpu_cpu_register_bank_a_module " "Found entity 3: nios2_system_v0_cpu_cpu_register_bank_a_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_cpu_cpu_register_bank_b_module " "Found entity 4: nios2_system_v0_cpu_cpu_register_bank_b_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_cpu_cpu_nios2_oci_debug " "Found entity 5: nios2_system_v0_cpu_cpu_nios2_oci_debug" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_v0_cpu_cpu_nios2_oci_break " "Found entity 6: nios2_system_v0_cpu_cpu_nios2_oci_break" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_v0_cpu_cpu_nios2_oci_xbrk " "Found entity 7: nios2_system_v0_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_v0_cpu_cpu_nios2_oci_dbrk " "Found entity 8: nios2_system_v0_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_v0_cpu_cpu_nios2_oci_itrace " "Found entity 9: nios2_system_v0_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_v0_cpu_cpu_nios2_oci_td_mode " "Found entity 10: nios2_system_v0_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_v0_cpu_cpu_nios2_oci_dtrace " "Found entity 11: nios2_system_v0_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 12: nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 13: nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 14: nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_v0_cpu_cpu_nios2_oci_fifo " "Found entity 15: nios2_system_v0_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_v0_cpu_cpu_nios2_oci_pib " "Found entity 16: nios2_system_v0_cpu_cpu_nios2_oci_pib" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_v0_cpu_cpu_nios2_oci_im " "Found entity 17: nios2_system_v0_cpu_cpu_nios2_oci_im" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_v0_cpu_cpu_nios2_performance_monitors " "Found entity 18: nios2_system_v0_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_v0_cpu_cpu_nios2_avalon_reg " "Found entity 19: nios2_system_v0_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_v0_cpu_cpu_ociram_sp_ram_module " "Found entity 20: nios2_system_v0_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_v0_cpu_cpu_nios2_ocimem " "Found entity 21: nios2_system_v0_cpu_cpu_nios2_ocimem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_v0_cpu_cpu_nios2_oci " "Found entity 22: nios2_system_v0_cpu_cpu_nios2_oci" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_v0_cpu_cpu " "Found entity 23: nios2_system_v0_cpu_cpu" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_tck" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_mult_cell " "Found entity 1: nios2_system_v0_cpu_cpu_mult_cell" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_test_bench " "Found entity 1: nios2_system_v0_cpu_cpu_test_bench" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_audio_0 " "Found entity 1: nios2_system_v0_audio_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688292269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688292269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_system_v0 " "Elaborating entity \"nios2_system_v0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605688293244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_audio_0 nios2_system_v0_audio_0:audio_0 " "Elaborating entity \"nios2_system_v0_audio_0\" for hierarchy \"nios2_system_v0_audio_0:audio_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "audio_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688293373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge nios2_system_v0_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" "Bit_Clock_Edges" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688293424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" "Audio_In_Deserializer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688293514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688293562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688293608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688294189 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688294189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_9ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688294318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688294318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688294410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688294410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_9ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688294554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688294554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688294720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688294720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688294933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688294933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688294972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688295075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688295075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688295118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688295228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688295228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688295265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer nios2_system_v0_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"nios2_system_v0_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" "Audio_Out_Serializer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_audio_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688296023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu nios2_system_v0_cpu:cpu " "Elaborating entity \"nios2_system_v0_cpu\" for hierarchy \"nios2_system_v0_cpu:cpu\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "cpu" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688297245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu " "Elaborating entity \"nios2_system_v0_cpu_cpu\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" "cpu" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688297318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_test_bench nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_test_bench:the_nios2_system_v0_cpu_cpu_test_bench " "Elaborating entity \"nios2_system_v0_cpu_cpu_test_bench\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_test_bench:the_nios2_system_v0_cpu_cpu_test_bench\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_test_bench" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 5385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688297733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ic_data_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data " "Elaborating entity \"nios2_system_v0_cpu_cpu_ic_data_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ic_data" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 6387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688297828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688298205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688298376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688298376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688298397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ic_tag_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag " "Elaborating entity \"nios2_system_v0_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ic_tag" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 6453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688298551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688298641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdj1 " "Found entity 1: altsyncram_rdj1" {  } { { "db/altsyncram_rdj1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_rdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688298813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688298813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdj1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated " "Elaborating entity \"altsyncram_rdj1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688298835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_register_bank_a_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_system_v0_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_register_bank_a" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 7493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688298978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688299044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688299210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688299210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688299231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_register_bank_b_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_system_v0_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_register_bank_b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 7511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688299379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_mult_cell nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell " "Elaborating entity \"nios2_system_v0_cpu_cpu_mult_cell\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_mult_cell" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 8096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688299564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688299719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688299859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688299859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688299924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688300338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688300454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688300617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688300707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688301010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688301908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688301997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688302295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688302605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688302703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688302804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688303231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688305554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688306191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688306301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688306549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688306645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688306967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688307281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 8452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688319831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_debug nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_debug" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688319915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_break nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_break" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_xbrk nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_xbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_xbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_dbrk nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_itrace nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_dtrace nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_td_mode nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\|nios2_system_v0_cpu_cpu_nios2_oci_td_mode:nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\|nios2_system_v0_cpu_cpu_nios2_oci_td_mode:nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688320935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_pib nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_pib:the_nios2_system_v0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_pib:the_nios2_system_v0_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_pib" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_im nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_im:the_nios2_system_v0_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_im:the_nios2_system_v0_cpu_cpu_nios2_oci_im\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_im" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_avalon_reg nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_ocimem nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_ocimem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ociram_sp_ram_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_v0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ociram_sp_ram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688321565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688321565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_wrapper nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_tck nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_v0_cpu_cpu_debug_slave_tck" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_sysclk nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_v0_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688321921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "nios2_system_v0_cpu_cpu_debug_slave_phy" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688322202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688322261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688322480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688322801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"altera_avalon_i2c:i2c_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "i2c_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688322967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688323024 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688323024 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688323024 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688323025 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688323025 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688323025 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323483 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605688323484 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323574 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688323574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_tuh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688323724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688323724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323863 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605688323865 "|nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688323966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688323966 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688323966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_bsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688324112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688324112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart nios2_system_v0_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_v0_jtag_uart\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "jtag_uart" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart_scfifo_w nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_v0_jtag_uart_scfifo_w\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "the_nios2_system_v0_jtag_uart_scfifo_w" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "wfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688324505 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688324505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688324629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688324629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688324727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688324727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688324838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688324838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688324882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688324990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688324990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688325045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688325152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688325152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688325190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688325300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688325300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688325341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart_scfifo_r nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_v0_jtag_uart_scfifo_r\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "the_nios2_system_v0_jtag_uart_scfifo_r" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688325484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "nios2_system_v0_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688326303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688326303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688326303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688326303 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688326303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_led_pio nios2_system_v0_led_pio:led_pio " "Elaborating entity \"nios2_system_v0_led_pio\" for hierarchy \"nios2_system_v0_led_pio:led_pio\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "led_pio" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "mem_if_lpddr2_emif_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_pll0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_pll0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "pll0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326650 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688326652 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "p0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326713 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv(336) " "Verilog HDL Display System Task info at nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv(336): Using Regular core emif simulation models" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" 336 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688326714 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" "umemphy" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "ureset" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688326966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uwrite_datapath" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "oct_ena_source_extender" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "afi_wdata_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "afi_dm_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688327691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uread_datapath" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688328104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688328178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "uvalid_select" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688328457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688328477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688328477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688328477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688328477 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688328477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/decode_f5f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688328616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688328616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688328637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" "uio_pads" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy.sv" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688329676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688329737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen\[0\].acv_adc_ca_ldc " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen\[0\].acv_adc_ca_ldc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "address_gen\[0\].acv_adc_ca_ldc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688329805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "address_gen\[0\].uaddress_pad" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688330107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688330127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688330127 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688330127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ddio_out_09f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688330254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688330254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:address_gen\[0\].uaddress_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688330278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688331901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 452 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688331919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688331919 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 452 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688331919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688332050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688332050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev_lpddr2 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev_lpddr2\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads\|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_lpddr2 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|afi_mux_lpddr2:m0 " "Elaborating entity \"afi_mux_lpddr2\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|afi_mux_lpddr2:m0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "m0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "s0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_rst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "cpu_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688332917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688333148 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688333148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688333296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688333296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688333750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334172 ""}  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688334172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688334330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688334330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688334480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688334480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688334627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688334627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688334938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688334938 ""}  } { { "nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688334938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688335087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688335087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "trk_mm_bridge" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_phy_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_data_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lpddr2 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_lpddr2\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_rw_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" "rw_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_lpddr2.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_0_reg rw_manager_generic.sv(155) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object \"jump_ptr_0_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_1_reg rw_manager_generic.sv(156) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object \"jump_ptr_1_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_0_reg rw_manager_generic.sv(157) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object \"jump_cntr_0_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_1_reg rw_manager_generic.sv(158) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object \"jump_cntr_1_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_mask_reg rw_manager_generic.sv(159) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object \"cs_mask_reg\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_refresh_done rw_manager_generic.sv(163) " "Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "restore_done rw_manager_generic.sv(164) " "Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605688335433 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_refresh_done 0 rw_manager_generic.sv(163) " "Net \"all_refresh_done\" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605688335439 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "restore_done 0 rw_manager_generic.sv(164) " "Net \"restore_done\" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605688335439 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_mem_if_lpddr2_emif_0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688335628 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688335628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4v1 " "Found entity 1: altsyncram_p4v1" {  } { { "db/altsyncram_p4v1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_p4v1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688335779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688335779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4v1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated " "Elaborating entity \"altsyncram_p4v1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688335800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/decode_8ka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688336821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688336821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_p4v1.tdf" "wr_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_p4v1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688336848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/mux_2gb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688336959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688336959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4v1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_p4v1.tdf" "rd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_p4v1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688336990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688338150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688338211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688338231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_mem_if_lpddr2_emif_0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688338232 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688338232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt02 " "Found entity 1: altsyncram_qt02" {  } { { "db/altsyncram_qt02.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_qt02.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688338380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688338380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qt02 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated " "Elaborating entity \"altsyncram_qt02\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688338398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/decode_5ka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688339238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688339238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_qt02.tdf" "wr_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_qt02.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688339264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/mux_3gb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688339372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688339372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qt02:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_qt02.tdf" "rd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_qt02.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688339399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688340492 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688340492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_okr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688340641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688340641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688340975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_read_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688341242 ""}  } { { "nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688341242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_8lr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688341390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688341390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|rw_manager_lpddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "nios2_system_v0/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/rw_manager_core.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_trk_mgr_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341725 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341725 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341725 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341726 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341726 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341726 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341727 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341728 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341728 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341729 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341729 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341729 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341729 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341729 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341730 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341730 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341730 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341730 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341730 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(983) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(983): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341730 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341731 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341731 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341731 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688341732 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "sequencer_mem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688341985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688342008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688342008 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688342008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3m1 " "Found entity 1: altsyncram_a3m1" {  } { { "db/altsyncram_a3m1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_a3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688342162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688342162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3m1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_a3m1:auto_generated " "Elaborating entity \"altsyncram_a3m1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_a3m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688342180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "seq_bridge" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688343993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_005" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005:router_005\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006:router_006\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_007" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688344995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007:router_007\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_008" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008:router_008\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "router_009" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009:router_009\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688345877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" "irq_mapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_s0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "dmaster" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688346819 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688346819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688346993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688347172 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688347172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688347448 ""}  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688347448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "timing_adt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688347782 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "b2p" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "p2b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "transacto" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688347952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "b2p_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688348027 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605688348027 "|nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "p2b_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" "rst_controller" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_c0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_c0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "c0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_lpddr2_controller_core nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_lpddr2_controller_core\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" "ng0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688348965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_lpddr2_addr_cmd nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_lpddr2_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_lpddr2_addr_cmd\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_lpddr2_addr_cmd_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_lpddr2_addr_cmd_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688349931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350088 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688350088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsr1 " "Found entity 1: altsyncram_bsr1" {  } { { "db/altsyncram_bsr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_bsr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688350240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688350240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsr1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated " "Elaborating entity \"altsyncram_bsr1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688350465 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688350465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pr1 " "Found entity 1: altsyncram_9pr1" {  } { { "db/altsyncram_9pr1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_9pr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688350615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688350615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pr1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated " "Elaborating entity \"altsyncram_9pr1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688350632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688351606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688351912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688351931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 164 " "Parameter \"lpm_width\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688351931 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688351931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6ga1 " "Found entity 1: scfifo_6ga1" {  } { { "db/scfifo_6ga1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_6ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688352147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688352147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6ga1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated " "Elaborating entity \"scfifo_6ga1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688352168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fr91 " "Found entity 1: a_dpfifo_fr91" {  } { { "db/a_dpfifo_fr91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688352263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688352263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fr91 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo " "Elaborating entity \"a_dpfifo_fr91\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\"" {  } { { "db/scfifo_6ga1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_6ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688352293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_vgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688352444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688352444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_vgn1:FIFOram " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_vgn1:FIFOram\"" {  } { { "db/a_dpfifo_fr91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688352482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688352652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688352652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fr91.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688352691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_fr91.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688352762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688352880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688352880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fr91.tdf" "rd_ptr_msb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688352917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688353034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688353034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_fr91.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688353188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688353188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_fr91.tdf" "wr_ptr" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_fr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688353634 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688353634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ga1 " "Found entity 1: scfifo_8ga1" {  } { { "db/scfifo_8ga1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_8ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688353761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688353761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ga1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated " "Elaborating entity \"scfifo_8ga1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr91 " "Found entity 1: a_dpfifo_hr91" {  } { { "db/a_dpfifo_hr91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688353863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688353863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr91 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo " "Elaborating entity \"a_dpfifo_hr91\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\"" {  } { { "db/scfifo_8ga1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_8ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688353887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hn1 " "Found entity 1: altsyncram_3hn1" {  } { { "db/altsyncram_3hn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_3hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688354014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688354014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3hn1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_3hn1:FIFOram " "Elaborating entity \"altsyncram_3hn1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_3hn1:FIFOram\"" {  } { { "db/a_dpfifo_hr91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688354185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688354185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr91.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_hr91.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688354396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688354396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr91.tdf" "rd_ptr_msb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688354547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688354547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_hr91.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688354696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688354696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_hr91.tdf" "wr_ptr" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_hr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688354845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688355069 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688355069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rea1 " "Found entity 1: scfifo_rea1" {  } { { "db/scfifo_rea1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_rea1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688355210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688355210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rea1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated " "Elaborating entity \"scfifo_rea1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4q91 " "Found entity 1: a_dpfifo_4q91" {  } { { "db/a_dpfifo_4q91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_4q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688355310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688355310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4q91 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo " "Elaborating entity \"a_dpfifo_4q91\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\"" {  } { { "db/scfifo_rea1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_rea1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9en1 " "Found entity 1: altsyncram_9en1" {  } { { "db/altsyncram_9en1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_9en1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688355458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688355458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9en1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_9en1:FIFOram " "Elaborating entity \"altsyncram_9en1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_9en1:FIFOram\"" {  } { { "db/a_dpfifo_4q91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_4q91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688355624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688355624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4q91.tdf" "almost_full_comparer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_4q91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_4q91.tdf" "three_comparison" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_4q91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688355889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688355889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_4q91.tdf" "usedw_counter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_4q91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688355927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688356383 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688356383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_2ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688356514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688356514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_br91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688356619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688356619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/scfifo_2ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngn1 " "Found entity 1: altsyncram_ngn1" {  } { { "db/altsyncram_ngn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_ngn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688356759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688356759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngn1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram " "Elaborating entity \"altsyncram_ngn1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/a_dpfifo_br91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688356797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 129 " "Parameter \"width_a\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 129 " "Parameter \"width_b\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688357239 ""}  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688357239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2s1 " "Found entity 1: altsyncram_t2s1" {  } { { "db/altsyncram_t2s1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_t2s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688357406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688357406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2s1 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated " "Elaborating entity \"altsyncram_t2s1\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688357949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_if_nextgen_lpddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" "a0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_c0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "oct0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "dll0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0 nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" "dmaster_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" "s0_seq_debug_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_mm_interconnect_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_onchip_mem nios2_system_v0_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_v0_onchip_mem\" for hierarchy \"nios2_system_v0_onchip_mem:onchip_mem\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "onchip_mem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_v0_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688358605 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688358605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjn1 " "Found entity 1: altsyncram_cjn1" {  } { { "db/altsyncram_cjn1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_cjn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688358758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688358758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjn1 nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cjn1:auto_generated " "Elaborating entity \"altsyncram_cjn1\" for hierarchy \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688358776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_pll_0 nios2_system_v0_pll_0:pll_0 " "Elaborating entity \"nios2_system_v0_pll_0\" for hierarchy \"nios2_system_v0_pll_0:pll_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "pll_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688359644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios2_system_v0_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios2_system_v0_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" "altera_pll_i" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688359880 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1605688359893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios2_system_v0_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688359911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios2_system_v0_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432203 MHz " "Parameter \"output_clock_frequency0\" = \"18.432203 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688359911 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688359911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sw_pio nios2_system_v0_sw_pio:sw_pio " "Elaborating entity \"nios2_system_v0_sw_pio\" for hierarchy \"nios2_system_v0_sw_pio:sw_pio\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sw_pio" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sys_clk_timer nios2_system_v0_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_v0_sys_clk_timer\" for hierarchy \"nios2_system_v0_sys_clk_timer:sys_clk_timer\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sys_clk_timer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sysid nios2_system_v0_sysid:sysid " "Elaborating entity \"nios2_system_v0_sysid\" for hierarchy \"nios2_system_v0_sysid:sysid\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sysid" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0 nios2_system_v0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_lpddr2_emif_0_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_lpddr2_emif_0_avl_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688360994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rdata_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688361371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_agent_rdata_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\|nios2_system_v0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\|nios2_system_v0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_001_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_002 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_002\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_002_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_004 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_004\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_004_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_007 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_007\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_007:router_007\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_007" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_007_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_007:router_007\|nios2_system_v0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_007:router_007\|nios2_system_v0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688362974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_demux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_demux_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_mux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_mux_005 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_mux_005\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux_002 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux_005 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux_005\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_mux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_mux_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_cmd_width_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605688363690 "|nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "mem_if_lpddr2_emif_0_avl_rsp_width_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "crosser" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 4945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688363896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 5134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_irq_mapper nios2_system_v0_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_v0_irq_mapper\" for hierarchy \"nios2_system_v0_irq_mapper:irq_mapper\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "irq_mapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_rst_controller nios2_system_v0_rst_controller:rst_controller " "Elaborating entity \"nios2_system_v0_rst_controller\" for hierarchy \"nios2_system_v0_rst_controller:rst_controller\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "rst_controller" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364325 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_system_v0_rst_controller.vhd(55) " "VHDL Signal Declaration warning at nios2_system_v0_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605688364326 "|nios2_system_v0|nios2_system_v0_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_rst_controller_001 nios2_system_v0_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios2_system_v0_rst_controller_001\" for hierarchy \"nios2_system_v0_rst_controller_001:rst_controller_001\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "rst_controller_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system_v0_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system_v0_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688364401 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_v0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_v0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2944 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1605688369022 "|nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605688370891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.18.10:32:55 Progress: Loading sld7a833bf1/alt_sld_fab_wrapper_hw.tcl " "2020.11.18.10:32:55 Progress: Loading sld7a833bf1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688375459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688378632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688378841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688382434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688382550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688382679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688382822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688382834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688382835 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605688383534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a833bf1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a833bf1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7a833bf1/alt_sld_fab.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688383997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688383997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688384156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688384156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688384212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688384212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688384330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688384330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688384470 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688384470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688384470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/ip/sld7a833bf1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688384596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688384596 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605688402967 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605688402967 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605688402967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688403061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403061 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688403061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6n1 " "Found entity 1: altsyncram_m6n1" {  } { { "db/altsyncram_m6n1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_m6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688403231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688403231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688403372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605688403372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605688403372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605688403531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688403531 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1605688404649 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1605688404649 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1605688404792 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1605688404792 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1605688404792 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1605688404792 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1605688404792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605688404833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688415865 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2656 " "2656 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605688424715 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605688424866 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605688424866 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605688424866 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0\|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605688424866 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1605688424866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688425545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/output_files/LD_10.map.smsg " "Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/output_files/LD_10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688429652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "825 237 10 0 0 " "Adding 825 node(s), including 237 DDIO, 10 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605688444666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605688444666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16058 " "Implemented 16058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14284 " "Implemented 14284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_RAMS" "1045 " "Implemented 1045 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_PLLS" "10 " "Implemented 10 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1605688446821 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605688446821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605688446821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5585 " "Peak virtual memory: 5585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605688447101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 10:34:07 2020 " "Processing ended: Wed Nov 18 10:34:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605688447101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:03 " "Elapsed time: 00:03:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605688447101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605688447101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605688447101 ""}
