Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.1.281.2

Mon Mar 23 16:31:57 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Addatone_ICE40_impl_1.tw1 Addatone_ICE40_impl_1_map.udb -gui -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Main_Clock
        2.2  Clock pll_48/lscc_pll_inst/i_Clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Main_Clock"
=======================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Main_Clock                        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          46.681 ns |         21.422 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_48/lscc_pll_inst/i_Clock_c"
=======================
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Main_Clock                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 61.8226%

3.1.2  Timing Errors
---------------------
Timing Errors: 77 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 1240.476 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_position/Accumulated_Offset__i15/D|  -25.849 ns 
sample_position/Accumulated_Frequency_831__i15/D              
                                         |  -25.849 ns 
sample_position/Accumulated_Offset__i12/D|  -23.664 ns 
sample_position/Accumulated_Offset__i13/SP              
                                         |  -23.664 ns 
sample_position/Accumulated_Offset__i13/D|  -23.664 ns 
sample_position/Accumulated_Offset__i14/SP              
                                         |  -23.664 ns 
sample_position/Accumulated_Offset__i14/D|  -23.664 ns 
sample_position/Accumulated_Offset__i15/SP              
                                         |  -23.664 ns 
sample_position/Accumulated_Offset__i0/SP|  -23.664 ns 
sample_position/Accumulated_Offset__i0/D |  -23.664 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          77 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
genadder[1].adder/Counter_i3/SR          |    3.466 ns 
genadder[1].adder/Counter_i2/SR          |    3.466 ns 
genadder[1].adder/Counter_i0/SR          |    3.466 ns 
genadder[1].adder/o_Done/SR              |    3.466 ns 
genadder[0].adder/Counter_i3/SR          |    3.466 ns 
genadder[0].adder/Counter_i2/SR          |    3.466 ns 
genadder[0].adder/Counter_i1/SR          |    3.466 ns 
genadder[0].adder/Counter_i4/SR          |    3.466 ns 
genadder[0].adder/o_Done/SR              |    3.466 ns 
genadder[0].adder/Counter_i0/SR          |    3.466 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
adc/CS_Stable_c/Q                       |          No required time
adc/Clock_Stable_c/Q                    |          No required time
sample_output/dac/o_SPI_Data/Q          |          No required time
sample_output/dac/o_SPI_CS/Q            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
Harmonic_836__i7/SR                     |           No arrival time
{Harmonic_836__i5/SR   Harmonic_836__i6/SR}                           
                                        |           No arrival time
{Harmonic_836__i3/SR   Harmonic_836__i4/SR}                           
                                        |           No arrival time
{Harmonic_836__i1/SR   Harmonic_836__i2/SR}                           
                                        |           No arrival time
Harmonic_836__i0/SR                     |           No arrival time
SM_Top_FSM_i8/SR                        |           No arrival time
SM_Top_FSM_i9/SR                        |           No arrival time
SM_Top_FSM_i10/SR                       |           No arrival time
SM_Top_FSM_i4/SR                        |           No arrival time
SM_Top_FSM_i3/SR                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        50
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
o_DAC_CS                                |                    output
o_DAC_SCK                               |                    output
o_DAC_MOSI                              |                    output
test                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Harmonic_Scale_i0                       |                  No Clock
Frequency_i0                            |                  No Clock
Frequency_i2                            |                  No Clock
Frequency_i1                            |                  No Clock
Frequency_i3                            |                  No Clock
Frequency_i4                            |                  No Clock
Frequency_i5                            |                  No Clock
Frequency_i6                            |                  No Clock
Freq_Scale_i0                           |                  No Clock
Comb_Interval_i0                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       682
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i15/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 19
Delay Ratio      : 84.8% (route), 15.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.848 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY            2.075        13.991  1       
sample_position/unary_minus_6_inv_0_i1_1_lut/A->sample_position/unary_minus_6_inv_0_i1_1_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
sample_position/n1[0]                                     NET DELAY            2.075        16.543  1       
sample_position/unary_minus_6_add_3_add_5_1/C1->sample_position/unary_minus_6_add_3_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        16.887  2       
sample_position/n6941                                     NET DELAY            2.075        18.962  1       
sample_position/unary_minus_6_add_3_add_5_3/CI0->sample_position/unary_minus_6_add_3_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.240  2       
sample_position/n8995                                     NET DELAY            2.075        21.315  1       
sample_position/unary_minus_6_add_3_add_5_3/CI1->sample_position/unary_minus_6_add_3_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.593  2       
sample_position/n6943                                     NET DELAY            2.075        23.668  1       
sample_position/unary_minus_6_add_3_add_5_5/CI0->sample_position/unary_minus_6_add_3_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.946  2       
sample_position/n8998                                     NET DELAY            2.075        26.021  1       
sample_position/unary_minus_6_add_3_add_5_5/CI1->sample_position/unary_minus_6_add_3_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.299  2       
sample_position/n6945                                     NET DELAY            2.075        28.374  1       
sample_position/unary_minus_6_add_3_add_5_7/CI0->sample_position/unary_minus_6_add_3_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.652  2       
sample_position/n9001                                     NET DELAY            2.075        30.727  1       
sample_position/unary_minus_6_add_3_add_5_7/CI1->sample_position/unary_minus_6_add_3_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.005  2       
sample_position/n6947                                     NET DELAY            2.075        33.080  1       
sample_position/unary_minus_6_add_3_add_5_9/CI0->sample_position/unary_minus_6_add_3_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.358  2       
sample_position/n9004                                     NET DELAY            2.075        35.433  1       
sample_position/unary_minus_6_add_3_add_5_9/CI1->sample_position/unary_minus_6_add_3_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.711  2       
sample_position/n6949                                     NET DELAY            2.075        37.786  1       
sample_position/unary_minus_6_add_3_add_5_11/CI0->sample_position/unary_minus_6_add_3_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.064  2       
sample_position/n9007                                     NET DELAY            2.075        40.139  1       
sample_position/unary_minus_6_add_3_add_5_11/CI1->sample_position/unary_minus_6_add_3_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.417  2       
sample_position/n6951                                     NET DELAY            2.075        42.492  1       
sample_position/unary_minus_6_add_3_add_5_13/CI0->sample_position/unary_minus_6_add_3_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.770  2       
sample_position/n9010                                     NET DELAY            2.075        44.845  1       
sample_position/unary_minus_6_add_3_add_5_13/CI1->sample_position/unary_minus_6_add_3_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.123  2       
sample_position/n6953                                     NET DELAY            2.075        47.198  1       
sample_position/unary_minus_6_add_3_add_5_15/CI0->sample_position/unary_minus_6_add_3_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.476  2       
sample_position/n9013                                     NET DELAY            2.075        49.551  1       
sample_position/unary_minus_6_add_3_add_5_15/CI1->sample_position/unary_minus_6_add_3_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.829  2       
sample_position/n6955                                     NET DELAY            2.075        51.904  1       
sample_position/unary_minus_6_add_3_add_5_17/D0->sample_position/unary_minus_6_add_3_add_5_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        52.381  1       
sample_position/n87[15]                                   NET DELAY            2.075        54.456  1       
sample_position/mux_8_i16_4_lut/A->sample_position/mux_8_i16_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        54.933  1       
sample_position/n105[15] ( DI0 )                          NET DELAY            2.075        57.008  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -57.008  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -25.848  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/SM_Sample_Position_FSM_i5/Q  (SLICE)
Path End         : sample_position/Accumulated_Frequency_831__i15/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 19
Delay Ratio      : 84.8% (route), 15.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.848 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/SM_Sample_Position_FSM_i5/CK->sample_position/SM_Sample_Position_FSM_i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  28      
sample_position/o_Freq_Too_High_N_366                     NET DELAY            2.075        13.991  1       
i3_4_lut/B->i3_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        14.468  16      
sample_position/n5                                        NET DELAY            2.075        16.543  1       
sample_position/i4886_2_lut/B->sample_position/i4886_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  1       
sample_position/n6809                                     NET DELAY            2.075        19.095  1       
sample_position/Accumulated_Frequency_831_add_4_1/C1->sample_position/Accumulated_Frequency_831_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        19.439  2       
sample_position/n6889                                     NET DELAY            2.075        21.514  1       
sample_position/Accumulated_Frequency_831_add_4_3/CI0->sample_position/Accumulated_Frequency_831_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.792  2       
sample_position/n9052                                     NET DELAY            2.075        23.867  1       
sample_position/Accumulated_Frequency_831_add_4_3/CI1->sample_position/Accumulated_Frequency_831_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.145  2       
sample_position/n6891                                     NET DELAY            2.075        26.220  1       
sample_position/Accumulated_Frequency_831_add_4_5/CI0->sample_position/Accumulated_Frequency_831_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.498  2       
sample_position/n9055                                     NET DELAY            2.075        28.573  1       
sample_position/Accumulated_Frequency_831_add_4_5/CI1->sample_position/Accumulated_Frequency_831_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        28.851  2       
sample_position/n6893                                     NET DELAY            2.075        30.926  1       
sample_position/Accumulated_Frequency_831_add_4_7/CI0->sample_position/Accumulated_Frequency_831_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.204  2       
sample_position/n9058                                     NET DELAY            2.075        33.279  1       
sample_position/Accumulated_Frequency_831_add_4_7/CI1->sample_position/Accumulated_Frequency_831_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        33.557  2       
sample_position/n6895                                     NET DELAY            2.075        35.632  1       
sample_position/Accumulated_Frequency_831_add_4_9/CI0->sample_position/Accumulated_Frequency_831_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        35.910  2       
sample_position/n9061                                     NET DELAY            2.075        37.985  1       
sample_position/Accumulated_Frequency_831_add_4_9/CI1->sample_position/Accumulated_Frequency_831_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.263  2       
sample_position/n6897                                     NET DELAY            2.075        40.338  1       
sample_position/Accumulated_Frequency_831_add_4_11/CI0->sample_position/Accumulated_Frequency_831_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.616  2       
sample_position/n9064                                     NET DELAY            2.075        42.691  1       
sample_position/Accumulated_Frequency_831_add_4_11/CI1->sample_position/Accumulated_Frequency_831_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        42.969  2       
sample_position/n6899                                     NET DELAY            2.075        45.044  1       
sample_position/Accumulated_Frequency_831_add_4_13/CI0->sample_position/Accumulated_Frequency_831_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        45.322  2       
sample_position/n9067                                     NET DELAY            2.075        47.397  1       
sample_position/Accumulated_Frequency_831_add_4_13/CI1->sample_position/Accumulated_Frequency_831_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        47.675  2       
sample_position/n6901                                     NET DELAY            2.075        49.750  1       
sample_position/Accumulated_Frequency_831_add_4_15/CI0->sample_position/Accumulated_Frequency_831_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        50.028  2       
sample_position/n9070                                     NET DELAY            2.075        52.103  1       
sample_position/Accumulated_Frequency_831_add_4_15/CI1->sample_position/Accumulated_Frequency_831_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.381  2       
sample_position/n6903                                     NET DELAY            2.075        54.456  1       
sample_position/Accumulated_Frequency_831_add_4_17/D0->sample_position/Accumulated_Frequency_831_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        54.933  1       
sample_position/n69[15] ( DI0 )                           NET DELAY            2.075        57.008  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -57.008  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -25.848  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i12/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        50.196  16      
sample_position/n70                                       NET DELAY        2.075        52.271  1       
sample_position/mux_8_i13_4_lut/D->sample_position/mux_8_i13_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        52.748  1       
sample_position/n105[12] ( DI0 )                          NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i13/SP  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE           A0_TO_F0_DELAY   0.477        50.196  1       
sample_position/n57                                       NET DELAY        2.075        52.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.748  16      
sample_position/n6094 ( CE )                              NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i13/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        50.196  16      
sample_position/n70                                       NET DELAY        2.075        52.271  1       
sample_position/mux_8_i14_4_lut/D->sample_position/mux_8_i14_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        52.748  1       
sample_position/n105[13] ( DI0 )                          NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i14/SP  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE           A0_TO_F0_DELAY   0.477        50.196  1       
sample_position/n57                                       NET DELAY        2.075        52.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.748  16      
sample_position/n6094 ( CE )                              NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i14/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        50.196  16      
sample_position/n70                                       NET DELAY        2.075        52.271  1       
sample_position/mux_8_i15_4_lut/D->sample_position/mux_8_i15_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        52.748  1       
sample_position/n105[14] ( DI0 )                          NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i15/SP  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE           A0_TO_F0_DELAY   0.477        50.196  1       
sample_position/n57                                       NET DELAY        2.075        52.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.748  16      
sample_position/n6094 ( CE )                              NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i0/SP  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
i1_2_lut_adj_491/A->i1_2_lut_adj_491/Z    SLICE           A0_TO_F0_DELAY   0.477        50.196  1       
sample_position/n57                                       NET DELAY        2.075        52.271  1       
sample_position/i3991_4_lut_4_lut/C->sample_position/i3991_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        52.748  16      
sample_position/n6094 ( CE )                              NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_833__i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset__i0/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



sample_position/Accumulated_Freq_Offset_833__i0/CK->sample_position/Accumulated_Freq_Offset_833__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391        11.916  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        13.991  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.468  1       
sample_position/n4                                        NET DELAY        2.075        16.543  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.020  1       
sample_position/n6_adj_1068                               NET DELAY        2.075        19.095  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.572  1       
sample_position/n8_adj_1067                               NET DELAY        2.075        21.647  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.124  1       
sample_position/n10_adj_1063                              NET DELAY        2.075        24.199  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.676  1       
sample_position/n12_adj_1060                              NET DELAY        2.075        26.751  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        27.228  1       
sample_position/n14_adj_1058                              NET DELAY        2.075        29.303  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        29.780  1       
sample_position/n16                                       NET DELAY        2.075        31.855  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        32.332  1       
sample_position/n18                                       NET DELAY        2.075        34.407  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        34.884  1       
sample_position/n20                                       NET DELAY        2.075        36.959  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        37.436  1       
sample_position/n22                                       NET DELAY        2.075        39.511  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        39.988  1       
sample_position/n24                                       NET DELAY        2.075        42.063  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        42.540  1       
sample_position/n26                                       NET DELAY        2.075        44.615  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        45.092  1       
sample_position/n28                                       NET DELAY        2.075        47.167  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        47.644  2       
sample_position/n30                                       NET DELAY        2.075        49.719  1       
sample_position/LessThan_5_i32_3_lut/A->sample_position/LessThan_5_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        50.196  16      
sample_position/n70                                       NET DELAY        2.075        52.271  1       
sample_position/mux_8_i1_4_lut/D->sample_position/mux_8_i1_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        52.748  1       
sample_position/n105[0] ( DI0 )                           NET DELAY        2.075        54.823  1       



                                                          CONSTRAINT     0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075        22.908  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        31.358  1       
                                                          Uncertainty    0.000        31.358  
                                                          Setup time     0.199        31.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         31.159  
Arrival Time                                                                         -54.823  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -23.663  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[1].adder/Counter_i3/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[1].adder/Counter_i2/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[1].adder/Counter_i0/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[1].adder/o_Done/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[0].adder/Counter_i3/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[0].adder/Counter_i2/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[0].adder/Counter_i1/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[0].adder/Counter_i4/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[0].adder/o_Done/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Clear_c/Q  (SLICE)
Path End         : genadder[0].adder/Counter_i0/SR  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock                              NET DELAY      8.300        10.525  1       



Adder_Clear_c/CK->Adder_Clear_c/Q         SLICE           CLK_TO_Q0_DELAY  1.391        11.916  16      
genadder[1].adder/Adder_Clear ( LSR )                     NET DELAY        2.075        13.991  1       



                                                          CONSTRAINT     0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY  0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY      2.075         2.075  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  164     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  164     
sample_output/dac/Main_Clock ( CLK )                      NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.000        10.525  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.525  
Arrival Time                                                                          13.991  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.466  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

