analyze -f vhdl -lib WORK ../src/half_adder.vhd
analyze -f vhdl -lib WORK ../src/full_adder.vhd
analyze -f vhdl -lib WORK ../src/pp_gen.vhd
analyze -f vhdl -lib WORK ../src/mbe.vhd
analyze -f vhdl -lib WORK ../src/common/fpnormalize_fpnormalize.vhd
analyze -f vhdl -lib WORK ../src/common/unpackfp_unpackfp.vhd
analyze -f vhdl -lib WORK ../src/common/packfp_packfp.vhd
analyze -f vhdl -lib WORK ../src/common/fpround_fpround.vhd
analyze -f vhdl -lib WORK ../src/multiplier/fpmul_stage1_struct.vhd
analyze -f vhdl -lib WORK ../src/multiplier/fpmul_stage2_struct_finegrain_mbe.vhd
analyze -f vhdl -lib WORK ../src/multiplier/fpmul_stage3_struct.vhd
analyze -f vhdl -lib WORK ../src/multiplier/fpmul_stage4_struct.vhd
analyze -f vhdl -lib WORK ../src/multiplier/fpmul_pipeline_inreg_finegrain_mbe.vhd
set power_preserve_rtl_hier_names true
elaborate FPmul_inreg_finegrain_mbe -arch pipeline -lib WORK
uniquify 
link
create_clock -name MY_CLK -period 0.78 clk
set_dont_touch_network MY_CLK
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk]
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
set_load $OLOAD [all_outputs]
ungroup -all -flatten
compile
optimize_registers
report_timing > ../timing_inreg_finegrain_mbe_opt.txt
report_area > ../area_inreg_finegrain_mbe_opt.txt
report_resources > ../resources_inreg_finegrain_mbe_opt.txt