Qflow placement logfile created on Sunday 19 February 2023 12:12:55 AM IST
Running blif2cel to generate input files for graywolf
blif2cel.tcl --blif /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.blif  --lef  /usr/local/share/qflow/tech/osu018/osu018_stdcells.lef --cel /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/layout/Paritygen.cel 
Opened BLIF file (/home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.blif) for reading ...
Opened CEL file (/home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/layout/Paritygen.cel) for writing...
Loaded /usr/local/share/qflow/tech/osu018/osu018_stdcells.lef file for reading...
1st pass of blif file /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.blif. . .
Reading macros and/or technology data from LEF file. . .
LEF file specifies route layer Y pitch as 1
LEF file specifies route layer X pitch as 0.8
Parsing macro AOI22X1
Parsing macro BUFX2
Parsing macro INVX1
Parsing macro NAND2X1
Parsing macro NAND3X1
Parsing macro NOR2X1
Parsing macro OAI21X1
Parsing macro OAI22X1
Parsing macro OR2X2
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No Paritygen.cel1 file found for project. . . no partial blockages to apply to layout.
Preparing pin placement hints from Paritygen.cel2
Running GrayWolf placement
graywolf  Paritygen

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :89
Total cell width   :2.42e+04
Total cell height  :8.90e+04
Total cell area    :2.42e+07
Total core area    :2.42e+07
Average cell height:1.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Splitting Paritygen.cel into Paritygen.scel and Paritygen.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   36
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   38
 tracks =  36 at attempts =  1000
 tracks =  36 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 8640
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:8160
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   38
 tracks =  36 at attempts =  1000
 tracks =  36 at attempts =  2000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 35
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getfillcell to determine cell to use for fill.
getfillcell.tcl Paritygen  /usr/local/share/qflow/tech/osu018/osu018_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl Paritygen FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -535.0 ybot = -200 xtop = 8215.0 ytop = 3065.0
Core values: 40.0 50.0 8200.0 3050.0
Offsets: 40.0 50.0
6 routing layers
metal1: 34 vertical tracks from 0um with 1um pitch
metal2: 111 vertical tracks from -3.2um with 0.8um pitch
metal3: 34 vertical tracks from 0um with 1um pitch
metal4: 111 vertical tracks from -3.2um with 0.8um pitch
metal5: 34 vertical tracks from 0um with 1um pitch
metal6: 56 vertical tracks from -3.2um with 1.6um pitch
Summary: Total components = 89
  Fill cells  = 0
  Other cells = 89
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers.tcl  -stripe 1.0 30.0 PG Paritygen  /usr/local/share/qflow/tech/osu018/osu018_stdcells.lef FILL
Reading FILL macros from LEF file.
Reading DEF file Paritygen.def. . .
Number of rows is 3
Longest row has width 82.0 um
addspacers:  Inserting 2 stripes of width 0.8 um (1.0 um requested)
  Pitch 29.6 um, offset 25.6 um
stretch:  Number of components is 98
Analysis of DEF file:
Number of components = 89
New number of components = 98
Number of rows = 3
Adjusting obstructions for power striping
Done with addspacers.tcl
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  Paritygen
Reading info file Paritygen.info. . .
Reading DEF file Paritygen.def. . .
Recalculating pin positions
Writing DEF file Paritygen_mod.def. . .
Done with arrangepins.tcl
blifanno.tcl /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.blif Paritygen.def /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen_anno.blif
Running blifanno.tcl
Reading DEF file Paritygen.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis
Files:
   Verilog: /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.rtl.v
   Verilog: /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.rtlnopwr.v
   Verilog: /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.rtlbb.v
   Spice:   /home/santoshvlsi/Desktop/WORKSPACE/PARIT_GEN/synthesis/Paritygen.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on Sunday 19 February 2023 12:12:57 AM IST
