Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov 30 22:13:34 2022
| Host         : EECS-DIGITAL-03 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.Pg0yjK/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 ssc/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ssc/segment_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ethclk_divider rise@20.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 2.523ns (61.597%)  route 1.573ns (38.403%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  eth_clk_gen/clkout1_buf/O
                         net (fo=62, estimated)       1.718    -0.906    ssc/ethclk
    SLICE_X2Y84          FDRE                                         r  ssc/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  ssc/segment_counter_reg[1]/Q
                         net (fo=2, estimated)        0.563     0.175    ssc/segment_counter[1]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.831 r  ssc/segment_counter0_carry/CO[3]
                         net (fo=1, estimated)        0.000     0.831    ssc/segment_counter0_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  ssc/segment_counter0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     0.945    ssc/segment_counter0_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  ssc/segment_counter0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     1.059    ssc/segment_counter0_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  ssc/segment_counter0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000     1.173    ssc/segment_counter0_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  ssc/segment_counter0_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     1.287    ssc/segment_counter0_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  ssc/segment_counter0_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     1.401    ssc/segment_counter0_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  ssc/segment_counter0_carry__5/CO[3]
                         net (fo=1, estimated)        0.000     1.515    ssc/segment_counter0_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.849 r  ssc/segment_counter0_carry__6/O[1]
                         net (fo=1, estimated)        1.010     2.859    ssc/data0[30]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.331     3.190 r  ssc/segment_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.190    ssc/segment_counter_0[30]
    SLICE_X0Y91          FDRE                                         r  ssc/segment_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    22.583    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    15.179 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    16.812    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  eth_clk_gen/clkout1_buf/O
                         net (fo=62, estimated)       1.604    18.507    ssc/ethclk
    SLICE_X0Y91          FDRE                                         r  ssc/segment_counter_reg[30]/C
                         clock pessimism              0.568    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.075    19.068    ssc/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 15.878    




