# VSD_FPGA_Workshop
Vivado / Open FPGA
Day 1
![Day1_Simulations](https://user-images.githubusercontent.com/66528639/160282778-d771cc05-7530-4151-8c40-32c98df31747.jpg)
Simulation results of 4 bit counter on vivado Basys FPGA
![Day1_Timing analysis](https://user-images.githubusercontent.com/66528639/160282830-a1e8969f-2f33-4026-93f8-87be6c7b3495.jpg)
Timing analysis of 4 bit counter for 10MHz clock
![Day1_all_constraints](https://user-images.githubusercontent.com/66528639/160282860-c9b3e2ee-d6d5-4102-89a4-5562c088601c.jpg)
Post Implementation results of 4 bit counter with constraints
![Day_1_SDC](https://user-images.githubusercontent.com/66528639/160282875-4e80d501-8cf8-463b-ad27-0cbd7f230629.jpg)
SDC File for the timing analysis
![Day1_Utilization report](https://user-images.githubusercontent.com/66528639/160282891-f16e457c-5e47-42ae-bdf5-ad9ab5997732.jpg)
Utilization report of 4 bit counter wuth respect to area and power
