Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 01:44:32 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.850ns (23.763%)  route 2.727ns (76.237%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 6.598 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.167ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.938ns (routing 1.060ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=55380, routed)       2.178     3.129    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X96Y267        FDCE                                         r  Delay1No16_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y267        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.208 r  Delay1No16_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.975     4.183    Delay1No16_instance/Q[10]
    SLICE_X103Y325       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.232 r  Delay1No16_instance/geqOp_carry_i_11/O
                         net (fo=1, routed)           0.011     4.243    Sum10_1_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X103Y325       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.398 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.424    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X103Y326       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.439 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.465    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X103Y327       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.517 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.265     4.782    Delay1No17_instance/CO[0]
    SLICE_X103Y330       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.923 r  Delay1No17_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.200     5.123    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X103Y330       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     5.272 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     5.369    Delay1No16_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y330       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.404 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.415     5.819    Delay1No17_instance/shiftVal__5[0]
    SLICE_X102Y324       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     5.871 r  Delay1No17_instance/shiftedFracY_d1[8]_i_3/O
                         net (fo=4, routed)           0.414     6.285    Delay1No16_instance/level2[3]
    SLICE_X105Y327       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     6.408 r  Delay1No16_instance/shiftedFracY_d1[0]_i_1/O
                         net (fo=2, routed)           0.298     6.706    Sum10_1_impl_instance/FPAddSubOp_instance/level4[0]
    SLICE_X106Y328       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=55380, routed)       1.938     6.598    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X106Y328       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]/C
                         clock pessimism              0.402     7.000    
                         clock uncertainty           -0.035     6.965    
    SLICE_X106Y328       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.990    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  0.284    




