#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 20:17:49 2019
# Process ID: 17388
# Current directory: d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex
# Command line: vivado.exe -notrace -source d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/Girador/Girador.srcs/sources_1/ip/clock_unit/clock_unit_ex.tcl
# Log file: d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/vivado.log
# Journal file: d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/Girador/Girador.srcs/sources_1/ip/clock_unit/clock_unit_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 632.355 ; gain = 63.469
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/xsim/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/modelsim/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/questa/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/ies/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/vcs/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/riviera/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/activehdl/clock_unit.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/clock_unit_ex/clock_unit_ex.ip_user_files/sim_scripts/clock_unit/xcelium/clock_unit.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 20:27:32 2019...
