// Seed: 1153009857
module module_0 ();
  assign module_1.id_2 = 0;
  wire id_1;
  assign module_2.type_11 = 0;
endmodule
module module_1 ();
  reg id_1;
  id_2 :
  assert property (@(negedge id_1) id_2)
  else $display;
  always_comb @(posedge id_1) id_2 <= id_1 - 1;
  assign id_2 = 1;
  wor id_3 = 1, id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2
);
  supply1 id_4;
  wire id_5 = (id_4);
  assign id_2 = 1'b0;
  wire id_6;
  always @(posedge id_0 or id_1) id_4 = id_0;
  wire id_7;
  assign id_7 = id_7;
  assign id_2 = id_0;
  logic [7:0] id_8, id_9;
  wire id_10;
  module_0 modCall_1 ();
  assign id_9[1] = 1;
endmodule
