{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":430
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":432
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":433
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":431
      , "parent":"430"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":434
      , "parent":"430"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":435
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":438
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"4"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":436
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"16"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":437
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":461
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":462
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":439
      , "parent":"430"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":440
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"75"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":441
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"75"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":442
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"75"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":443
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"293 cycles"
              , "Width":"64 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":444
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":445
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":446
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"293 cycles"
              , "Width":"64 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":447
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":448
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":449
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"293 cycles"
              , "Width":"64 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":450
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":451
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":452
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"293 cycles"
              , "Width":"64 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":453
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":454
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":79
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":457
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"6"
              , "Latency":"198 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":455
      , "parent":"430"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":456
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"108"
              , "Latency":"36 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":458
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"144"
              , "Latency":"36 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":459
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"180"
              , "Latency":"36 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":460
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"216"
              , "Latency":"36 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MMstv2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u132300/HC-Lab4/matrix-multi/build/src/matrix-multi-st-v2.cpp"
                , "line":80
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":432
      , "to":431
    }
    , {
      "from":431
      , "to":432
    }
    , {
      "from":433
      , "to":431
    }
    , {
      "from":431
      , "to":433
    }
    , {
      "from":436
      , "to":435
    }
    , {
      "from":438
      , "to":435
    }
    , {
      "from":435
      , "to":431
    }
    , {
      "from":440
      , "to":436
    }
    , {
      "from":441
      , "to":436
    }
    , {
      "from":442
      , "to":436
    }
    , {
      "from":443
      , "to":436
    }
    , {
      "from":444
      , "to":436
    }
    , {
      "from":445
      , "to":436
    }
    , {
      "from":446
      , "to":436
    }
    , {
      "from":447
      , "to":436
    }
    , {
      "from":448
      , "to":436
    }
    , {
      "from":449
      , "to":436
    }
    , {
      "from":450
      , "to":436
    }
    , {
      "from":451
      , "to":436
    }
    , {
      "from":452
      , "to":436
    }
    , {
      "from":453
      , "to":436
    }
    , {
      "from":454
      , "to":436
    }
    , {
      "from":456
      , "to":438
    }
    , {
      "from":457
      , "to":436
    }
    , {
      "from":458
      , "to":438
    }
    , {
      "from":459
      , "to":438
    }
    , {
      "from":460
      , "to":438
    }
    , {
      "from":431
      , "to":461
    }
    , {
      "from":431
      , "to":462
    }
    , {
      "from":461
      , "to":440
      , "reverse":1
    }
    , {
      "from":462
      , "to":441
      , "reverse":1
    }
    , {
      "from":461
      , "to":442
      , "reverse":1
    }
    , {
      "from":462
      , "to":443
      , "reverse":1
    }
    , {
      "from":461
      , "to":444
      , "reverse":1
    }
    , {
      "from":462
      , "to":445
      , "reverse":1
    }
    , {
      "from":461
      , "to":446
      , "reverse":1
    }
    , {
      "from":462
      , "to":447
      , "reverse":1
    }
    , {
      "from":461
      , "to":448
      , "reverse":1
    }
    , {
      "from":462
      , "to":449
      , "reverse":1
    }
    , {
      "from":461
      , "to":450
      , "reverse":1
    }
    , {
      "from":462
      , "to":451
      , "reverse":1
    }
    , {
      "from":461
      , "to":452
      , "reverse":1
    }
    , {
      "from":462
      , "to":453
      , "reverse":1
    }
    , {
      "from":461
      , "to":454
      , "reverse":1
    }
    , {
      "from":462
      , "to":457
      , "reverse":1
    }
  ]
}
