$date
	Tue Oct 23 23:21:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main_test $end
$var wire 32 ! newv [31:0] $end
$var reg 32 " old [31:0] $end
$scope module uut $end
$var wire 32 # old [31:0] $end
$var wire 32 $ newv [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#10000
b1000 !
b1000 $
b100 "
b100 #
#20000
b1001 !
b1001 $
b101 "
b101 #
#30000
