\begin{thebibliography}{42}
\providecommand{\natexlab}[1]{#1}
\providecommand{\url}[1]{\texttt{#1}}
\expandafter\ifx\csname urlstyle\endcsname\relax
  \providecommand{\doi}[1]{doi: #1}\else
  \providecommand{\doi}{doi: \begingroup \urlstyle{rm}\Url}\fi

\bibitem[Abbasi et~al.(2010)Abbasi, Kjellberg, de~Graauw, van~der Heijden,
  Roovers, and Zirath]{PAref}
Abbasi, M., Kjellberg, T., de~Graauw, A., van~der Heijden, E., Roovers, R., and
  Zirath, H.
\newblock A broadband differential cascode power amplifier in 45 nm cmos for
  high-speed 60 ghz system-on-chip.
\newblock In \emph{2010 IEEE Radio Frequency Integrated Circuits Symposium},
  pp.\  533--536. IEEE, 2010.

\bibitem[Afacan et~al.(2021)Afacan, Louren{\c{c}}o, Martins, and
  D{\"u}ndar]{survey2}
Afacan, E., Louren{\c{c}}o, N., Martins, R., and D{\"u}ndar, G.
\newblock Machine learning techniques in analog/rf integrated circuit design,
  synthesis, layout, and test.
\newblock \emph{Integration}, 77:\penalty0 113--130, 2021.

\bibitem[Bandler \& Chen(1988)Bandler and Chen]{Bandler1988}
Bandler, J. and Chen, S.
\newblock Circuit optimization: the state of the art.
\newblock \emph{IEEE Transactions on Microwave Theory and Techniques},
  36\penalty0 (2):\penalty0 424--443, 1988.
\newblock \doi{10.1109/22.3532}.

\bibitem[Bandler \& Rayas-Sánchez(2023)Bandler and
  Rayas-Sánchez]{Bandler2023}
Bandler, J.~W. and Rayas-Sánchez, J.~E.
\newblock An early history of optimization technology for automated design of
  microwave circuits.
\newblock \emph{IEEE Journal of Microwaves}, 3\penalty0 (1):\penalty0 319--337,
  2023.
\newblock \doi{10.1109/JMW.2022.3225012}.

\bibitem[Boyd et~al.(2005)Boyd, Kim, Patil, and Horowitz]{optim1}
Boyd, S.~P., Kim, S.-J., Patil, D.~D., and Horowitz, M.~A.
\newblock Digital circuit optimization via geometric programming.
\newblock \emph{Operations research}, 53\penalty0 (6):\penalty0 899--932, 2005.

\bibitem[Breiman(2001)]{breiman2001random}
Breiman, L.
\newblock Random forests.
\newblock \emph{Machine learning}, 45\penalty0 (1):\penalty0 5--32, 2001.

\bibitem[Brunvand(2010)]{digitalcad2}
Brunvand, E.
\newblock \emph{Digital VLSI chip design with Cadence and Synopsys CAD tools}.
\newblock Addison-Wesley New York, 2010.

\bibitem[Dai \& Harjani(2003)Dai and Harjani]{VCO}
Dai, L. and Harjani, R.
\newblock \emph{Design of high-performance CMOS voltage-controlled
  oscillators}.
\newblock Springer Science \& Business Media, 2003.

\bibitem[Devi et~al.(2021)Devi, Tilwankar, and Zele]{Devi2021}
Devi, S., Tilwankar, G., and Zele, R.
\newblock Automated design of analog circuits using machine learning
  techniques.
\newblock In \emph{2021 25th International Symposium on VLSI Design and Test
  (VDAT)}, pp.\  1--6, 2021.
\newblock \doi{10.1109/VDAT53777.2021.9601131}.

\bibitem[Dumesnil et~al.(2014)Dumesnil, Nabki, and Boukadoum]{Dumesnil2014}
Dumesnil, E., Nabki, F., and Boukadoum, M.
\newblock Rf-lna circuit synthesis by genetic algorithm-specified artificial
  neural network.
\newblock In \emph{2014 21st IEEE International Conference on Electronics,
  Circuits and Systems (ICECS)}, pp.\  758--761, 2014.
\newblock \doi{10.1109/ICECS.2014.7050096}.

\bibitem[Fukuda et~al.(2017{\natexlab{a}})Fukuda, Ishii, and Takai]{Fukuda2017}
Fukuda, M., Ishii, T., and Takai, N.
\newblock Op-amp sizing by inference of element values using machine learning.
\newblock In \emph{2017 International Symposium on Intelligent Signal
  Processing and Communication Systems (ISPACS)}, pp.\  622--627,
  2017{\natexlab{a}}.
\newblock \doi{10.1109/ISPACS.2017.8266553}.

\bibitem[Fukuda et~al.(2017{\natexlab{b}})Fukuda, Ishii, and Takai]{datasize_1}
Fukuda, M., Ishii, T., and Takai, N.
\newblock Op-amp sizing by inference of element values using machine learning.
\newblock In \emph{2017 International Symposium on Intelligent Signal
  Processing and Communication Systems (ISPACS)}, pp.\  622--627,
  2017{\natexlab{b}}.
\newblock \doi{10.1109/ISPACS.2017.8266553}.

\bibitem[Gilbert(1968)]{1049925}
Gilbert, B.
\newblock A precise four-quadrant multiplier with subnanosecond response.
\newblock \emph{IEEE Journal of Solid-State Circuits}, 3\penalty0 (4):\penalty0
  365--373, 1968.
\newblock \doi{10.1109/JSSC.1968.1049925}.

\bibitem[Gray \& Meyer(1982)Gray and Meyer]{meyer}
Gray, P.~R. and Meyer, R.~G.
\newblock Mos operational amplifier design-a tutorial overview.
\newblock \emph{Ieee journal of solid-state circuits}, 17\penalty0
  (6):\penalty0 969--982, 1982.

\bibitem[Grover \& Chaudhary(2014)Grover and Chaudhary]{optim3}
Grover, G. and Chaudhary, I.
\newblock Implementation of particle swarm optimization algorithm in vhdl for
  digital circuits optimization.
\newblock \emph{International Journal of Information Engineering and Electronic
  Business}, 6\penalty0 (5):\penalty0 16, 2014.

\bibitem[Hajimiri \& Lee(1999)Hajimiri and Lee]{alihaj}
Hajimiri, A. and Lee, T.~H.
\newblock Design issues in cmos differential lc oscillators.
\newblock \emph{IEEE Journal of Solid-State Circuits}, 34\penalty0
  (5):\penalty0 717--724, 1999.

\bibitem[Harsha \& Harish(2020)Harsha and Harish]{2020artificial}
Harsha, M. and Harish, B.
\newblock Artificial neural network model for design optimization of 2-stage
  op-amp.
\newblock In \emph{2020 24th International Symposium on VLSI Design and Test
  (VDAT)}, pp.\  1--5. IEEE, 2020.

\bibitem[Hassan et~al.(2016)Hassan, Mohamed, Rabie, and Etman]{hassan2016novel}
Hassan, A.-K.~S., Mohamed, A.~S., Rabie, A.~A., and Etman, A.~S.
\newblock A novel surrogate-based approach for optimal design of
  electromagnetic-based circuits.
\newblock \emph{Engineering Optimization}, 48\penalty0 (2):\penalty0 185--198,
  2016.

\bibitem[Kamal(2022)]{kamal}
Kamal, K.~Y.
\newblock The silicon age: Trends in semiconductor devices industry.
\newblock \emph{Journal of Engineering Science \& Technology Review},
  15\penalty0 (1), 2022.

\bibitem[Kingma \& Ba(2015)Kingma and Ba]{adam}
Kingma, D.~P. and Ba, J.
\newblock Adam: A method for stochastic optimization.
\newblock In \emph{ICLR (Poster)}, 2015.
\newblock URL \url{http://arxiv.org/abs/1412.6980}.

\bibitem[Ko \& Lin(2006)Ko and Lin]{cascode}
Ko, S. and Lin, J.
\newblock A linearized cascode cmos power amplifier.
\newblock In \emph{2006 IEEE Annual Wireless and Microwave Technology
  Conference}, pp.\  1--4. IEEE, 2006.

\bibitem[Kouhalvandi et~al.(2018)Kouhalvandi, Ceylan, and Yagci]{keysight}
Kouhalvandi, L., Ceylan, O., and Yagci, H.~B.
\newblock Power amplifier design optimization with simultaneous cooperation of
  eda tool and numeric analyzer.
\newblock In \emph{2018 18th Mediterranean Microwave Symposium (MMS)}, pp.\
  202--205. IEEE, 2018.

\bibitem[Kunz \& Pradhan(1994)Kunz and Pradhan]{optim2}
Kunz, W. and Pradhan, D.~K.
\newblock Recursive learning: a new implication technique for efficient
  solutions to cad problems-test, verification, and optimization.
\newblock \emph{IEEE Transactions on Computer-Aided Design of Integrated
  Circuits and Systems}, 13\penalty0 (9):\penalty0 1143--1158, 1994.

\bibitem[Lannutti et~al.(2012)Lannutti, Nenzi, and Olivieri]{netlist}
Lannutti, F., Nenzi, P., and Olivieri, M.
\newblock Klu sparse direct linear solver implementation into ngspice.
\newblock In \emph{Proceedings of the 19th International Conference Mixed
  Design of Integrated Circuits and Systems-MIXDES 2012}, pp.\  69--73. IEEE,
  2012.

\bibitem[Lerdworatawee \& Namgoong(2005)Lerdworatawee and Namgoong]{LNASD}
Lerdworatawee, J. and Namgoong, W.
\newblock Wide-band cmos cascode low-noise amplifier design based on source
  degeneration topology.
\newblock \emph{IEEE Transactions on Circuits and Systems I: Regular Papers},
  52\penalty0 (11):\penalty0 2327--2334, 2005.

\bibitem[Louren{\c{c}}o et~al.(2018)Louren{\c{c}}o, Rosa, Martins, Aidos,
  Canelas, P{\'o}voa, and Horta]{2018exploration}
Louren{\c{c}}o, N., Rosa, J., Martins, R., Aidos, H., Canelas, A., P{\'o}voa,
  R., and Horta, N.
\newblock On the exploration of promising analog ic designs via artificial
  neural networks.
\newblock In \emph{2018 15th International Conference on Synthesis, Modeling,
  Analysis and Simulation Methods and Applications to Circuit Design (SMACD)},
  pp.\  133--136. IEEE, 2018.

\bibitem[Lourenço et~al.(2018)Lourenço, Rosa, Martins, Aidos, Canelas,
  Póvoa, and Horta]{datasize_3}
Lourenço, N., Rosa, J., Martins, R., Aidos, H., Canelas, A., Póvoa, R., and
  Horta, N.
\newblock On the exploration of promising analog ic designs via artificial
  neural networks.
\newblock In \emph{2018 15th International Conference on Synthesis, Modeling,
  Analysis and Simulation Methods and Applications to Circuit Design (SMACD)},
  pp.\  133--136, 2018.
\newblock \doi{10.1109/SMACD.2018.8434896}.

\bibitem[Lourenço et~al.(2019)Lourenço, Afacan, Martins, Passos, Canelas,
  Póvoa, Horta, and Dundar]{Lourenco2019}
Lourenço, N., Afacan, E., Martins, R., Passos, F., Canelas, A., Póvoa, R.,
  Horta, N., and Dundar, G.
\newblock Using polynomial regression and artificial neural networks for
  reusable analog ic sizing.
\newblock In \emph{2019 16th International Conference on Synthesis, Modeling,
  Analysis and Simulation Methods and Applications to Circuit Design (SMACD)},
  pp.\  13--16, 2019.
\newblock \doi{10.1109/SMACD.2019.8795282}.

\bibitem[Martin(2002)]{cadence}
Martin, A. J.~L.
\newblock Cadence design environment.
\newblock \emph{New Mexico State University, Tutorial paper}, pp.\ ~35, 2002.

\bibitem[Micheli(1994)]{digitalcad1}
Micheli, G.~D.
\newblock \emph{Synthesis and optimization of digital circuits}.
\newblock McGraw-Hill Higher Education, 1994.

\bibitem[Mina et~al.(2022)Mina, Jabbour, and Sakr]{mina2022}
Mina, R., Jabbour, C., and Sakr, G.~E.
\newblock A review of machine learning techniques in analog integrated circuit
  design automation.
\newblock \emph{Electronics}, 11\penalty0 (3):\penalty0 435, 2022.

\bibitem[Murphy \& McCarthy(2021)Murphy and McCarthy]{2021automated}
Murphy, S.~D. and McCarthy, K.~G.
\newblock Automated design of cmos operational amplifier using a neural
  network.
\newblock In \emph{2021 32nd Irish Signals and Systems Conference (ISSC)}, pp.\
   1--6. IEEE, 2021.

\bibitem[M.V. \& Harish(2020{\natexlab{a}})M.V. and Harish]{HarshaHarish}
M.V., H. and Harish, B.~P.
\newblock Artificial neural network model for design optimization of 2-stage
  op-amp.
\newblock In \emph{2020 24th International Symposium on VLSI Design and Test
  (VDAT)}, pp.\  1--5, 2020{\natexlab{a}}.
\newblock \doi{10.1109/VDAT50263.2020.9190315}.

\bibitem[M.V. \& Harish(2020{\natexlab{b}})M.V. and Harish]{datasize_4}
M.V., H. and Harish, B.~P.
\newblock Artificial neural network model for design optimization of 2-stage
  op-amp.
\newblock In \emph{2020 24th International Symposium on VLSI Design and Test
  (VDAT)}, pp.\  1--5, 2020{\natexlab{b}}.
\newblock \doi{10.1109/VDAT50263.2020.9190315}.

\bibitem[Nenzi \& Vogt(2011)Nenzi and Vogt]{ngspice}
Nenzi, P. and Vogt, H.
\newblock Ngspice users manual version 23, 2011.

\bibitem[Niknejad et~al.(2012)Niknejad, Chowdhury, and Chen]{niknejad}
Niknejad, A.~M., Chowdhury, D., and Chen, J.
\newblock Design of cmos power amplifiers.
\newblock \emph{IEEE Transactions on Microwave Theory and Techniques},
  60\penalty0 (6):\penalty0 1784--1796, 2012.

\bibitem[Razavi(2012)]{razavi}
Razavi, B.
\newblock \emph{RF microelectronics}, volume~2.
\newblock Prentice hall New York, 2012.

\bibitem[Renner \& Ek{\'a}rt(2003)Renner and Ek{\'a}rt]{genetic}
Renner, G. and Ek{\'a}rt, A.
\newblock Genetic algorithms in computer aided design.
\newblock \emph{Computer-aided design}, 35\penalty0 (8):\penalty0 709--726,
  2003.

\bibitem[Settaluri et~al.(2020)Settaluri, Haj-Ali, Huang, Hakhamaneshi, and
  Nikolic]{2020autockt}
Settaluri, K., Haj-Ali, A., Huang, Q., Hakhamaneshi, K., and Nikolic, B.
\newblock Autockt: Deep reinforcement learning of analog circuit designs.
\newblock In \emph{2020 Design, Automation \& Test in Europe Conference \&
  Exhibition (DATE)}, pp.\  490--495. IEEE, 2020.

\bibitem[Vural et~al.(2015)Vural, Kahraman, Erkmen, and Yildirim]{2015process}
Vural, R., Kahraman, N., Erkmen, B., and Yildirim, T.
\newblock Process independent automated sizing methodology for current steering
  dac.
\newblock \emph{International Journal of Electronics}, 102\penalty0
  (10):\penalty0 1713--1734, 2015.

\bibitem[Wang et~al.(2018{\natexlab{a}})Wang, Yang, Lee, and Han]{2018learning}
Wang, H., Yang, J., Lee, H.-S., and Han, S.
\newblock Learning to design circuits.
\newblock \emph{arXiv preprint arXiv:1812.02734}, 2018{\natexlab{a}}.

\bibitem[Wang et~al.(2018{\natexlab{b}})Wang, Luo, and Gong]{datasize_2}
Wang, Z., Luo, X., and Gong, Z.
\newblock Application of deep learning in analog circuit sizing.
\newblock In \emph{Proceedings of the 2018 2nd International Conference on
  Computer Science and Artificial Intelligence}, CSAI '18, pp.\  571–575, New
  York, NY, USA, 2018{\natexlab{b}}. Association for Computing Machinery.
\newblock ISBN 9781450366069.
\newblock \doi{10.1145/3297156.3297160}.
\newblock URL \url{https://doi.org/10.1145/3297156.3297160}.

\end{thebibliography}
