verilog work "lab07.v"
