#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 22 18:24:15 2019
# Process ID: 30592
# Current directory: D:/FPGA/hand_G/xy/signal/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29408 D:\FPGA\hand_G\xy\signal\project_1\project_1.xpr
# Log file: D:/FPGA/hand_G/xy/signal/project_1/vivado.log
# Journal file: D:/FPGA/hand_G/xy/signal/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/hand_G/xy/signal/project_1/project_1.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/FPGA/hand_G/BPNN_return/BPNN_return D:/FPGA/hand_G/xy/vga640x480_1.0 d:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/FPGA/hand_G/BPNN_return/BPNN_return d:/FPGA/hand_G/xy/vga640x480_1.0 D:/FPGA/hand_G/BPNN_return d:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0} [current_project]
update_ip_catalog
open_bd_design {D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells bpnn_0]
startgroup
create_bd_cell -type ip -vlnv left_bpnn:hls:bpnn:1.0 bpnn_0
endgroup
set_property location {3 1024 323} [get_bd_cells bpnn_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/bpnn_0/s_axi_CTRLS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins bpnn_0/s_axi_CTRLS]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_gpio_0_0 design_1_clk_wiz_0_0 design_1_ps7_0_axi_periph_0 design_1_vga640x480_v1_1_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axi_gpio_0_0 design_1_clk_wiz_0_0 design_1_ps7_0_axi_periph_0 design_1_vga640x480_v1_1_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files -ipstatic_source_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
assign_bd_address [get_bd_addr_segs {bpnn_0/s_axi_CTRLS/Reg }]
generate_target all [get_files  D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files -ipstatic_source_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
launch_sdk -workspace D:/FPGA/hand_G/xy/signal/project_1/project_1.sdk -hwspec D:/FPGA/hand_G/xy/signal/project_1/project_1.sdk/design_1_wrapper.hdf
