[2025-09-17 03:21:29] START suite=qualcomm_srv trace=srv496_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv496_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2636121 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5041139 heartbeat IPC: 4.158 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5041139 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5041139 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13791498 heartbeat IPC: 1.143 cumulative IPC: 1.143 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22280478 heartbeat IPC: 1.178 cumulative IPC: 1.16 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30961136 heartbeat IPC: 1.152 cumulative IPC: 1.157 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39557707 heartbeat IPC: 1.163 cumulative IPC: 1.159 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 48162572 heartbeat IPC: 1.162 cumulative IPC: 1.16 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56749371 heartbeat IPC: 1.165 cumulative IPC: 1.16 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 65389468 heartbeat IPC: 1.157 cumulative IPC: 1.16 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 73992030 heartbeat IPC: 1.162 cumulative IPC: 1.16 (Simulation time: 00 hr 10 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv496_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 82479362 heartbeat IPC: 1.178 cumulative IPC: 1.162 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86118959 cumulative IPC: 1.161 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86118959 cumulative IPC: 1.161 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv496_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.161 instructions: 100000002 cycles: 86118959
CPU 0 Branch Prediction Accuracy: 91.53% MPKI: 14.95 Average ROB Occupancy at Mispredict: 27.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2848
BRANCH_INDIRECT: 0.4198
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.7172
BRANCH_INDIRECT_CALL: 0.519
BRANCH_RETURN: 0.463


====Backend Stall Breakdown====
ROB_STALL: 160581
LQ_STALL: 0
SQ_STALL: 557596


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.58772
REPLAY_LOAD: 69.947365
NON_REPLAY_LOAD: 12.478994

== Total ==
ADDR_TRANS: 13747
REPLAY_LOAD: 9303
NON_REPLAY_LOAD: 137531

== Counts ==
ADDR_TRANS: 114
REPLAY_LOAD: 133
NON_REPLAY_LOAD: 11021

cpu0->cpu0_STLB TOTAL        ACCESS:    1766199 HIT:    1761438 MISS:       4761 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1766199 HIT:    1761438 MISS:       4761 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 198.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7702901 HIT:    6598321 MISS:    1104580 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6248172 HIT:    5306791 MISS:     941381 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     534927 HIT:     398661 MISS:     136266 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     910876 HIT:     891820 MISS:      19056 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8926 HIT:       1049 MISS:       7877 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14457203 HIT:    8089327 MISS:    6367876 MSHR_MERGE:    1526421
cpu0->cpu0_L1I LOAD         ACCESS:   14457203 HIT:    8089327 MISS:    6367876 MSHR_MERGE:    1526421
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29908736 HIT:   26583771 MISS:    3324965 MSHR_MERGE:    1374327
cpu0->cpu0_L1D LOAD         ACCESS:   16875923 HIT:   15132253 MISS:    1743670 MSHR_MERGE:     336924
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13022884 HIT:   11450527 MISS:    1572357 MSHR_MERGE:    1037391
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9929 HIT:        991 MISS:       8938 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12087181 HIT:   10359990 MISS:    1727191 MSHR_MERGE:     867350
cpu0->cpu0_ITLB LOAD         ACCESS:   12087181 HIT:   10359990 MISS:    1727191 MSHR_MERGE:     867350
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.091 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28297236 HIT:   27091877 MISS:    1205359 MSHR_MERGE:     299002
cpu0->cpu0_DTLB LOAD         ACCESS:   28297236 HIT:   27091877 MISS:    1205359 MSHR_MERGE:     299002
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.962 cycles
cpu0->LLC TOTAL        ACCESS:    1298617 HIT:    1231721 MISS:      66896 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     941380 HIT:     916150 MISS:      25230 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     136266 HIT:      98900 MISS:      37366 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     213094 HIT:     212750 MISS:        344 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7877 HIT:       3921 MISS:       3956 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3500
  ROW_BUFFER_MISS:      63044
  AVG DBUS CONGESTED CYCLE: 3.589
Channel 0 WQ ROW_BUFFER_HIT:       1501
  ROW_BUFFER_MISS:      31477
  FULL:          0
Channel 0 REFRESHES ISSUED:       7176

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533818       403242        84747         4832
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          220          326          183
  STLB miss resolved @ L2C                0          198          285          538          143
  STLB miss resolved @ LLC                0          135          387         2132          843
  STLB miss resolved @ MEM                0            3          246         1913         2173

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             159094        53442      1122134       139663          527
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          170          117           37
  STLB miss resolved @ L2C                0          119          158           36            2
  STLB miss resolved @ LLC                0           68          227          462           72
  STLB miss resolved @ MEM                0            0           82          251           94
[2025-09-17 03:33:45] END   suite=qualcomm_srv trace=srv496_ap (rc=0)
