{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726988620773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726988620774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 02:03:40 2024 " "Processing started: Sun Sep 22 02:03:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726988620774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988620774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD1602_controller -c lcd1602_text " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD1602_controller -c lcd1602_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988620774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726988621277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726988621277 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lcd1602_text.v " "Can't analyze file -- file lcd1602_text.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726988631340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602_controller.v(425) " "Verilog HDL information at lcd1602_controller.v(425): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 425 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726988631397 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602_controller.v(453) " "Verilog HDL information at lcd1602_controller.v(453): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 453 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726988631397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd1602_controller.v 1 1 " "Using design file lcd1602_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_controller " "Found entity 1: LCD1602_controller" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988631398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726988631398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD1602_controller " "Elaborating entity \"LCD1602_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726988631401 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10478 0 5119 lcd1602_controller.v(396) " "Verilog HDL warning at lcd1602_controller.v(396): number of words (10478) in memory file does not match the number of elements in the address range \[0:5119\]" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 396 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd1602_controller.v(409) " "Verilog HDL assignment warning at lcd1602_controller.v(409): truncated value with size 32 to match size of target (20)" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd1602_controller.v(510) " "Verilog HDL assignment warning at lcd1602_controller.v(510): truncated value with size 32 to match size of target (3)" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602_controller.v(520) " "Verilog HDL assignment warning at lcd1602_controller.v(520): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602_controller.v(537) " "Verilog HDL assignment warning at lcd1602_controller.v(537): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602_controller.v(547) " "Verilog HDL assignment warning at lcd1602_controller.v(547): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602_controller.v(557) " "Verilog HDL assignment warning at lcd1602_controller.v(557): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_memory.data_a 0 lcd1602_controller.v(378) " "Net \"data_memory.data_a\" at lcd1602_controller.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726988631420 "|LCD1602_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_memory.waddr_a 0 lcd1602_controller.v(378) " "Net \"data_memory.waddr_a\" at lcd1602_controller.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726988631421 "|LCD1602_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.data_a 0 lcd1602_controller.v(379) " "Net \"config_memory.data_a\" at lcd1602_controller.v(379) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 379 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726988631421 "|LCD1602_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.waddr_a 0 lcd1602_controller.v(379) " "Net \"config_memory.waddr_a\" at lcd1602_controller.v(379) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 379 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726988631421 "|LCD1602_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_memory.we_a 0 lcd1602_controller.v(378) " "Net \"data_memory.we_a\" at lcd1602_controller.v(378) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 378 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726988631421 "|LCD1602_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.we_a 0 lcd1602_controller.v(379) " "Net \"config_memory.we_a\" at lcd1602_controller.v(379) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 379 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726988631421 "|LCD1602_controller"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "config_memory " "RAM logic \"config_memory\" is uninferred due to inappropriate RAM size" {  } { { "lcd1602_controller.v" "config_memory" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 379 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726988631710 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory " "RAM logic \"data_memory\" is uninferred due to asynchronous read logic" {  } { { "lcd1602_controller.v" "data_memory" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 378 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726988631710 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726988631710 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 5120 C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/db/lcd1602_text.ram0_LCD1602_controller_55017164.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (5120) in the Memory Initialization File \"C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/db/lcd1602_text.ram0_LCD1602_controller_55017164.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726988631756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "lcd1602_controller.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/lcd1602_controller.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726988636877 "|LCD1602_controller|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726988636877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726988637016 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726988653919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/output_files/lcd1602_text.map.smsg " "Generated suppressed messages file C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/output_files/lcd1602_text.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988653986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726988654191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726988654191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2194 " "Implemented 2194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726988654335 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726988654335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2168 " "Implemented 2168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726988654335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726988654335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726988654368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 02:04:14 2024 " "Processing ended: Sun Sep 22 02:04:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726988654368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726988654368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726988654368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988654368 ""}
