Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_cemm_global && cd ../sw/tests/test_cemm_global && mkdir -p build
cp ./build/bin/test_cemm_global ../sw/tests/test_cemm_global/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_cemm_global/build/verif ../sw/tests/test_cemm_global/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_cemm_global/build/verif.s19 > ../sw/tests/test_cemm_global/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_cemm_global/build/verif.txt ../sw/tests/test_cemm_global/build/stim_instr.txt ../sw/tests/test_cemm_global/build/stim_data.txt	
cd ../sw/tests/test_cemm_global													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_cemm_global/build/verif > ../sw/tests/test_cemm_global/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_cemm_global/build/verif > ../sw/tests/test_cemm_global/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_cemm_global/build/verif.objdump > ../sw/tests/test_cemm_global/build/verif.itb
cd /scratch2/visachi/magia_profiling/cemm/MAGIA 												&& \
make run test=test_cemm_global gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/cemm/MAGIA'
cd sw/tests/test_cemm_global;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=build/verif.itb" 
# Start time: 10:39:24 on Oct 29,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.axi_to_obi(fast__1)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__2)
# Loading work.stream_mux(fast__2)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__12)
# Loading work.stream_to_mem(fast__2)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__13)
# Loading work.mem_to_banks_detailed(fast__2)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__14)
# Loading work.stream_fifo(fast__11)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_to_detailed_mem_user(fast__3)
# Loading work.stream_mux(fast__3)
# Loading work.stream_fifo(fast__12)
# Loading work.fifo_v3(fast__16)
# Loading work.stream_to_mem(fast__3)
# Loading work.stream_fifo(fast__13)
# Loading work.fifo_v3(fast__17)
# Loading work.mem_to_banks_detailed(fast__3)
# Loading work.stream_fifo(fast__14)
# Loading work.fifo_v3(fast__18)
# Loading work.obi_mux(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__2)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__7)
# Loading work.redmule_mux(fast)
# Loading work.hci_core_r_valid_filter(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__9)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__7)
# Loading work.hwpe_stream_fifo(fast__8)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_x_pad_scm(fast)
# Loading work.redmule_x_buffer_scm(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_w_buffer_scm(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_z_buffer_scm(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_memory_scheduler(fast)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__3)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__19)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.delta_counter(fast__1)
# Loading work.obi_mux(fast__2)
# Loading work.fifo_v3(fast__20)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_router_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_core_assign(fast__4)
# Loading work.hci_router(fast__1)
# Loading work.hci_core_intf(fast__16)
# Loading work.hci_core_assign(fast__5)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_core_assign(fast__6)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_core_intf(fast__20)
# Loading work.hci_core_assign(fast__7)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.stream_fifo(fast__15)
# Loading work.fifo_v3(fast__21)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.stream_fifo(fast__16)
# Loading work.fifo_v3(fast__22)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.stream_fifo(fast__17)
# Loading work.fifo_v3(fast__23)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__24)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__18)
# Loading work.fifo_v3(fast__25)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.stream_fifo(fast__19)
# Loading work.fifo_v3(fast__26)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.stream_fifo(fast__20)
# Loading work.fifo_v3(fast__27)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__4)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.fifo_v3(fast__29)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__30)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__5)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__6)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__7)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__8)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__9)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__10)
# Loading work.axi_demux_simple(fast__2)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__2)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__31)
# Loading work.fifo_v3(fast__32)
# Loading work.fifo_v3(fast__33)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__3)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fifo_v3(fast__34)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__12)
# Loading work.rr_arb_tree(fast__9)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__14)
# Loading work.floo_nw_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__15)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__16)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.floo_router(fast__2)
# Loading work.stream_fifo_optimal_wrap(fast__9)
# Loading work.spill_register_flushable(fast__17)
# Loading work.floo_route_select(fast__2)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.floo_vc_arbiter(fast__2)
# Loading work.floo_nw_chimney(fast)
# Loading work.spill_register(fast__14)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__15)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__35)
# Loading work.lzc(fast__6)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__36)
# Loading work.axi_rw_split(fast)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__21)
# Loading work.fifo_v3(fast__37)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__22)
# Loading work.fifo_v3(fast__38)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__11)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__14)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.fractal_sync_2x2_core(fast__2)
# Loading work.fractal_sync_pipeline(fast__4)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_rx(fast__4)
# Loading work.fractal_sync_fifo(fast__6)
# Loading work.fractal_sync_arbiter(fast__8)
# Loading work.fractal_sync_arbiter_fa(fast__8)
# Loading work.fractal_sync_tx(fast__2)
# Loading work.fractal_sync_fifo(fast__7)
# Loading work.fractal_sync_arbiter(fast__9)
# Loading work.fractal_sync_arbiter_fa(fast__9)
# Loading work.fractal_sync_cc(fast__6)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_1d_local_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__4)
# Loading work.fractal_sync_mp_rf_br(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.fractal_sync_cc(fast__7)
# Loading work.fractal_sync_pipeline(fast__5)
# Loading work.fractal_sync_2d(fast__2)
# Loading work.fractal_sync_rx(fast__5)
# Loading work.fractal_sync_fifo(fast__8)
# Loading work.fractal_sync_arbiter(fast__10)
# Loading work.fractal_sync_arbiter_fa(fast__10)
# Loading work.fractal_sync_arbiter(fast__11)
# Loading work.fractal_sync_arbiter_fa(fast__11)
# Loading work.fractal_sync_cc(fast__8)
# Loading work.fractal_sync_2d_rf(fast__2)
# Loading work.fractal_sync_2d_local_rf(fast__2)
# Loading work.fractal_sync_2d_remote_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_mp_rf_br(fast__3)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.lzc(fast__11)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__39)
# Loading work.fifo_v3(fast__40)
# Loading work.fifo_v3(fast__41)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__5)
# Loading work.axi_demux(fast__1)
# Loading work.spill_register(fast__16)
# Loading work.spill_register_flushable(fast__20)
# Loading work.spill_register(fast__17)
# Loading work.spill_register_flushable(fast__21)
# Loading work.spill_register(fast__18)
# Loading work.spill_register_flushable(fast__22)
# Loading work.spill_register(fast__19)
# Loading work.spill_register_flushable(fast__23)
# Loading work.spill_register(fast__20)
# Loading work.spill_register_flushable(fast__24)
# Loading work.spill_register(fast__21)
# Loading work.spill_register_flushable(fast__25)
# Loading work.axi_demux_simple(fast__3)
# Loading work.axi_demux_id_counters(fast__3)
# Loading work.delta_counter(fast__6)
# Loading work.counter(fast__4)
# Loading work.rr_arb_tree(fast__20)
# Loading work.onehot_to_bin(fast__2)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.axi_err_slv(fast__2)
# Loading work.axi_atop_filter(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.fifo_v3(fast__42)
# Loading work.fifo_v3(fast__43)
# Loading work.fifo_v3(fast__44)
# Loading work.axi_err_slv(fast__3)
# Loading work.axi_atop_filter(fast__3)
# Loading work.stream_register(fast__4)
# Loading work.fifo_v3(fast__45)
# Loading work.spill_register(fast__22)
# Loading work.spill_register_flushable(fast__26)
# Loading work.spill_register(fast__23)
# Loading work.spill_register_flushable(fast__27)
# Loading work.floo_rob_wrapper(fast__4)
# Loading work.axi_demux_id_counters(fast__4)
# Loading work.delta_counter(fast__7)
# Loading work.floo_rob_wrapper(fast__5)
# Loading work.axi_demux_id_counters(fast__5)
# Loading work.floo_rob_wrapper(fast__6)
# Loading work.floo_rob_wrapper(fast__7)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__6)
# Loading work.rr_arb_tree(fast__21)
# Loading work.floo_wormhole_arbiter(fast__7)
# Loading work.rr_arb_tree(fast__22)
# Loading work.floo_wormhole_arbiter(fast__8)
# Loading work.floo_meta_buffer(fast__2)
# Loading work.fifo_v3(fast__46)
# Loading work.floo_meta_buffer(fast__3)
# Loading work.fifo_v3(fast__47)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__5)
# Loading work.hci_core_intf(fast__2)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.hci_core_intf(fast__4)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__15)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# Loading work.hci_core_intf(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3009 instructions.
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 3000ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3535ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3615ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3835ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4020ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4275ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4460ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4680ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6395ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7560ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7780ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8000ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8220ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8440ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8660ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8880ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 3565ns (713 clock cycles) and accumulated latency 3565ns (713 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2400ns (480 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 2180ns (436 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 1960ns (392 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 1740ns (348 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1520ns (304 clock cycles) and accumulated latency 1520ns (304 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9965ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 9970ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10060ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 10090ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 10095ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10105ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10150ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10195ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10240ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10285ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10330ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 10445ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11695ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11775ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12110ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12365ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12480ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12700ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12920ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14550ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15020ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15150ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15290ns: start-end pair with latency 3510ns (702 clock cycles) and accumulated latency 3510ns (702 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15300ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 3520ns (704 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15840ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15850ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16020ns: start-end pair with latency 4090ns (818 clock cycles) and accumulated latency 4090ns (818 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16025ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16025ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16025ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16025ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16025ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16025ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16035ns: start-end pair with latency 4105ns (821 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16035ns: start-end pair with latency 4105ns (821 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16035ns: start-end pair with latency 4105ns (821 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16035ns: start-end pair with latency 4105ns (821 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16035ns: start-end pair with latency 4105ns (821 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16035ns: start-end pair with latency 4105ns (821 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16075ns: start-end pair with latency 4145ns (829 clock cycles) and accumulated latency 4145ns (829 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16640ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16660ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16720ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16760ns: start-end pair with latency 1735ns (347 clock cycles) and accumulated latency 4585ns (917 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16840ns: start-end pair with latency 4725ns (945 clock cycles) and accumulated latency 4725ns (945 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16845ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16845ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16845ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16845ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16845ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16850ns: start-end pair with latency 4735ns (947 clock cycles) and accumulated latency 4735ns (947 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16860ns: start-end pair with latency 4745ns (949 clock cycles) and accumulated latency 4745ns (949 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16860ns: start-end pair with latency 4745ns (949 clock cycles) and accumulated latency 4745ns (949 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16860ns: start-end pair with latency 4745ns (949 clock cycles) and accumulated latency 4745ns (949 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16860ns: start-end pair with latency 4745ns (949 clock cycles) and accumulated latency 4745ns (949 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16860ns: start-end pair with latency 4745ns (949 clock cycles) and accumulated latency 4745ns (949 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16865ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 4750ns (950 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16870ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 4565ns (913 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16895ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 4590ns (918 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16895ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 4590ns (918 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16895ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 4590ns (918 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16895ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 4590ns (918 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16895ns: start-end pair with latency 1740ns (348 clock cycles) and accumulated latency 4590ns (918 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16900ns: start-end pair with latency 1745ns (349 clock cycles) and accumulated latency 4595ns (919 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17100ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17195ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17230ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17230ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17230ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17230ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17240ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17245ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17580ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17580ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17600ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17615ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17620ns: start-end pair with latency 5250ns (1050 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17625ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17630ns: start-end pair with latency 5260ns (1052 clock cycles) and accumulated latency 5260ns (1052 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17655ns: start-end pair with latency 5285ns (1057 clock cycles) and accumulated latency 5285ns (1057 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17690ns: start-end pair with latency 5320ns (1064 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17690ns: start-end pair with latency 5320ns (1064 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17690ns: start-end pair with latency 5320ns (1064 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17690ns: start-end pair with latency 5320ns (1064 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17785ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17785ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17785ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17785ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18400ns: start-end pair with latency 2545ns (509 clock cycles) and accumulated latency 6065ns (1213 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18410ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 6075ns (1215 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18410ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18435ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18450ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18450ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18490ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18505ns: start-end pair with latency 6020ns (1204 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18510ns: start-end pair with latency 6025ns (1205 clock cycles) and accumulated latency 6025ns (1205 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18515ns: start-end pair with latency 6030ns (1206 clock cycles) and accumulated latency 6030ns (1206 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18525ns: start-end pair with latency 6040ns (1208 clock cycles) and accumulated latency 6040ns (1208 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18555ns: start-end pair with latency 6070ns (1214 clock cycles) and accumulated latency 6070ns (1214 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18555ns: start-end pair with latency 6070ns (1214 clock cycles) and accumulated latency 6070ns (1214 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18555ns: start-end pair with latency 6070ns (1214 clock cycles) and accumulated latency 6070ns (1214 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18555ns: start-end pair with latency 6070ns (1214 clock cycles) and accumulated latency 6070ns (1214 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18580ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 6070ns (1214 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18600ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 6090ns (1218 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18625ns: start-end pair with latency 2595ns (519 clock cycles) and accumulated latency 6115ns (1223 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18625ns: start-end pair with latency 2595ns (519 clock cycles) and accumulated latency 6115ns (1223 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18625ns: start-end pair with latency 2595ns (519 clock cycles) and accumulated latency 6115ns (1223 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18640ns: start-end pair with latency 2610ns (522 clock cycles) and accumulated latency 6130ns (1226 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18675ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18675ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18675ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18795ns: start-end pair with latency 1690ns (338 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18805ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18815ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18950ns: start-end pair with latency 1700ns (340 clock cycles) and accumulated latency 6290ns (1258 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18975ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 6340ns (1268 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18990ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19010ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 6365ns (1273 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19025ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19035ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19035ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19040ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19050ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19060ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19085ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 6440ns (1288 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19085ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 6440ns (1288 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19085ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 6440ns (1288 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19210ns: start-end pair with latency 6505ns (1301 clock cycles) and accumulated latency 6505ns (1301 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19210ns: start-end pair with latency 6505ns (1301 clock cycles) and accumulated latency 6505ns (1301 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19215ns: start-end pair with latency 6510ns (1302 clock cycles) and accumulated latency 6510ns (1302 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19245ns: start-end pair with latency 6540ns (1308 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19255ns: start-end pair with latency 6550ns (1310 clock cycles) and accumulated latency 6550ns (1310 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19265ns: start-end pair with latency 6560ns (1312 clock cycles) and accumulated latency 6560ns (1312 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19290ns: start-end pair with latency 6585ns (1317 clock cycles) and accumulated latency 6585ns (1317 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19350ns: start-end pair with latency 6645ns (1329 clock cycles) and accumulated latency 6645ns (1329 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19365ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19380ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19420ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19450ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19460ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19465ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19510ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19550ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19555ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19580ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19595ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19655ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19670ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19690ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19735ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19750ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20015ns: start-end pair with latency 3370ns (674 clock cycles) and accumulated latency 7460ns (1492 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20115ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7555ns (1511 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20125ns: start-end pair with latency 7200ns (1440 clock cycles) and accumulated latency 7200ns (1440 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20145ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20150ns: start-end pair with latency 7225ns (1445 clock cycles) and accumulated latency 7225ns (1445 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20165ns: start-end pair with latency 3440ns (688 clock cycles) and accumulated latency 7585ns (1517 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20165ns: start-end pair with latency 7240ns (1448 clock cycles) and accumulated latency 7240ns (1448 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20220ns: start-end pair with latency 3370ns (674 clock cycles) and accumulated latency 7475ns (1495 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20220ns: start-end pair with latency 7295ns (1459 clock cycles) and accumulated latency 7295ns (1459 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20225ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20230ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20235ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 7490ns (1498 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20255ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20255ns: start-end pair with latency 7330ns (1466 clock cycles) and accumulated latency 7330ns (1466 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20275ns: start-end pair with latency 7350ns (1470 clock cycles) and accumulated latency 7350ns (1470 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20280ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20280ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20290ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 7365ns (1473 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20295ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20295ns: start-end pair with latency 3445ns (689 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20305ns: start-end pair with latency 7380ns (1476 clock cycles) and accumulated latency 7380ns (1476 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20320ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 7575ns (1515 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20385ns: start-end pair with latency 3535ns (707 clock cycles) and accumulated latency 7640ns (1528 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20400ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20515ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20610ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20690ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20700ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20705ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20785ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20810ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20875ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21160ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21180ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21225ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21285ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21310ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21340ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21355ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21355ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21425ns: start-end pair with latency 2605ns (521 clock cycles) and accumulated latency 8670ns (1734 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21430ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 8695ns (1739 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21535ns: start-end pair with latency 2505ns (501 clock cycles) and accumulated latency 8595ns (1719 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21635ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 8785ns (1757 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21640ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 8715ns (1743 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21640ns: start-end pair with latency 4055ns (811 clock cycles) and accumulated latency 8800ns (1760 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21665ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 8740ns (1748 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21665ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 8740ns (1748 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21695ns: start-end pair with latency 2630ns (526 clock cycles) and accumulated latency 8760ns (1752 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21750ns: start-end pair with latency 4145ns (829 clock cycles) and accumulated latency 8895ns (1779 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21760ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 8830ns (1766 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21770ns: start-end pair with latency 4150ns (830 clock cycles) and accumulated latency 8875ns (1775 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21910ns: start-end pair with latency 4120ns (824 clock cycles) and accumulated latency 8865ns (1773 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22010ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22065ns: start-end pair with latency 4275ns (855 clock cycles) and accumulated latency 9020ns (1804 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22070ns: start-end pair with latency 4280ns (856 clock cycles) and accumulated latency 9025ns (1805 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22110ns: start-end pair with latency 4320ns (864 clock cycles) and accumulated latency 9065ns (1813 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22130ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22145ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22200ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22245ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22245ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22255ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22255ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22280ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22300ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22310ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22355ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22410ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22595ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22600ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22610ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23185ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 10015ns (2003 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23240ns: start-end pair with latency 4825ns (965 clock cycles) and accumulated latency 10080ns (2016 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23275ns: start-end pair with latency 4835ns (967 clock cycles) and accumulated latency 10085ns (2017 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23305ns: start-end pair with latency 4850ns (970 clock cycles) and accumulated latency 10110ns (2022 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23365ns: start-end pair with latency 4870ns (974 clock cycles) and accumulated latency 10190ns (2038 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23500ns: start-end pair with latency 4820ns (964 clock cycles) and accumulated latency 10140ns (2028 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23510ns: start-end pair with latency 4830ns (966 clock cycles) and accumulated latency 10150ns (2030 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23665ns: start-end pair with latency 4985ns (997 clock cycles) and accumulated latency 10305ns (2061 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23700ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 10640ns (2128 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23740ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23775ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 10715ns (2143 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23795ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23830ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23855ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 10730ns (2146 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23875ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23895ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 10675ns (2135 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23900ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23930ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23950ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 10710ns (2142 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23955ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 10715ns (2143 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24065ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24070ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24075ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 10835ns (2167 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24220ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24365ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24460ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24550ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24560ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24615ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24620ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24755ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24760ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24780ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 11420ns (2284 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24815ns: start-end pair with latency 5445ns (1089 clock cycles) and accumulated latency 11465ns (2293 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24840ns: start-end pair with latency 5415ns (1083 clock cycles) and accumulated latency 11485ns (2297 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24885ns: start-end pair with latency 5415ns (1083 clock cycles) and accumulated latency 11455ns (2291 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24945ns: start-end pair with latency 5490ns (1098 clock cycles) and accumulated latency 11520ns (2304 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25000ns: start-end pair with latency 5440ns (1088 clock cycles) and accumulated latency 11510ns (2302 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25210ns: start-end pair with latency 5455ns (1091 clock cycles) and accumulated latency 11525ns (2305 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25225ns: start-end pair with latency 5485ns (1097 clock cycles) and accumulated latency 11555ns (2311 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25405ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25445ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25475ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25560ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25565ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25650ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25835ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25850ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25965ns: start-end pair with latency 3830ns (766 clock cycles) and accumulated latency 12615ns (2523 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26030ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 12625ns (2525 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26145ns: start-end pair with latency 3830ns (766 clock cycles) and accumulated latency 12725ns (2545 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26150ns: start-end pair with latency 3845ns (769 clock cycles) and accumulated latency 12720ns (2544 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26235ns: start-end pair with latency 6085ns (1217 clock cycles) and accumulated latency 12590ns (2518 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26255ns: start-end pair with latency 3840ns (768 clock cycles) and accumulated latency 12705ns (2541 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26275ns: start-end pair with latency 6040ns (1208 clock cycles) and accumulated latency 12580ns (2516 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26310ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 12655ns (2531 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26325ns: start-end pair with latency 6065ns (1213 clock cycles) and accumulated latency 12615ns (2523 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26335ns: start-end pair with latency 6105ns (1221 clock cycles) and accumulated latency 12615ns (2523 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26360ns: start-end pair with latency 6075ns (1215 clock cycles) and accumulated latency 12635ns (2527 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26400ns: start-end pair with latency 6115ns (1223 clock cycles) and accumulated latency 12700ns (2540 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26435ns: start-end pair with latency 3835ns (767 clock cycles) and accumulated latency 12855ns (2571 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26450ns: start-end pair with latency 3845ns (769 clock cycles) and accumulated latency 12870ns (2574 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26460ns: start-end pair with latency 6055ns (1211 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26495ns: start-end pair with latency 3880ns (776 clock cycles) and accumulated latency 12945ns (2589 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26720ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26770ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 26885ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26935ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26985ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27010ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27010ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27015ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27015ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27060ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27115ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27155ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27170ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27180ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27185ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27240ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27900ns: start-end pair with latency 6735ns (1347 clock cycles) and accumulated latency 13935ns (2787 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27905ns: start-end pair with latency 6720ns (1344 clock cycles) and accumulated latency 13945ns (2789 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27970ns: start-end pair with latency 6740ns (1348 clock cycles) and accumulated latency 13980ns (2796 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28075ns: start-end pair with latency 6760ns (1352 clock cycles) and accumulated latency 14055ns (2811 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28075ns: start-end pair with latency 6785ns (1357 clock cycles) and accumulated latency 14115ns (2823 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28105ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 14125ns (2825 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28145ns: start-end pair with latency 6800ns (1360 clock cycles) and accumulated latency 14150ns (2830 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28145ns: start-end pair with latency 6785ns (1357 clock cycles) and accumulated latency 14150ns (2830 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28260ns: start-end pair with latency 4515ns (903 clock cycles) and accumulated latency 14530ns (2906 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28325ns: start-end pair with latency 4525ns (905 clock cycles) and accumulated latency 14605ns (2921 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28400ns: start-end pair with latency 4520ns (904 clock cycles) and accumulated latency 14630ns (2926 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28415ns: start-end pair with latency 4580ns (916 clock cycles) and accumulated latency 14665ns (2933 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28445ns: start-end pair with latency 4510ns (902 clock cycles) and accumulated latency 14700ns (2940 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28590ns: start-end pair with latency 4515ns (903 clock cycles) and accumulated latency 14665ns (2933 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28625ns: start-end pair with latency 4555ns (911 clock cycles) and accumulated latency 14695ns (2939 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28635ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28675ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28715ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28795ns: start-end pair with latency 4570ns (914 clock cycles) and accumulated latency 14875ns (2975 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28810ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28815ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28865ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28880ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28885ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29070ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29215ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29260ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29315ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29465ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29490ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29495ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29605ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30660ns: start-end pair with latency 5210ns (1042 clock cycles) and accumulated latency 16675ns (3335 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30670ns: start-end pair with latency 5260ns (1052 clock cycles) and accumulated latency 16680ns (3336 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30705ns: start-end pair with latency 5225ns (1045 clock cycles) and accumulated latency 16710ns (3342 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30770ns: start-end pair with latency 5200ns (1040 clock cycles) and accumulated latency 16655ns (3331 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30805ns: start-end pair with latency 5240ns (1048 clock cycles) and accumulated latency 16760ns (3352 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30865ns: start-end pair with latency 5210ns (1042 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31120ns: start-end pair with latency 5280ns (1056 clock cycles) and accumulated latency 16805ns (3361 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31120ns: start-end pair with latency 5265ns (1053 clock cycles) and accumulated latency 16820ns (3364 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31555ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31560ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31595ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31705ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31755ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32010ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32010ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32015ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 32910ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 18560ns (3712 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 32920ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 18510ns (3702 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 32940ns: start-end pair with latency 5925ns (1185 clock cycles) and accumulated latency 18580ns (3716 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 32940ns: start-end pair with latency 5920ns (1184 clock cycles) and accumulated latency 18535ns (3707 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 32955ns: start-end pair with latency 5940ns (1188 clock cycles) and accumulated latency 18555ns (3711 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33010ns: start-end pair with latency 5945ns (1189 clock cycles) and accumulated latency 18580ns (3716 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33045ns: start-end pair with latency 5925ns (1185 clock cycles) and accumulated latency 18625ns (3725 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33115ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 18515ns (3703 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33885ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33890ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33910ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33925ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 33980ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34015ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34090ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34300ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35270ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 20565ns (4113 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35300ns: start-end pair with latency 6620ns (1324 clock cycles) and accumulated latency 20565ns (4113 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35355ns: start-end pair with latency 6635ns (1327 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35445ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 20685ns (4137 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35450ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 20745ns (4149 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35495ns: start-end pair with latency 6625ns (1325 clock cycles) and accumulated latency 20750ns (4150 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35515ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 20780ns (4156 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35555ns: start-end pair with latency 6665ns (1333 clock cycles) and accumulated latency 20815ns (4163 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36320ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36350ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36405ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36495ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36500ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36545ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36565ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37035ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 38710ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41295ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41480ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41555ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41700ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41775ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 41790ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 41920ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 41995ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42010ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42175ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42180ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42215ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42220ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42230ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42235ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42395ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42400ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42435ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42440ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42455ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42615ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42615ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42615ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42620ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42620ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42620ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42620ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42620ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42655ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42655ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42655ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42660ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42660ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42660ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42660ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42660ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42675ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42675ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42675ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42675ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42675ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42825ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42835ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42835ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42840ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42840ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42845ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42845ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42845ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42845ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42875ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42875ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42880ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42880ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42885ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42885ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42885ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42885ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42895ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42895ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42900ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42900ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42900ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42900ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42945ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 1150ns (230 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43065ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43095ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43095ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43105ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43105ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43105ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43105ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43120ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43120ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43120ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43120ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43185ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43265ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43335ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43335ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43345ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43350ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43350ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43350ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43350ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43350ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43385ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43485ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43485ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43485ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43485ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43505ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43510ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 1055ns (211 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43545ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 1090ns (218 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43605ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43725ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43725ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43725ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43725ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43725ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43785ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43790ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 1110ns (222 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43845ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 1165ns (233 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43945ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43950ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43950ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43950ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43950ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 1055ns (211 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43955ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43965ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44125ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 1225ns (245 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44150ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44155ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44185ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44185ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 1060ns (212 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44215ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 1090ns (218 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44215ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44235ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44330ns: start-end pair with latency 1205ns (241 clock cycles) and accumulated latency 1205ns (241 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44375ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 1020ns (204 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44375ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 1020ns (204 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44375ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 1020ns (204 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44380ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44380ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 1040ns (208 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44385ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44390ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 1035ns (207 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 1165ns (233 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44515ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11445ns (2289 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11420ns (2284 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11465ns (2293 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11345ns (2269 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11510ns (2302 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11490ns (2298 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44530ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 11490ns (2298 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44590ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 11640ns (2328 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44710ns: start-end pair with latency 2710ns (542 clock cycles) and accumulated latency 13350ns (2670 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44730ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 13460ns (2692 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44730ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 13445ns (2689 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44730ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 13405ns (2681 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44730ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 13415ns (2683 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44730ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 13565ns (2713 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44730ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 13440ns (2688 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44735ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44760ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44810ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 13525ns (2705 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44865ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 15360ns (3072 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44950ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 15355ns (3071 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44950ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 15435ns (3087 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44950ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 15675ns (3135 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44950ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 15600ns (3120 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44950ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 15585ns (3117 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 44955ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44960ns: start-end pair with latency 2740ns (548 clock cycles) and accumulated latency 15465ns (3093 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44970ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 15365ns (3073 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 44980ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45170ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 17605ns (3521 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45175ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45180ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 3255ns (651 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45185ns: start-end pair with latency 2740ns (548 clock cycles) and accumulated latency 17345ns (3469 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45190ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 17280ns (3456 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45190ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 17450ns (3490 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45190ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 17415ns (3483 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45190ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 17445ns (3489 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45200ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45205ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45230ns: start-end pair with latency 2790ns (558 clock cycles) and accumulated latency 17455ns (3491 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45245ns: start-end pair with latency 2805ns (561 clock cycles) and accumulated latency 17435ns (3487 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45285ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 19330ns (3866 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45305ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 19400ns (3880 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45325ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 19335ns (3867 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45350ns: start-end pair with latency 2685ns (537 clock cycles) and accumulated latency 19365ns (3873 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45390ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 19535ns (3907 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45395ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45400ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 19470ns (3894 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45420ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45425ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45450ns: start-end pair with latency 2790ns (558 clock cycles) and accumulated latency 19610ns (3922 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45475ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 19465ns (3893 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45515ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 21205ns (4241 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45525ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 21155ns (4231 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45530ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 21265ns (4253 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45575ns: start-end pair with latency 2685ns (537 clock cycles) and accumulated latency 21240ns (4248 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45615ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 21310ns (4262 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45615ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45615ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45615ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45620ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45620ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45620ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45620ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45620ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 21260ns (4252 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 2750ns (550 clock cycles) and accumulated latency 21310ns (4262 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45640ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45640ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45640ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45645ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45645ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45645ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45645ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45645ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45650ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45735ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 23185ns (4637 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45735ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 23235ns (4647 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45750ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 23455ns (4691 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45770ns: start-end pair with latency 2660ns (532 clock cycles) and accumulated latency 23405ns (4681 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45830ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23415ns (4683 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45835ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45835ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45840ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45840ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23510ns (4702 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45840ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23295ns (4659 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45840ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45845ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45845ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45845ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45845ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45860ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45860ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45865ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45865ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45870ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45870ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45870ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45870ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45905ns: start-end pair with latency 2805ns (561 clock cycles) and accumulated latency 23555ns (4711 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46055ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46055ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46065ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46065ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46065ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46065ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46080ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46080ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46090ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46090ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46090ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46090ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46095ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46095ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47700ns: start-end pair with latency 6140ns (1228 clock cycles) and accumulated latency 12580ns (2516 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47710ns: start-end pair with latency 6150ns (1230 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47710ns: start-end pair with latency 6150ns (1230 clock cycles) and accumulated latency 12550ns (2510 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47710ns: start-end pair with latency 6150ns (1230 clock cycles) and accumulated latency 12490ns (2498 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47715ns: start-end pair with latency 6155ns (1231 clock cycles) and accumulated latency 12445ns (2489 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47725ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47735ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47735ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47735ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47740ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47745ns: start-end pair with latency 6185ns (1237 clock cycles) and accumulated latency 12550ns (2510 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47755ns: start-end pair with latency 6195ns (1239 clock cycles) and accumulated latency 12635ns (2527 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47765ns: start-end pair with latency 6205ns (1241 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47770ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47780ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 47790ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 47980ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48635ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48635ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48635ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48635ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48635ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48635ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48670ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48695ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48705ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48705ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48705ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48705ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48705ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48705ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48715ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48740ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48750ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48750ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48760ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48760ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48760ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48760ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48760ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48765ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48775ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48785ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48785ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48785ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48785ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48785ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48785ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48795ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48795ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48795ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48795ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48795ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48805ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48805ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48805ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48805ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48820ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48830ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48840ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48840ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48840ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48840ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48840ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48850ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48850ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48850ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48855ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48865ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48875ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48875ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48875ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48875ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48875ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48880ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48885ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48885ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48885ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48885ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48895ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48895ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48900ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48910ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48920ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48920ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48920ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48920ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48930ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48930ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48930ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48935ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48940ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48945ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48945ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48950ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48955ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48960ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48965ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48965ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48965ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48975ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 48975ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48975ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48985ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48990ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 48995ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49000ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49000ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49005ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49010ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49015ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49015ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49015ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49020ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49025ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49025ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49035ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49040ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49045ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49045ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49055ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49055ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49060ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49065ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49065ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49065ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49065ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49070ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49075ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49080ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49085ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49085ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49095ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49095ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49100ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49105ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49105ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49110ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49120ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49135ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49135ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49140ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49145ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49145ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49155ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49165ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49165ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49165ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49165ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49170ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49175ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49180ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49185ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49190ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49195ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49195ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49200ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49200ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49200ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49230ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49230ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49235ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49235ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49235ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49245ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49245ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49245ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49255ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49260ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49265ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 49265ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49265ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49270ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49275ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49275ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49285ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49300ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49300ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49310ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49310ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49330ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49335ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49335ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49340ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49345ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 49345ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49710ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 2020ns (404 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49730ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49730ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49730ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49730ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49755ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2030ns (406 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49770ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 2020ns (404 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49790ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49805ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2055ns (411 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49850ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 2280ns (456 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49850ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2035ns (407 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49850ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49855ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49855ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49860ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2075ns (415 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49870ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49875ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2055ns (411 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49890ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2030ns (406 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49900ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49930ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49930ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 2045ns (409 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49935ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49945ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2060ns (412 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49960ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2050ns (410 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49960ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49995ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 49995ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50005ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2070ns (414 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50010ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50020ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50050ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2060ns (412 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50065ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50065ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2065ns (413 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50080ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50090ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 2090ns (418 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50095ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 2045ns (409 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50095ns: start-end pair with latency 945ns (189 clock cycles) and accumulated latency 1995ns (399 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50095ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50110ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 2355ns (471 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50110ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50120ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50125ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2055ns (411 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50140ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 2235ns (447 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50175ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 2165ns (433 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50180ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50190ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2130ns (426 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50190ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2045ns (409 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50200ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50215ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2150ns (430 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50225ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50245ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50250ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2090ns (418 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50260ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50270ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50305ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2070ns (414 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50310ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2055ns (411 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50320ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50320ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2030ns (406 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50320ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2225ns (445 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50365ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50365ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 2090ns (418 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50375ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 2125ns (425 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50375ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2045ns (409 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 50380ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2050ns (410 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51260ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 15950ns (3190 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51275ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 16005ns (3201 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51275ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 15880ns (3176 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51285ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51300ns: start-end pair with latency 2420ns (484 clock cycles) and accumulated latency 18020ns (3604 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51305ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 18010ns (3602 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51310ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 14010ns (2802 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51320ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51360ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 14015ns (2803 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51360ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 14080ns (2816 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51360ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 15940ns (3188 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51360ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 14210ns (2842 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51360ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 14060ns (2812 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51365ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 19785ns (3957 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51365ns: start-end pair with latency 2540ns (508 clock cycles) and accumulated latency 13885ns (2777 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51370ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 19890ns (3978 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51440ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 22080ns (4416 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51445ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 18240ns (3648 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51450ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 19940ns (3988 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51455ns: start-end pair with latency 2485ns (497 clock cycles) and accumulated latency 21950ns (4390 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51465ns: start-end pair with latency 2605ns (521 clock cycles) and accumulated latency 14070ns (2814 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51480ns: start-end pair with latency 2465ns (493 clock cycles) and accumulated latency 23775ns (4755 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51485ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 25880ns (5176 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51495ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 15995ns (3199 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51510ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 15945ns (3189 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51515ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 18000ns (3600 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51520ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51545ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 19920ns (3984 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51560ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 17810ns (3562 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51560ns: start-end pair with latency 2540ns (508 clock cycles) and accumulated latency 17895ns (3579 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51560ns: start-end pair with latency 2420ns (484 clock cycles) and accumulated latency 21890ns (4378 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51585ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 21775ns (4355 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51585ns: start-end pair with latency 2380ns (476 clock cycles) and accumulated latency 23690ns (4738 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51600ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 19895ns (3979 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51600ns: start-end pair with latency 2605ns (521 clock cycles) and accumulated latency 20210ns (4042 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51600ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 22095ns (4419 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51605ns: start-end pair with latency 2325ns (465 clock cycles) and accumulated latency 25730ns (5146 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51620ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 23725ns (4745 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51630ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 21790ns (4358 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51660ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 18035ns (3607 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51675ns: start-end pair with latency 2605ns (521 clock cycles) and accumulated latency 15955ns (3191 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51690ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 19870ns (3974 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51700ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51705ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 20005ns (4001 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51710ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 23675ns (4735 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51710ns: start-end pair with latency 2505ns (501 clock cycles) and accumulated latency 23765ns (4753 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51725ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51730ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 25660ns (5132 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51735ns: start-end pair with latency 2465ns (493 clock cycles) and accumulated latency 25880ns (5176 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51740ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 21960ns (4392 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51740ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 23740ns (4748 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51745ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51745ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51745ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51745ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51745ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51755ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 21915ns (4383 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51760ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23785ns (4757 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51770ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51770ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51770ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51770ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51770ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51775ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 25950ns (5190 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51780ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23815ns (4763 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51790ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51790ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51790ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51790ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51790ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51805ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51815ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51815ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51815ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51815ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51815ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51835ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6280ns (1256 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51835ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51835ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51835ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51840ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51860ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51860ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51860ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51860ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51860ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51875ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26125ns (5225 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51880ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51880ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51880ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51885ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51900ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 25745ns (5149 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51905ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51905ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51905ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51905ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51910ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51910ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 25865ns (5173 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51925ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51925ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51930ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51935ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51950ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51950ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51950ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51965ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51970ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51975ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51975ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51990ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51995ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 51995ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52000ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52005ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52015ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52020ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52025ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52030ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52030ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52040ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52045ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52050ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52055ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52055ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52070ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52070ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52080ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52090ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52095ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52095ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52095ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52115ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52115ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52120ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52120ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52130ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52135ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52140ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52155ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52160ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52160ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52160ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52160ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52185ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52185ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52185ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52195ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52195ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52195ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52220ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52220ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52220ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52220ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52225ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52235ns: start-end pair with latency 3035ns (607 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52245ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52250ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52260ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52260ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52260ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52285ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52285ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52290ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52295ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 52295ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52315ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52320ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 52320ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54615ns: start-end pair with latency 5905ns (1181 clock cycles) and accumulated latency 18455ns (3691 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54630ns: start-end pair with latency 5920ns (1184 clock cycles) and accumulated latency 18565ns (3713 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54640ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54640ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 18355ns (3671 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54645ns: start-end pair with latency 5935ns (1187 clock cycles) and accumulated latency 18570ns (3714 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54650ns: start-end pair with latency 5940ns (1188 clock cycles) and accumulated latency 18385ns (3677 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54655ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54665ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54665ns: start-end pair with latency 5920ns (1184 clock cycles) and accumulated latency 18410ns (3682 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54670ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54675ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54690ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54700ns: start-end pair with latency 5990ns (1198 clock cycles) and accumulated latency 18570ns (3714 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54725ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54845ns: start-end pair with latency 6075ns (1215 clock cycles) and accumulated latency 18625ns (3725 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54870ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 55060ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55520ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55530ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56485ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56485ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 2995ns (599 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56485ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 3000ns (600 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56525ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56525ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3055ns (611 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3040ns (608 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3055ns (611 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56545ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3130ns (626 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3060ns (612 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3255ns (651 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3130ns (626 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56565ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56585ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56585ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56585ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3090ns (618 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56585ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56585ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3150ns (630 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56585ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3170ns (634 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56605ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56625ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56625ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56625ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3230ns (646 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56625ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56665ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 3410ns (682 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56665ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 3430ns (686 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56665ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56665ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56685ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 3235ns (647 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56705ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 3445ns (689 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56705ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 3525ns (705 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56725ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 3480ns (696 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57995ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 20710ns (4142 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 18410ns (3682 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 20300ns (4060 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 20310ns (4062 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 18445ns (3689 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 20395ns (4079 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 20500ns (4100 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 22420ns (4484 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 18505ns (3701 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58025ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 22440ns (4488 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 24470ns (4894 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 18475ns (3695 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 22415ns (4483 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 20555ns (4111 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 18515ns (3703 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 22390ns (4478 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 24435ns (4887 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26195ns (5239 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 18460ns (3692 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28180ns (5636 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58045ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 20540ns (4108 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58050ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 26300ns (5260 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58050ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 24315ns (4863 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58050ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 22530ns (4506 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58050ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 16535ns (3307 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 22345ns (4469 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28440ns (5688 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26375ns (5275 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 16630ns (3326 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 24520ns (4904 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26345ns (5269 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28425ns (5685 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 16640ns (3328 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26300ns (5260 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 22770ns (4554 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28685ns (5737 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 18440ns (3688 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26250ns (5250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28440ns (5688 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 18510ns (3702 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 22450ns (4490 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 16555ns (3311 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 28520ns (5704 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 16455ns (3291 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 28315ns (5663 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24345ns (4869 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24460ns (4892 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 16630ns (3326 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 20580ns (4116 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24650ns (4930 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26295ns (5259 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58115ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 26355ns (5271 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58115ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 28320ns (5664 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9305ns (1861 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58480ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9280ns (1856 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58505ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61485ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 24315ns (4863 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61485ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 24370ns (4874 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61485ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 24345ns (4869 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61485ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 24415ns (4883 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61485ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61485ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 24530ns (4906 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61505ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 24605ns (4921 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61505ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 24550ns (4910 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61510ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61510ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61510ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61510ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61510ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61510ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61530ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61530ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61720ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62125ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62195ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62205ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63160ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 3940ns (788 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63160ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 3945ns (789 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63160ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 3950ns (790 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63200ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 4010ns (802 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63200ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 4070ns (814 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4040ns (808 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4115ns (823 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4050ns (810 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4080ns (816 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4060ns (812 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4060ns (812 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4055ns (811 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4060ns (812 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4040ns (808 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4090ns (818 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4080ns (816 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63220ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 4075ns (815 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4190ns (838 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4115ns (823 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4220ns (844 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4135ns (827 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4115ns (823 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4110ns (822 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4155ns (831 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4160ns (832 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4100ns (820 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4090ns (818 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4285ns (857 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4100ns (820 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4160ns (832 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4100ns (820 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63240ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4100ns (820 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 4155ns (831 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 4265ns (853 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 4140ns (828 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 4240ns (848 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 4200ns (840 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 4165ns (833 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4375ns (875 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4240ns (848 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4265ns (853 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4230ns (846 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4290ns (858 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4225ns (845 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4135ns (827 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4250ns (850 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4180ns (836 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63280ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63300ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 4270ns (854 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63300ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 4275ns (855 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63300ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 4320ns (864 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63300ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 4250ns (850 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 4540ns (908 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 4560ns (912 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 4555ns (911 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 4555ns (911 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 4385ns (877 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63380ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63380ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 4695ns (939 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63400ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 4670ns (934 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64670ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 23180ns (4636 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 20910ns (4182 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 22800ns (4560 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 22810ns (4562 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 20945ns (4189 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 22895ns (4579 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 23000ns (4600 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 24920ns (4984 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 21005ns (4201 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64700ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 24940ns (4988 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26990ns (5398 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 20995ns (4199 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 24935ns (4987 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23075ns (4615 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 21035ns (4207 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 24910ns (4982 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26955ns (5391 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28715ns (5743 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 20980ns (4196 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 30700ns (6140 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64720ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23060ns (4612 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64725ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 28825ns (5765 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64725ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 26840ns (5368 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64725ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 25055ns (5011 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64725ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 19060ns (3812 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 24905ns (4981 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31000ns (6200 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28935ns (5787 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 19190ns (3838 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 27080ns (5416 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28905ns (5781 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 30985ns (6197 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 19200ns (3840 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28860ns (5772 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 19330ns (3866 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 25330ns (5066 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31245ns (6249 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 21000ns (4200 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 27215ns (5443 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28810ns (5762 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31000ns (6200 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 21070ns (4214 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64760ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 25010ns (5002 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 19155ns (3831 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 19125ns (3825 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 31090ns (6218 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 19025ns (3805 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 30885ns (6177 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26915ns (5383 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 27030ns (5406 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 19200ns (3840 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 23150ns (4630 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 27220ns (5444 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64770ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 28865ns (5773 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64790ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 28945ns (5789 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64790ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 30910ns (6182 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12325ns (2465 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65155ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12305ns (2461 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65180ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68160ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 30275ns (6055 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68160ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 30330ns (6066 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68160ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 30305ns (6061 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68160ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68160ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 30485ns (6097 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68160ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 30490ns (6098 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68180ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 30585ns (6117 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68180ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 30530ns (6106 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68185ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68185ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68185ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68185ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68185ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68185ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68205ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68205ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 68395ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68785ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68855ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 68865ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69820ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 4890ns (978 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69820ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 4895ns (979 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69820ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 4900ns (980 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69860ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 5000ns (1000 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69860ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 5060ns (1012 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5050ns (1010 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5125ns (1025 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5075ns (1015 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5060ns (1012 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5090ns (1018 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5070ns (1014 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5075ns (1015 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5070ns (1014 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5065ns (1013 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5070ns (1014 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5050ns (1010 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5100ns (1020 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5090ns (1018 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69880ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 5085ns (1017 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5220ns (1044 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5145ns (1029 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5145ns (1029 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5140ns (1028 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5190ns (1038 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5130ns (1026 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5120ns (1024 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5315ns (1063 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5130ns (1026 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5190ns (1038 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5130ns (1026 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69900ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5130ns (1026 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69920ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 5205ns (1041 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69920ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 5315ns (1063 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69920ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 5190ns (1038 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69920ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 5290ns (1058 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69920ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69920ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 5215ns (1043 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5445ns (1089 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5310ns (1062 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5300ns (1060 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5360ns (1072 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5295ns (1059 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5205ns (1041 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5330ns (1066 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69940ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5330ns (1066 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69960ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 5360ns (1072 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69960ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 5365ns (1073 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69960ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 5410ns (1082 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 69960ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70000ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 5670ns (1134 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70000ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 5690ns (1138 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70000ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 5685ns (1137 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70000ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 5685ns (1137 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70020ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70040ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 5785ns (1157 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70040ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 5865ns (1173 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 70060ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 5860ns (1172 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71330ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 25650ns (5130 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 23410ns (4682 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 25300ns (5060 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 25310ns (5062 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 23445ns (4689 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 25395ns (5079 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 25500ns (5100 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 27420ns (5484 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 23505ns (4701 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71360ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 27440ns (5488 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 29510ns (5902 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23515ns (4703 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 27455ns (5491 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 25595ns (5119 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23555ns (4711 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 27430ns (5486 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 29475ns (5895 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 31235ns (6247 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 23500ns (4700 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 33220ns (6644 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71380ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 25580ns (5116 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71385ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 31350ns (6270 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71385ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 29365ns (5873 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71385ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 27580ns (5516 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71385ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 21585ns (4317 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 27465ns (5493 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33560ns (6712 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31495ns (6299 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 21750ns (4350 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 29640ns (5928 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31465ns (6293 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33545ns (6709 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 21760ns (4352 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31420ns (6284 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 21890ns (4378 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 27890ns (5578 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33805ns (6761 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 23560ns (4712 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 29775ns (5955 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 31370ns (6274 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33560ns (6712 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 23630ns (4726 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71420ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 27570ns (5514 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 21725ns (4345 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 21695ns (4339 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 33660ns (6732 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 21595ns (4319 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 33455ns (6691 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 29485ns (5897 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 29600ns (5920 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 21770ns (4354 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 25720ns (5144 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 29790ns (5958 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71430ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 31435ns (6287 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71450ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 31535ns (6307 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 71450ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 33500ns (6700 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15355ns (3071 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15350ns (3070 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71815ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15330ns (3066 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71840ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74820ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 36235ns (7247 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74820ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 36290ns (7258 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74820ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 36265ns (7253 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74820ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 36335ns (7267 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74820ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 36445ns (7289 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74820ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 36450ns (7290 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74840ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 36565ns (7313 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 74840ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 36510ns (7302 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74845ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74845ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74845ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74845ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74845ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74845ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74865ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74865ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 75055ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 75460ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 75530ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75540ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76495ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 5840ns (1168 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76495ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 5845ns (1169 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76495ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 5850ns (1170 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76535ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 5990ns (1198 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76535ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 6050ns (1210 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6085ns (1217 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6070ns (1214 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6085ns (1217 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6075ns (1215 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6110ns (1222 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6100ns (1220 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76555ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 6095ns (1219 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6250ns (1250 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6175ns (1235 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6280ns (1256 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6195ns (1239 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6175ns (1235 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6215ns (1243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6150ns (1230 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6345ns (1269 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76575ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76595ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76595ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 6365ns (1273 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76595ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76595ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 6340ns (1268 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76595ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 6300ns (1260 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76595ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 6265ns (1253 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6515ns (1303 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6380ns (1276 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6405ns (1281 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6325ns (1265 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6430ns (1286 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6365ns (1273 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6320ns (1264 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76615ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76635ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 6450ns (1290 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76635ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 6455ns (1291 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76635ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 6500ns (1300 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76635ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 6430ns (1286 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76675ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 6800ns (1360 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76675ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 6820ns (1364 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76675ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 6815ns (1363 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76675ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 6815ns (1363 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76695ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 6685ns (1337 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76715ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 6955ns (1391 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76715ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 7035ns (1407 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76735ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 7050ns (1410 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78005ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 28120ns (5624 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 25910ns (5182 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 27800ns (5560 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 27810ns (5562 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 25945ns (5189 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 27895ns (5579 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 28000ns (5600 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 29920ns (5984 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 26005ns (5201 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78035ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 29940ns (5988 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26035ns (5207 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 29975ns (5995 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28115ns (5623 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26075ns (5215 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 29950ns (5990 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 31995ns (6399 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 33755ns (6751 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26020ns (5204 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 35740ns (7148 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78055ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28100ns (5620 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 33875ns (6775 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 31890ns (6378 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 30105ns (6021 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 24110ns (4822 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 30025ns (6005 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36120ns (7224 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 34055ns (6811 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 24310ns (4862 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 32200ns (6440 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 34025ns (6805 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36105ns (7221 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 24320ns (4864 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33980ns (6796 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 24450ns (4890 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 30450ns (6090 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36365ns (7273 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26120ns (5224 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 32335ns (6467 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33930ns (6786 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36120ns (7224 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26190ns (5238 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78095ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 30130ns (6026 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24295ns (4859 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24265ns (4853 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 36230ns (7246 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24165ns (4833 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 36025ns (7205 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 32055ns (6411 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 32170ns (6434 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 24340ns (4868 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 28290ns (5658 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 32360ns (6472 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78105ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 34005ns (6801 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78125ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 34125ns (6825 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 78125ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 36090ns (7218 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18380ns (3676 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 78490ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18355ns (3671 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 78515ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81495ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 42195ns (8439 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81495ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 42250ns (8450 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81495ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 42225ns (8445 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81495ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 42295ns (8459 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81495ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 42405ns (8481 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81495ns: start-end pair with latency 5960ns (1192 clock cycles) and accumulated latency 42410ns (8482 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81515ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 42545ns (8509 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 81515ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 42490ns (8498 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81520ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81520ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81520ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81520ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81520ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81520ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81540ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 81540ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 81730ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 82120ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 82190ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 82200ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83155ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 6790ns (1358 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83155ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 6795ns (1359 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83155ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 6800ns (1360 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 7040ns (1408 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7070ns (1414 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7145ns (1429 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7095ns (1419 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7080ns (1416 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7110ns (1422 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7090ns (1418 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7095ns (1419 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7090ns (1418 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7085ns (1417 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7090ns (1418 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7070ns (1414 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7120ns (1424 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7110ns (1422 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83215ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 7105ns (1421 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7280ns (1456 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7205ns (1441 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7310ns (1462 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7225ns (1445 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7205ns (1441 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7200ns (1440 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7245ns (1449 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7250ns (1450 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7190ns (1438 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7180ns (1436 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7375ns (1475 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7190ns (1438 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7250ns (1450 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7190ns (1438 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83235ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7190ns (1438 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83255ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 7305ns (1461 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83255ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 7415ns (1483 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83255ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 7290ns (1458 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83255ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83255ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 7350ns (1470 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83255ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 7315ns (1463 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7585ns (1517 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7450ns (1490 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7475ns (1495 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7395ns (1479 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7440ns (1488 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7500ns (1500 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7435ns (1487 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7345ns (1469 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7460ns (1492 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83275ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83295ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 7540ns (1508 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83295ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 7545ns (1509 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83295ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 7590ns (1518 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83295ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 7520ns (1504 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83335ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 7930ns (1586 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83335ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 7950ns (1590 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83335ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 7945ns (1589 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83335ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 7945ns (1589 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83355ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 7835ns (1567 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83375ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 8125ns (1625 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83375ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 8205ns (1641 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 83395ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 8240ns (1648 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84665ns: start-end pair with latency 2470ns (494 clock cycles) and accumulated latency 30590ns (6118 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 28410ns (5682 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 30300ns (6060 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 30310ns (6062 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 28445ns (5689 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 30395ns (6079 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 30500ns (6100 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 32420ns (6484 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 28505ns (5701 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84695ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 32440ns (6488 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 34550ns (6910 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28555ns (5711 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 32495ns (6499 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 30635ns (6127 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28595ns (5719 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 32470ns (6494 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 34515ns (6903 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 36275ns (7255 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28540ns (5708 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 38260ns (7652 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84715ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 30620ns (6124 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84720ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 36400ns (7280 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84720ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 34415ns (6883 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84720ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 32630ns (6526 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84720ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 26635ns (5327 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 32585ns (6517 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 38680ns (7736 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36615ns (7323 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26870ns (5374 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 34760ns (6952 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36585ns (7317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 38665ns (7733 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 26880ns (5376 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36540ns (7308 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 27010ns (5402 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 33010ns (6602 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 38925ns (7785 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28680ns (5736 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 34895ns (6979 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 36490ns (7298 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 38680ns (7736 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 28750ns (5750 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84755ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 32690ns (6538 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26865ns (5373 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26835ns (5367 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 38800ns (7760 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26735ns (5347 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 38595ns (7719 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 34625ns (6925 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 34740ns (6948 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 26910ns (5382 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 30860ns (6172 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 34930ns (6986 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84765ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 36575ns (7315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84785ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 36715ns (7343 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 84785ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 38680ns (7736 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21405ns (4281 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21400ns (4280 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 85150ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21380ns (4276 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 85175ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 85320ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 85325ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88210ns: start-end pair with latency 6015ns (1203 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88210ns: start-end pair with latency 6015ns (1203 clock cycles) and accumulated latency 48265ns (9653 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88210ns: start-end pair with latency 6015ns (1203 clock cycles) and accumulated latency 48240ns (9648 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88210ns: start-end pair with latency 6015ns (1203 clock cycles) and accumulated latency 48310ns (9662 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88210ns: start-end pair with latency 6015ns (1203 clock cycles) and accumulated latency 48420ns (9684 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88210ns: start-end pair with latency 6015ns (1203 clock cycles) and accumulated latency 48425ns (9685 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88225ns: start-end pair with latency 6030ns (1206 clock cycles) and accumulated latency 48575ns (9715 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88225ns: start-end pair with latency 6030ns (1206 clock cycles) and accumulated latency 48520ns (9704 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88235ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88235ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88235ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88235ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88235ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88235ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88250ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 88250ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 88380ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 88380ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 88380ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 88380ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 88380ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 88380ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88385ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88385ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88385ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88385ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88385ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88385ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 88395ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 88395ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88400ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 88400ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88650ns: start-end pair with latency 3320ns (664 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 88655ns: start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 88660ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88665ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88695ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 24765ns (4953 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 88700ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 88705ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88710ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24815ns (4963 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88740ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 88745ns: start-end pair with latency 3420ns (684 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 88750ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88755ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88785ns: start-end pair with latency 3455ns (691 clock cycles) and accumulated latency 24820ns (4964 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 88790ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 88795ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88800ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24865ns (4973 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24870ns (4974 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24870ns (4974 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24870ns (4974 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24870ns (4974 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24865ns (4973 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24865ns (4973 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88830ns: start-end pair with latency 3500ns (700 clock cycles) and accumulated latency 24865ns (4973 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 88835ns: start-end pair with latency 3510ns (702 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 88840ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88845ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24945ns (4989 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24945ns (4989 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24945ns (4989 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88910ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 88915ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 88920ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 88925ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25030ns (5006 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25030ns (5006 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25030ns (5006 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25030ns (5006 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 88990ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 25040ns (5008 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 88995ns: start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 89000ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 89005ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 10520ns (2104 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9715ns (1943 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9775ns (1955 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9795ns (1959 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9775ns (1955 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9820ns (1964 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 10040ns (2008 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 91240ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9960ns (1992 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 91245ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 91255ns: start-end pair with latency 81280ns (16256 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 91375ns: start-end pair with latency 87835ns (17567 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 26865ns (5373 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 26835ns (5367 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 26870ns (5374 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 26735ns (5347 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 26880ns (5376 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 27010ns (5402 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 26635ns (5327 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 26910ns (5382 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 10520ns (2104 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 9715ns (1943 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 9775ns (1955 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 9795ns (1959 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 9775ns (1955 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 9820ns (1964 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 10040ns (2008 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 9960ns (1992 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91550ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91550ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91550ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91550ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91550ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91550ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 91555ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 91555ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 91555ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 91555ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 91555ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 91555ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 91560ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 91560ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 91560ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 91560ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 91560ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 91560ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91565ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91565ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91565ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91565ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91565ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91565ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91565ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 91565ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 24525ns (4905 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 91570ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 91570ns: start-end pair with latency 3170ns (634 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 91575ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 91575ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91580ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 91580ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 11650ns (2330 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 10790ns (2158 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 10895ns (2179 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 10895ns (2179 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 92420ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 11175ns (2235 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 92425ns: start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 92435ns: start-end pair with latency 82460ns (16492 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 92580ns: start-end pair with latency 88960ns (17792 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 28410ns (5682 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 28555ns (5711 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 28445ns (5689 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 28595ns (5719 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 28540ns (5708 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 28505ns (5701 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 28680ns (5736 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 28750ns (5750 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 11650ns (2330 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 10800ns (2160 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 10815ns (2163 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 10800ns (2160 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 10790ns (2158 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 10895ns (2179 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 10895ns (2179 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 11175ns (2235 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 24765ns (4953 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 2180ns (436 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2585ns (517 clock cycles) and accumulated latency 10515ns (2103 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9640ns (1928 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2585ns (517 clock cycles) and accumulated latency 9665ns (1933 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2585ns (517 clock cycles) and accumulated latency 9675ns (1935 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2585ns (517 clock cycles) and accumulated latency 9675ns (1935 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2585ns (517 clock cycles) and accumulated latency 9675ns (1935 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2585ns (517 clock cycles) and accumulated latency 9655ns (1931 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94155ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 9760ns (1952 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 94160ns: start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 94170ns: start-end pair with latency 84195ns (16839 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 94270ns: start-end pair with latency 91265ns (18253 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 48210ns (9642 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 48575ns (9715 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 48265ns (9653 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 48240ns (9648 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 48310ns (9662 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 48420ns (9684 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 48425ns (9685 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 48520ns (9704 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 10515ns (2103 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 9640ns (1928 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 9665ns (1933 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 9675ns (1935 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 9675ns (1935 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 9675ns (1935 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 9655ns (1931 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 9760ns (1952 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 24525ns (4905 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 13685ns (2737 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 12865ns (2573 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 12975ns (2595 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 13000ns (2600 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 12760ns (2552 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 12740ns (2548 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 12810ns (2562 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 94320ns: start-end pair with latency 5560ns (1112 clock cycles) and accumulated latency 12750ns (2550 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 94325ns: start-end pair with latency 5570ns (1114 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 94335ns: start-end pair with latency 84360ns (16872 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 3565ns (713 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)] Global maximul performance overheads:
#           	Input communication:          48575ns (9715 clock cycles)
#           	Outpu (result) communication: 13685ns (2737 clock cycles)
#           	Computation:                  25040ns (5008 clock cycles)
#           	Total (CMI+CMO+CMP):          83250ns (16650 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 94495ns: start-end pair with latency 90655ns (18131 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 30300ns (6060 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 30310ns (6062 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 30635ns (6127 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 30395ns (6079 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 30500ns (6100 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 30590ns (6118 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 30620ns (6124 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 30860ns (6172 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 13685ns (2737 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 12865ns (2573 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 12975ns (2595 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 13000ns (2600 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 12760ns (2552 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 12740ns (2548 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 12810ns (2562 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 12750ns (2550 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][TIMESLOT_PERF] Timeslot accumulator sentinel states after 8 iterations:
# 	GLOBAL:
# 		5394 -> 1815 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 15067
# 	ROW:
# 		Row 0 - 5394 -> 1804 -> 1336 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14996
# 		Row 1 - 5300 -> 1804 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 14962
# 		Row 2 - 5257 -> 1804 -> 1341 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14864
# 		Row 3 - 5251 -> 1805 -> 1338 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14856
# 		Row 4 - 5268 -> 1811 -> 1331 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14872
# 		Row 5 - 5296 -> 1815 -> 1334 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14907
# 		Row 6 - 5286 -> 1802 -> 1348 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14898
# 		Row 7 - 5287 -> 1813 -> 1337 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 14918
# 	COL:
# 		Column 0 - 1925 -> 1815 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 11598
# 		Column 1 - 2449 -> 1209 -> 790 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7894
# 		Column 2 - 2921 -> 1253 -> 813 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8433
# 		Column 3 - 3408 -> 1298 -> 822 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8974
# 		Column 4 - 3872 -> 1342 -> 831 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9491
# 		Column 5 - 4345 -> 1386 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10017
# 		Column 6 - 4793 -> 1431 -> 852 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10522
# 		Column 7 - 5317 -> 1476 -> 867 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11106
# 	HNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 1 (0, 1)] - 2436 -> 1804 -> 1336 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 12038
# 		Pair 1 [Tile 2 (0, 2) <-> Tile 3 (0, 3)] - 3405 -> 1298 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8924
# 		Pair 2 [Tile 4 (0, 4) <-> Tile 5 (0, 5)] - 4354 -> 1386 -> 793 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9979
# 		Pair 3 [Tile 6 (0, 6) <-> Tile 7 (0, 7)] - 5340 -> 1475 -> 811 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11072
# 		Pair 4 [Tile 8 (1, 0) <-> Tile 9 (1, 1)] - 2389 -> 1804 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 12051
# 		Pair 5 [Tile 10 (1, 2) <-> Tile 11 (1, 3)] - 3313 -> 1297 -> 822 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8878
# 		Pair 6 [Tile 12 (1, 4) <-> Tile 13 (1, 5)] - 4263 -> 1386 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9935
# 		Pair 7 [Tile 14 (1, 6) <-> Tile 15 (1, 7)] - 5246 -> 1475 -> 866 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11033
# 		Pair 8 [Tile 16 (2, 0) <-> Tile 17 (2, 1)] - 2438 -> 1804 -> 1341 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 12045
# 		Pair 9 [Tile 18 (2, 2) <-> Tile 19 (2, 3)] - 3346 -> 1297 -> 817 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8906
# 		Pair 10 [Tile 20 (2, 4) <-> Tile 21 (2, 5)] - 4292 -> 1386 -> 835 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9959
# 		Pair 11 [Tile 22 (2, 6) <-> Tile 23 (2, 7)] - 5203 -> 1475 -> 867 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10991
# 		Pair 12 [Tile 24 (3, 0) <-> Tile 25 (3, 1)] - 2416 -> 1805 -> 1338 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 12021
# 		Pair 13 [Tile 26 (3, 2) <-> Tile 27 (3, 3)] - 3323 -> 1297 -> 803 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8869
# 		Pair 14 [Tile 28 (3, 4) <-> Tile 29 (3, 5)] - 4262 -> 1386 -> 834 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9928
# 		Pair 15 [Tile 30 (3, 6) <-> Tile 31 (3, 7)] - 5197 -> 1476 -> 867 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10986
# 		Pair 16 [Tile 32 (4, 0) <-> Tile 33 (4, 1)] - 2443 -> 1811 -> 1331 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 12047
# 		Pair 17 [Tile 34 (4, 2) <-> Tile 35 (4, 3)] - 3372 -> 1297 -> 789 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8904
# 		Pair 18 [Tile 36 (4, 4) <-> Tile 37 (4, 5)] - 4270 -> 1386 -> 827 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9929
# 		Pair 19 [Tile 38 (4, 6) <-> Tile 39 (4, 7)] - 5214 -> 1476 -> 860 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10996
# 		Pair 20 [Tile 40 (5, 0) <-> Tile 41 (5, 1)] - 2458 -> 1815 -> 1334 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 12069
# 		Pair 21 [Tile 42 (5, 2) <-> Tile 43 (5, 3)] - 3417 -> 1297 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8935
# 		Pair 22 [Tile 44 (5, 4) <-> Tile 45 (5, 5)] - 4302 -> 1385 -> 827 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9960
# 		Pair 23 [Tile 46 (5, 6) <-> Tile 47 (5, 7)] - 5242 -> 1473 -> 860 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11021
# 		Pair 24 [Tile 48 (6, 0) <-> Tile 49 (6, 1)] - 2438 -> 1802 -> 1348 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 12050
# 		Pair 25 [Tile 50 (6, 2) <-> Tile 51 (6, 3)] - 3406 -> 1297 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8924
# 		Pair 26 [Tile 52 (6, 4) <-> Tile 53 (6, 5)] - 4353 -> 1385 -> 807 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9991
# 		Pair 27 [Tile 54 (6, 6) <-> Tile 55 (6, 7)] - 5232 -> 1473 -> 853 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11004
# 		Pair 28 [Tile 56 (7, 0) <-> Tile 57 (7, 1)] - 2436 -> 1813 -> 1337 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 12067
# 		Pair 29 [Tile 58 (7, 2) <-> Tile 59 (7, 3)] - 3403 -> 1297 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8921
# 		Pair 30 [Tile 60 (7, 4) <-> Tile 61 (7, 5)] - 4353 -> 1385 -> 793 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9977
# 		Pair 31 [Tile 62 (7, 6) <-> Tile 63 (7, 7)] - 5233 -> 1475 -> 855 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11009
# 	VNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 8 (1, 0)] - 1906 -> 1804 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 11568
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 9 (1, 1)] - 2427 -> 1209 -> 790 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7872
# 		Pair 2 [Tile 2 (0, 2) <-> Tile 10 (1, 2)] - 2921 -> 1253 -> 813 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8433
# 		Pair 3 [Tile 3 (0, 3) <-> Tile 11 (1, 3)] - 3396 -> 1298 -> 822 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8962
# 		Pair 4 [Tile 4 (0, 4) <-> Tile 12 (1, 4)] - 3844 -> 1342 -> 831 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9463
# 		Pair 5 [Tile 5 (0, 5) <-> Tile 13 (1, 5)] - 4345 -> 1386 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10017
# 		Pair 6 [Tile 6 (0, 6) <-> Tile 14 (1, 6)] - 4793 -> 1431 -> 852 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10522
# 		Pair 7 [Tile 7 (0, 7) <-> Tile 15 (1, 7)] - 5317 -> 1475 -> 866 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11104
# 		Pair 8 [Tile 16 (2, 0) <-> Tile 24 (3, 0)] - 1889 -> 1805 -> 1341 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 11497
# 		Pair 9 [Tile 17 (2, 1) <-> Tile 25 (3, 1)] - 2429 -> 1209 -> 771 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7855
# 		Pair 10 [Tile 18 (2, 2) <-> Tile 26 (3, 2)] - 2879 -> 1253 -> 801 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8379
# 		Pair 11 [Tile 19 (2, 3) <-> Tile 27 (3, 3)] - 3337 -> 1297 -> 817 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8897
# 		Pair 12 [Tile 20 (2, 4) <-> Tile 28 (3, 4)] - 3794 -> 1341 -> 826 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9407
# 		Pair 13 [Tile 21 (2, 5) <-> Tile 29 (3, 5)] - 4283 -> 1386 -> 835 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9950
# 		Pair 14 [Tile 22 (2, 6) <-> Tile 30 (3, 6)] - 4736 -> 1431 -> 847 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10460
# 		Pair 15 [Tile 23 (2, 7) <-> Tile 31 (3, 7)] - 5180 -> 1476 -> 867 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10969
# 		Pair 16 [Tile 32 (4, 0) <-> Tile 40 (5, 0)] - 1925 -> 1815 -> 1334 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 11536
# 		Pair 17 [Tile 33 (4, 1) <-> Tile 41 (5, 1)] - 2449 -> 1209 -> 757 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7861
# 		Pair 18 [Tile 34 (4, 2) <-> Tile 42 (5, 2)] - 2920 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8385
# 		Pair 19 [Tile 35 (4, 3) <-> Tile 43 (5, 3)] - 3408 -> 1297 -> 789 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8940
# 		Pair 20 [Tile 36 (4, 4) <-> Tile 44 (5, 4)] - 3872 -> 1341 -> 814 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9473
# 		Pair 21 [Tile 37 (4, 5) <-> Tile 45 (5, 5)] - 4293 -> 1386 -> 827 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9952
# 		Pair 22 [Tile 38 (4, 6) <-> Tile 46 (5, 6)] - 4718 -> 1431 -> 847 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10442
# 		Pair 23 [Tile 39 (4, 7) <-> Tile 47 (5, 7)] - 5219 -> 1476 -> 860 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11001
# 		Pair 24 [Tile 48 (6, 0) <-> Tile 56 (7, 0)] - 1921 -> 1813 -> 1348 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 11563
# 		Pair 25 [Tile 49 (6, 1) <-> Tile 57 (7, 1)] - 2429 -> 1209 -> 757 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7841
# 		Pair 26 [Tile 50 (6, 2) <-> Tile 58 (7, 2)] - 2893 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8358
# 		Pair 27 [Tile 51 (6, 3) <-> Tile 59 (7, 3)] - 3397 -> 1297 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8915
# 		Pair 28 [Tile 52 (6, 4) <-> Tile 60 (7, 4)] - 3850 -> 1341 -> 784 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9421
# 		Pair 29 [Tile 53 (6, 5) <-> Tile 61 (7, 5)] - 4344 -> 1385 -> 807 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9982
# 		Pair 30 [Tile 54 (6, 6) <-> Tile 62 (7, 6)] - 4751 -> 1430 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10467
# 		Pair 31 [Tile 55 (6, 7) <-> Tile 63 (7, 7)] - 5210 -> 1475 -> 855 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10986
# 	HRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 7 (0, 7)] - 5394 -> 1804 -> 1336 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14996
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 2 (0, 2)] - 2930 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8395
# 		Pair 2 [Tile 3 (0, 3) <-> Tile 4 (0, 4)] - 3853 -> 1342 -> 784 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9425
# 		Pair 3 [Tile 5 (0, 5) <-> Tile 6 (0, 6)] - 4802 -> 1430 -> 802 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10480
# 		Pair 4 [Tile 8 (1, 0) <-> Tile 15 (1, 7)] - 5300 -> 1804 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 14962
# 		Pair 5 [Tile 9 (1, 1) <-> Tile 10 (1, 2)] - 2851 -> 1253 -> 813 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8363
# 		Pair 6 [Tile 11 (1, 3) <-> Tile 12 (1, 4)] - 3823 -> 1341 -> 831 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9441
# 		Pair 7 [Tile 13 (1, 5) <-> Tile 14 (1, 6)] - 4724 -> 1431 -> 852 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10453
# 		Pair 8 [Tile 16 (2, 0) <-> Tile 23 (2, 7)] - 5257 -> 1804 -> 1341 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14864
# 		Pair 9 [Tile 17 (2, 1) <-> Tile 18 (2, 2)] - 2870 -> 1253 -> 801 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8370
# 		Pair 10 [Tile 19 (2, 3) <-> Tile 20 (2, 4)] - 3803 -> 1341 -> 826 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9416
# 		Pair 11 [Tile 21 (2, 5) <-> Tile 22 (2, 6)] - 4745 -> 1431 -> 847 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10469
# 		Pair 12 [Tile 24 (3, 0) <-> Tile 31 (3, 7)] - 5251 -> 1805 -> 1338 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14856
# 		Pair 13 [Tile 25 (3, 1) <-> Tile 26 (3, 2)] - 2888 -> 1253 -> 780 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8367
# 		Pair 14 [Tile 27 (3, 3) <-> Tile 28 (3, 4)] - 3774 -> 1341 -> 819 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9380
# 		Pair 15 [Tile 29 (3, 5) <-> Tile 30 (3, 6)] - 4738 -> 1431 -> 847 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10462
# 		Pair 16 [Tile 32 (4, 0) <-> Tile 39 (4, 7)] - 5268 -> 1811 -> 1331 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14872
# 		Pair 17 [Tile 33 (4, 1) <-> Tile 34 (4, 2)] - 2890 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8355
# 		Pair 18 [Tile 35 (4, 3) <-> Tile 36 (4, 4)] - 3812 -> 1341 -> 814 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9413
# 		Pair 19 [Tile 37 (4, 5) <-> Tile 38 (4, 6)] - 4727 -> 1431 -> 847 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10451
# 		Pair 20 [Tile 40 (5, 0) <-> Tile 47 (5, 7)] - 5296 -> 1815 -> 1334 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14907
# 		Pair 21 [Tile 41 (5, 1) <-> Tile 42 (5, 2)] - 2929 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8394
# 		Pair 22 [Tile 43 (5, 3) <-> Tile 44 (5, 4)] - 3881 -> 1341 -> 798 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9466
# 		Pair 23 [Tile 45 (5, 5) <-> Tile 46 (5, 6)] - 4720 -> 1429 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10435
# 		Pair 24 [Tile 48 (6, 0) <-> Tile 55 (6, 7)] - 5286 -> 1802 -> 1348 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 14898
# 		Pair 25 [Tile 49 (6, 1) <-> Tile 50 (6, 2)] - 2901 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8366
# 		Pair 26 [Tile 51 (6, 3) <-> Tile 52 (6, 4)] - 3858 -> 1341 -> 784 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9429
# 		Pair 27 [Tile 53 (6, 5) <-> Tile 54 (6, 6)] - 4719 -> 1429 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10434
# 		Pair 28 [Tile 56 (7, 0) <-> Tile 63 (7, 7)] - 5287 -> 1813 -> 1337 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 14918
# 		Pair 29 [Tile 57 (7, 1) <-> Tile 58 (7, 2)] - 2902 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8367
# 		Pair 30 [Tile 59 (7, 3) <-> Tile 60 (7, 4)] - 3859 -> 1341 -> 784 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9430
# 		Pair 31 [Tile 61 (7, 5) <-> Tile 62 (7, 6)] - 4760 -> 1430 -> 809 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10445
# 	VRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 56 (7, 0)] - 1918 -> 1813 -> 1337 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 11549
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 57 (7, 1)] - 2427 -> 1209 -> 757 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7839
# 		Pair 2 [Tile 2 (0, 2) <-> Tile 58 (7, 2)] - 2921 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8386
# 		Pair 3 [Tile 3 (0, 3) <-> Tile 59 (7, 3)] - 3396 -> 1298 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8915
# 		Pair 4 [Tile 4 (0, 4) <-> Tile 60 (7, 4)] - 3850 -> 1342 -> 784 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9422
# 		Pair 5 [Tile 5 (0, 5) <-> Tile 61 (7, 5)] - 4345 -> 1386 -> 793 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9970
# 		Pair 6 [Tile 6 (0, 6) <-> Tile 62 (7, 6)] - 4793 -> 1430 -> 809 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10478
# 		Pair 7 [Tile 7 (0, 7) <-> Tile 63 (7, 7)] - 5317 -> 1475 -> 855 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11093
# 		Pair 8 [Tile 8 (1, 0) <-> Tile 16 (2, 0)] - 1903 -> 1804 -> 1377 -> 1293 -> 1296 -> 1293 -> 1296 -> 1303 -> Total cycles: 11565
# 		Pair 9 [Tile 9 (1, 1) <-> Tile 17 (2, 1)] - 2429 -> 1209 -> 790 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7874
# 		Pair 10 [Tile 10 (1, 2) <-> Tile 18 (2, 2)] - 2861 -> 1253 -> 813 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8373
# 		Pair 11 [Tile 11 (1, 3) <-> Tile 19 (2, 3)] - 3337 -> 1297 -> 822 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8902
# 		Pair 12 [Tile 12 (1, 4) <-> Tile 20 (2, 4)] - 3814 -> 1341 -> 831 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9432
# 		Pair 13 [Tile 13 (1, 5) <-> Tile 21 (2, 5)] - 4283 -> 1386 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9955
# 		Pair 14 [Tile 14 (1, 6) <-> Tile 22 (2, 6)] - 4736 -> 1431 -> 852 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10465
# 		Pair 15 [Tile 15 (1, 7) <-> Tile 23 (2, 7)] - 5223 -> 1475 -> 867 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 11011
# 		Pair 16 [Tile 24 (3, 0) <-> Tile 32 (4, 0)] - 1897 -> 1811 -> 1338 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 11508
# 		Pair 17 [Tile 25 (3, 1) <-> Tile 33 (4, 1)] - 2434 -> 1209 -> 764 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7853
# 		Pair 18 [Tile 26 (3, 2) <-> Tile 34 (4, 2)] - 2881 -> 1253 -> 780 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8360
# 		Pair 19 [Tile 27 (3, 3) <-> Tile 35 (4, 3)] - 3363 -> 1297 -> 803 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8909
# 		Pair 20 [Tile 28 (3, 4) <-> Tile 36 (4, 4)] - 3803 -> 1341 -> 819 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9409
# 		Pair 21 [Tile 29 (3, 5) <-> Tile 37 (4, 5)] - 4261 -> 1386 -> 834 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9927
# 		Pair 22 [Tile 30 (3, 6) <-> Tile 38 (4, 6)] - 4729 -> 1431 -> 847 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10453
# 		Pair 23 [Tile 31 (3, 7) <-> Tile 39 (4, 7)] - 5191 -> 1476 -> 867 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10980
# 		Pair 24 [Tile 40 (5, 0) <-> Tile 48 (6, 0)] - 1925 -> 1815 -> 1348 -> 1289 -> 1292 -> 1289 -> 1292 -> 1300 -> Total cycles: 11550
# 		Pair 25 [Tile 41 (5, 1) <-> Tile 49 (6, 1)] - 2449 -> 1209 -> 757 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 7861
# 		Pair 26 [Tile 42 (5, 2) <-> Tile 50 (6, 2)] - 2920 -> 1253 -> 766 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8385
# 		Pair 27 [Tile 43 (5, 3) <-> Tile 51 (6, 3)] - 3408 -> 1297 -> 775 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 8926
# 		Pair 28 [Tile 44 (5, 4) <-> Tile 52 (6, 4)] - 3872 -> 1341 -> 798 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 9457
# 		Pair 29 [Tile 45 (5, 5) <-> Tile 53 (6, 5)] - 4344 -> 1385 -> 827 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10002
# 		Pair 30 [Tile 46 (5, 6) <-> Tile 54 (6, 6)] - 4711 -> 1429 -> 840 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10426
# 		Pair 31 [Tile 47 (5, 7) <-> Tile 55 (6, 7)] - 5219 -> 1473 -> 860 -> 688 -> 691 -> 688 -> 691 -> 688 -> Total cycles: 10998
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 24815ns (4963 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1960ns (392 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 14430ns (2886 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13765ns (2753 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13795ns (2759 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13775ns (2755 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13875ns (2775 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13945ns (2789 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 95290ns: start-end pair with latency 6485ns (1297 clock cycles) and accumulated latency 13595ns (2719 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 95295ns: start-end pair with latency 6495ns (1299 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 95305ns: start-end pair with latency 85330ns (17066 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 95485ns: start-end pair with latency 91460ns (18292 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 32585ns (6517 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 32495ns (6499 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 32630ns (6526 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 32470ns (6494 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 32420ns (6484 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 33010ns (6602 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 32440ns (6488 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 32690ns (6538 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 14430ns (2886 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 13765ns (2753 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 13795ns (2759 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 13985ns (2797 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 13775ns (2755 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 13875ns (2775 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 13945ns (2789 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 13595ns (2719 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 24820ns (4964 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 1740ns (348 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 15630ns (3126 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 14875ns (2975 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 14820ns (2964 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 14860ns (2972 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 14770ns (2954 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 15260ns (3052 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 15015ns (3003 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 96275ns: start-end pair with latency 7425ns (1485 clock cycles) and accumulated latency 14945ns (2989 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 96280ns: start-end pair with latency 7435ns (1487 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 96290ns: start-end pair with latency 86315ns (17263 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 96495ns: start-end pair with latency 92215ns (18443 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 34550ns (6910 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 34415ns (6883 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 34760ns (6952 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 34515ns (6903 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 34625ns (6925 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 34740ns (6948 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 34895ns (6979 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 34930ns (6986 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 15630ns (3126 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 14875ns (2975 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 14820ns (2964 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 14860ns (2972 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 14770ns (2954 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 15260ns (3052 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 15015ns (3003 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 14945ns (2989 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 24865ns (4973 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 24870ns (4974 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 24870ns (4974 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 24870ns (4974 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 24870ns (4974 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 24865ns (4973 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 24865ns (4973 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 24865ns (4973 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 1520ns (304 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 16555ns (3311 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15790ns (3158 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15855ns (3171 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15860ns (3172 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15560ns (3112 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15690ns (3138 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15665ns (3133 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97245ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 15630ns (3126 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 97250ns: start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 97260ns: start-end pair with latency 87285ns (17457 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15890ns (3178 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15095ns (3019 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15100ns (3020 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15105ns (3021 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15285ns (3057 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15345ns (3069 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15425ns (3085 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 97315ns: start-end pair with latency 8305ns (1661 clock cycles) and accumulated latency 15410ns (3082 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 97320ns: start-end pair with latency 8315ns (1663 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 97330ns: start-end pair with latency 87230ns (17446 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 97475ns: start-end pair with latency 93010ns (18602 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 36400ns (7280 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 36615ns (7323 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 36585ns (7317 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 36275ns (7255 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 36540ns (7308 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 36715ns (7343 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 36490ns (7298 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 36575ns (7315 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 16555ns (3311 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 15790ns (3158 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 15855ns (3171 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 15860ns (3172 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 15560ns (3112 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 15690ns (3138 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 15665ns (3133 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 15630ns (3126 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 24945ns (4989 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 24945ns (4989 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 24945ns (4989 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 97565ns: start-end pair with latency 92880ns (18576 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 38680ns (7736 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 38800ns (7760 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 38665ns (7733 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 38595ns (7719 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 38260ns (7652 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 38925ns (7785 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 38680ns (7736 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 38680ns (7736 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 15890ns (3178 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 15095ns (3019 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 15100ns (3020 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 15105ns (3021 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 15285ns (3057 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 15345ns (3069 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 15425ns (3085 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 15410ns (3082 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 25030ns (5006 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 25030ns (5006 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 25025ns (5005 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 25030ns (5006 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 25030ns (5006 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 25025ns (5005 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 25025ns (5005 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 25040ns (5008 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 1205ns (241 clock cycles)
# [mhartid 56] Number of errors: 0
# [mhartid 40] Number of errors: 0
# [mhartid 16] Number of errors: 0
# [mhartid 48] Number of errors: 0
# [mhartid 24] Number of errors: 0
# [mhartid 8] Number of errors: 0
# [mhartid 32] Number of errors: 0
# [mhartid 0] Number of errors: 0
# [mhartid 41] Number of errors: 0
# [mhartid 17] Number of errors: 1
# [mhartid 9] Number of errors: 0
# [mhartid 33] Number of errors: 0
# [mhartid 49] Number of errors: 0
# [mhartid 57] Number of errors: 0
# [mhartid 25] Number of errors: 0
# [mhartid 1] Number of errors: 0
# [mhartid 18] Number of errors: 0
# [mhartid 58] Number of errors: 0
# [mhartid 10] Number of errors: 0
# [mhartid 42] Number of errors: 0
# [mhartid 34] Number of errors: 0
# [mhartid 26] Number of errors: 0
# [mhartid 50] Number of errors: 0
# [mhartid 2] Number of errors: 0
# [mhartid 19] Number of errors: 0
# [mhartid 51] Number of errors: 0
# [mhartid 59] Number of errors: 0
# [mhartid 43] Number of errors: 0
# [mhartid 11] Number of errors: 0
# [mhartid 27] Number of errors: 0
# [mhartid 35] Number of errors: 0
# [mhartid 3] Number of errors: 0
# [mhartid 44] Number of errors: 0
# [mhartid 12] Number of errors: 0
# [mhartid 28] Number of errors: 0
# [mhartid 52] Number of errors: 0
# [mhartid 36] Number of errors: 0
# [mhartid 60] Number of errors: 0
# [mhartid 20] Number of errors: 0
# [mhartid 4] Number of errors: 0
# [mhartid 53] Number of errors: 0
# [mhartid 13] Number of errors: 0
# [mhartid 45] Number of errors: 1
# [mhartid 61] Number of errors: 0
# [mhartid 29] Number of errors: 0
# [mhartid 37] Number of errors: 0
# [mhartid 21] Number of errors: 0
# [mhartid 5] Number of errors: 0
# [mhartid 22] Number of errors: 0
# [mhartid 62] Number of errors: 0
# [mhartid 46] Number of errors: 0
# [mhartid 54] Number of errors: 1
# [mhartid 38] Number of errors: 0
# [mhartid 14] Number of errors: 0
# [mhartid 30] Number of errors: 0
# [mhartid 6] Number of errors: 0
# [mhartid 23] Number of errors: 0
# [mhartid 47] Number of errors: 0
# [mhartid 63] Number of errors: 0
# [mhartid 15] Number of errors: 0
# [mhartid 55] Number of errors: 0
# [mhartid 39] Number of errors: 0
# [mhartid 31] Number of errors: 0
# [mhartid 7] Number of errors: 0
# TILE[         17] ERRORS:    1
# TILE[         45] ERRORS:    1
# TILE[         54] ERRORS:    1
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 3
#    Time: 722030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/cemm/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/cemm/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 722030 ns  Iteration: 0  Instance: /magia_tb
# End time: 12:36:40 on Oct 29,2025, Elapsed time: 1:57:16
# Errors: 1, Warnings: 64
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/cemm/MAGIA'
