# Semester 3 Hardware Laboratory

This repository contains my solutions to the assignments from the Hardware Laboratory course for Semester 3. The code and documentation are organized by assignment numbers, reflecting the sequence in which they were conducted during the course.

## Topics Covered
- Digital Logic
- Gate level Verilog Design
- Behavioural level Verilog Design
- Finite State Machines
