
Battery_Management_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cc4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af8  08007dd8  08007dd8  00008dd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088d0  080088d0  0000a074  2**0
                  CONTENTS
  4 .ARM          00000000  080088d0  080088d0  0000a074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080088d0  080088d0  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088d0  080088d0  000098d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088d4  080088d4  000098d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080088d8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000166c  20000074  0800894c  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200016e0  0800894c  0000a6e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001158e  00000000  00000000  0000a09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033a8  00000000  00000000  0001b62b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  0001e9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c14  00000000  00000000  0001f9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a886  00000000  00000000  000205d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e5e  00000000  00000000  0003ae5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092ae3  00000000  00000000  0004ecb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e179b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005078  00000000  00000000  000e17e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000e6858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08007dbc 	.word	0x08007dbc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08007dbc 	.word	0x08007dbc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	@ 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4a06      	ldr	r2, [pc, #24]	@ (8000d30 <vApplicationGetIdleTaskMemory+0x28>)
 8000d18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	4a05      	ldr	r2, [pc, #20]	@ (8000d34 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2280      	movs	r2, #128	@ 0x80
 8000d24:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d26:	bf00      	nop
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr
 8000d30:	20000090 	.word	0x20000090
 8000d34:	20000130 	.word	0x20000130

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b09a      	sub	sp, #104	@ 0x68
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d3e:	f000 f865 	bl	8000e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d42:	f000 f975 	bl	8001030 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d46:	f000 f955 	bl	8000ff4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000d4a:	f000 f8bb 	bl	8000ec4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000d4e:	f000 f923 	bl	8000f98 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8000d52:	f000 faf1 	bl	8001338 <ssd1306_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 8000d56:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <main+0xb4>)
 8000d58:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000d5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8000d62:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000d66:	2100      	movs	r1, #0
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f003 f92b 	bl	8003fc4 <osMessageCreate>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a1f      	ldr	r2, [pc, #124]	@ (8000df0 <main+0xb8>)
 8000d72:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of readADC_Task */
  osThreadDef(readADC_Task, StartDefaultTask, osPriorityNormal, 0, 128);
 8000d74:	4b1f      	ldr	r3, [pc, #124]	@ (8000df4 <main+0xbc>)
 8000d76:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000d7a:	461d      	mov	r5, r3
 8000d7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readADC_TaskHandle = osThreadCreate(osThread(readADC_Task), NULL);
 8000d88:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f003 f8b8 	bl	8003f04 <osThreadCreate>
 8000d94:	4603      	mov	r3, r0
 8000d96:	4a18      	ldr	r2, [pc, #96]	@ (8000df8 <main+0xc0>)
 8000d98:	6013      	str	r3, [r2, #0]

  /* definition and creation of display_Task */
  osThreadDef(display_Task, StartTask02, osPriorityNormal, 0, 128);
 8000d9a:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <main+0xc4>)
 8000d9c:	f107 0420 	add.w	r4, r7, #32
 8000da0:	461d      	mov	r5, r3
 8000da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000daa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  display_TaskHandle = osThreadCreate(osThread(display_Task), NULL);
 8000dae:	f107 0320 	add.w	r3, r7, #32
 8000db2:	2100      	movs	r1, #0
 8000db4:	4618      	mov	r0, r3
 8000db6:	f003 f8a5 	bl	8003f04 <osThreadCreate>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	4a10      	ldr	r2, [pc, #64]	@ (8000e00 <main+0xc8>)
 8000dbe:	6013      	str	r3, [r2, #0]

  /* definition and creation of ctrlBMS_Task */
  osThreadDef(ctrlBMS_Task, StartTask03, osPriorityNormal, 0, 128);
 8000dc0:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <main+0xcc>)
 8000dc2:	1d3c      	adds	r4, r7, #4
 8000dc4:	461d      	mov	r5, r3
 8000dc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ctrlBMS_TaskHandle = osThreadCreate(osThread(ctrlBMS_Task), NULL);
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f003 f894 	bl	8003f04 <osThreadCreate>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	4a0a      	ldr	r2, [pc, #40]	@ (8000e08 <main+0xd0>)
 8000de0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000de2:	f003 f888 	bl	8003ef6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000de6:	bf00      	nop
 8000de8:	e7fd      	b.n	8000de6 <main+0xae>
 8000dea:	bf00      	nop
 8000dec:	08007dd8 	.word	0x08007dd8
 8000df0:	20000404 	.word	0x20000404
 8000df4:	08007df8 	.word	0x08007df8
 8000df8:	200003f8 	.word	0x200003f8
 8000dfc:	08007e24 	.word	0x08007e24
 8000e00:	200003fc 	.word	0x200003fc
 8000e04:	08007e50 	.word	0x08007e50
 8000e08:	20000400 	.word	0x20000400

08000e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b094      	sub	sp, #80	@ 0x50
 8000e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e16:	2228      	movs	r2, #40	@ 0x28
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f004 fd7f 	bl	800591e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e46:	2300      	movs	r3, #0
 8000e48:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e52:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e58:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e62:	4618      	mov	r0, r3
 8000e64:	f002 fb7e 	bl	8003564 <HAL_RCC_OscConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e6e:	f000 fa25 	bl	80012bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e72:	230f      	movs	r3, #15
 8000e74:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e76:	2302      	movs	r3, #2
 8000e78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e82:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e84:	2300      	movs	r3, #0
 8000e86:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	2102      	movs	r1, #2
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f002 fdea 	bl	8003a68 <HAL_RCC_ClockConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000e9a:	f000 fa0f 	bl	80012bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ea6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 ff56 	bl	8003d5c <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000eb6:	f000 fa01 	bl	80012bc <Error_Handler>
  }
}
 8000eba:	bf00      	nop
 8000ebc:	3750      	adds	r7, #80	@ 0x50
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000ed6:	4a2f      	ldr	r2, [pc, #188]	@ (8000f94 <MX_ADC1_Init+0xd0>)
 8000ed8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eda:	4b2d      	ldr	r3, [pc, #180]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ee0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ee8:	4b29      	ldr	r3, [pc, #164]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eee:	4b28      	ldr	r3, [pc, #160]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000ef0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000ef4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ef6:	4b26      	ldr	r3, [pc, #152]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000efc:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000efe:	2204      	movs	r2, #4
 8000f00:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f02:	4823      	ldr	r0, [pc, #140]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000f04:	f000 fe66 	bl	8001bd4 <HAL_ADC_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000f0e:	f000 f9d5 	bl	80012bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	4619      	mov	r1, r3
 8000f22:	481b      	ldr	r0, [pc, #108]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000f24:	f001 f828 	bl	8001f78 <HAL_ADC_ConfigChannel>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f2e:	f000 f9c5 	bl	80012bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f32:	2301      	movs	r3, #1
 8000f34:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f36:	2302      	movs	r3, #2
 8000f38:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4814      	ldr	r0, [pc, #80]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000f40:	f001 f81a 	bl	8001f78 <HAL_ADC_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000f4a:	f000 f9b7 	bl	80012bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f52:	2303      	movs	r3, #3
 8000f54:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480d      	ldr	r0, [pc, #52]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000f5c:	f001 f80c 	bl	8001f78 <HAL_ADC_ConfigChannel>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f66:	f000 f9a9 	bl	80012bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f6e:	2304      	movs	r3, #4
 8000f70:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	@ (8000f90 <MX_ADC1_Init+0xcc>)
 8000f78:	f000 fffe 	bl	8001f78 <HAL_ADC_ConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000f82:	f000 f99b 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000330 	.word	0x20000330
 8000f94:	40012400 	.word	0x40012400

08000f98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000f9e:	4a13      	ldr	r2, [pc, #76]	@ (8000fec <MX_I2C1_Init+0x54>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fa4:	4a12      	ldr	r2, [pc, #72]	@ (8000ff0 <MX_I2C1_Init+0x58>)
 8000fa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fae:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fb6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fc2:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fc8:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fce:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd4:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <MX_I2C1_Init+0x50>)
 8000fd6:	f001 fe19 	bl	8002c0c <HAL_I2C_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fe0:	f000 f96c 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200003a4 	.word	0x200003a4
 8000fec:	40005400 	.word	0x40005400
 8000ff0:	000186a0 	.word	0x000186a0

08000ff4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800102c <MX_DMA_Init+0x38>)
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	4a0b      	ldr	r2, [pc, #44]	@ (800102c <MX_DMA_Init+0x38>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	6153      	str	r3, [r2, #20]
 8001006:	4b09      	ldr	r3, [pc, #36]	@ (800102c <MX_DMA_Init+0x38>)
 8001008:	695b      	ldr	r3, [r3, #20]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001012:	2200      	movs	r2, #0
 8001014:	2105      	movs	r1, #5
 8001016:	200b      	movs	r0, #11
 8001018:	f001 fa50 	bl	80024bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800101c:	200b      	movs	r0, #11
 800101e:	f001 fa69 	bl	80024f4 <HAL_NVIC_EnableIRQ>

}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40021000 	.word	0x40021000

08001030 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001036:	4b14      	ldr	r3, [pc, #80]	@ (8001088 <MX_GPIO_Init+0x58>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	4a13      	ldr	r2, [pc, #76]	@ (8001088 <MX_GPIO_Init+0x58>)
 800103c:	f043 0320 	orr.w	r3, r3, #32
 8001040:	6193      	str	r3, [r2, #24]
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <MX_GPIO_Init+0x58>)
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	f003 0320 	and.w	r3, r3, #32
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <MX_GPIO_Init+0x58>)
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	4a0d      	ldr	r2, [pc, #52]	@ (8001088 <MX_GPIO_Init+0x58>)
 8001054:	f043 0304 	orr.w	r3, r3, #4
 8001058:	6193      	str	r3, [r2, #24]
 800105a:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <MX_GPIO_Init+0x58>)
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	f003 0304 	and.w	r3, r3, #4
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <MX_GPIO_Init+0x58>)
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	4a07      	ldr	r2, [pc, #28]	@ (8001088 <MX_GPIO_Init+0x58>)
 800106c:	f043 0308 	orr.w	r3, r3, #8
 8001070:	6193      	str	r3, [r2, #24]
 8001072:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <MX_GPIO_Init+0x58>)
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	f003 0308 	and.w	r3, r3, #8
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	40021000 	.word	0x40021000

0800108c <initBff>:

/* USER CODE BEGIN 4 */
void initBff(char* bff, int len){
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < len; i++){
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	e008      	b.n	80010ae <initBff+0x22>
		*bff = '\0';
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
		bff++;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3301      	adds	r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < len; i++){
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	3301      	adds	r3, #1
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	dbf2      	blt.n	800109c <initBff+0x10>
	}
}
 80010b6:	bf00      	nop
 80010b8:	bf00      	nop
 80010ba:	3714      	adds	r7, #20
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	0000      	movs	r0, r0
 80010c4:	0000      	movs	r0, r0
	...

080010c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  for(;;)
  {
	  HAL_ADC_Start_DMA(&hadc1, ADC_Value, 4);
 80010d0:	2204      	movs	r2, #4
 80010d2:	495f      	ldr	r1, [pc, #380]	@ (8001250 <StartDefaultTask+0x188>)
 80010d4:	485f      	ldr	r0, [pc, #380]	@ (8001254 <StartDefaultTask+0x18c>)
 80010d6:	f000 fe55 	bl	8001d84 <HAL_ADC_Start_DMA>
	  for(int i = 0; i < 4; i++){
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	e02a      	b.n	8001136 <StartDefaultTask+0x6e>
		  initBff(charValue_1, MAX_LENGTH_BFF);
 80010e0:	2104      	movs	r1, #4
 80010e2:	485d      	ldr	r0, [pc, #372]	@ (8001258 <StartDefaultTask+0x190>)
 80010e4:	f7ff ffd2 	bl	800108c <initBff>
		  scaleValue[i] = (float)ADC_Value[i]*3.3/4096;
 80010e8:	4a59      	ldr	r2, [pc, #356]	@ (8001250 <StartDefaultTask+0x188>)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fdb1 	bl	8000c58 <__aeabi_ui2f>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff f98d 	bl	8000418 <__aeabi_f2d>
 80010fe:	a352      	add	r3, pc, #328	@ (adr r3, 8001248 <StartDefaultTask+0x180>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	f7ff f9e0 	bl	80004c8 <__aeabi_dmul>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4610      	mov	r0, r2
 800110e:	4619      	mov	r1, r3
 8001110:	f04f 0200 	mov.w	r2, #0
 8001114:	4b51      	ldr	r3, [pc, #324]	@ (800125c <StartDefaultTask+0x194>)
 8001116:	f7ff fb01 	bl	800071c <__aeabi_ddiv>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	f7ff fc93 	bl	8000a4c <__aeabi_d2f>
 8001126:	4602      	mov	r2, r0
 8001128:	494d      	ldr	r1, [pc, #308]	@ (8001260 <StartDefaultTask+0x198>)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  for(int i = 0; i < 4; i++){
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3301      	adds	r3, #1
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b03      	cmp	r3, #3
 800113a:	ddd1      	ble.n	80010e0 <StartDefaultTask+0x18>
	  }

	  gcvt(scaleValue[0], MAX_LENGTH_BFF, charValue_1);
 800113c:	4b48      	ldr	r3, [pc, #288]	@ (8001260 <StartDefaultTask+0x198>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f969 	bl	8000418 <__aeabi_f2d>
 8001146:	4b44      	ldr	r3, [pc, #272]	@ (8001258 <StartDefaultTask+0x190>)
 8001148:	2204      	movs	r2, #4
 800114a:	f004 fabf 	bl	80056cc <gcvt>
	  gcvt(scaleValue[1], MAX_LENGTH_BFF, charValue_2);
 800114e:	4b44      	ldr	r3, [pc, #272]	@ (8001260 <StartDefaultTask+0x198>)
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f960 	bl	8000418 <__aeabi_f2d>
 8001158:	4b42      	ldr	r3, [pc, #264]	@ (8001264 <StartDefaultTask+0x19c>)
 800115a:	2204      	movs	r2, #4
 800115c:	f004 fab6 	bl	80056cc <gcvt>
	  gcvt(scaleValue[2], MAX_LENGTH_BFF, charValue_3);
 8001160:	4b3f      	ldr	r3, [pc, #252]	@ (8001260 <StartDefaultTask+0x198>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f957 	bl	8000418 <__aeabi_f2d>
 800116a:	4b3f      	ldr	r3, [pc, #252]	@ (8001268 <StartDefaultTask+0x1a0>)
 800116c:	2204      	movs	r2, #4
 800116e:	f004 faad 	bl	80056cc <gcvt>
	  gcvt(scaleValue[3], MAX_LENGTH_BFF, charValue_4);
 8001172:	4b3b      	ldr	r3, [pc, #236]	@ (8001260 <StartDefaultTask+0x198>)
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f94e 	bl	8000418 <__aeabi_f2d>
 800117c:	4b3b      	ldr	r3, [pc, #236]	@ (800126c <StartDefaultTask+0x1a4>)
 800117e:	2204      	movs	r2, #4
 8001180:	f004 faa4 	bl	80056cc <gcvt>

	  msg2SSD1306(" 2S battery ", 0, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	2100      	movs	r1, #0
 8001188:	4839      	ldr	r0, [pc, #228]	@ (8001270 <StartDefaultTask+0x1a8>)
 800118a:	f000 fac9 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(" % ", 14, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	210e      	movs	r1, #14
 8001192:	4838      	ldr	r0, [pc, #224]	@ (8001274 <StartDefaultTask+0x1ac>)
 8001194:	f000 fac4 	bl	8001720 <msg2SSD1306>

	  msg2SSD1306("Vol Cell 1: ", 0, 1);
 8001198:	2201      	movs	r2, #1
 800119a:	2100      	movs	r1, #0
 800119c:	4836      	ldr	r0, [pc, #216]	@ (8001278 <StartDefaultTask+0x1b0>)
 800119e:	f000 fabf 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306("        ", 12, 1);
 80011a2:	2201      	movs	r2, #1
 80011a4:	210c      	movs	r1, #12
 80011a6:	4835      	ldr	r0, [pc, #212]	@ (800127c <StartDefaultTask+0x1b4>)
 80011a8:	f000 faba 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(charValue_1, 12, 1);
 80011ac:	2201      	movs	r2, #1
 80011ae:	210c      	movs	r1, #12
 80011b0:	4829      	ldr	r0, [pc, #164]	@ (8001258 <StartDefaultTask+0x190>)
 80011b2:	f000 fab5 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(" v", 16, 1);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2110      	movs	r1, #16
 80011ba:	4831      	ldr	r0, [pc, #196]	@ (8001280 <StartDefaultTask+0x1b8>)
 80011bc:	f000 fab0 	bl	8001720 <msg2SSD1306>

	  msg2SSD1306("Vol Cell 2: ", 0, 2);
 80011c0:	2202      	movs	r2, #2
 80011c2:	2100      	movs	r1, #0
 80011c4:	482f      	ldr	r0, [pc, #188]	@ (8001284 <StartDefaultTask+0x1bc>)
 80011c6:	f000 faab 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306("        ", 12, 2);
 80011ca:	2202      	movs	r2, #2
 80011cc:	210c      	movs	r1, #12
 80011ce:	482b      	ldr	r0, [pc, #172]	@ (800127c <StartDefaultTask+0x1b4>)
 80011d0:	f000 faa6 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(charValue_2, 12, 2);
 80011d4:	2202      	movs	r2, #2
 80011d6:	210c      	movs	r1, #12
 80011d8:	4822      	ldr	r0, [pc, #136]	@ (8001264 <StartDefaultTask+0x19c>)
 80011da:	f000 faa1 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(" v", 16, 2);
 80011de:	2202      	movs	r2, #2
 80011e0:	2110      	movs	r1, #16
 80011e2:	4827      	ldr	r0, [pc, #156]	@ (8001280 <StartDefaultTask+0x1b8>)
 80011e4:	f000 fa9c 	bl	8001720 <msg2SSD1306>

	  msg2SSD1306("current : ", 0, 3);
 80011e8:	2203      	movs	r2, #3
 80011ea:	2100      	movs	r1, #0
 80011ec:	4826      	ldr	r0, [pc, #152]	@ (8001288 <StartDefaultTask+0x1c0>)
 80011ee:	f000 fa97 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306("        ", 9, 3);
 80011f2:	2203      	movs	r2, #3
 80011f4:	2109      	movs	r1, #9
 80011f6:	4821      	ldr	r0, [pc, #132]	@ (800127c <StartDefaultTask+0x1b4>)
 80011f8:	f000 fa92 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(charValue_3, 10, 3);
 80011fc:	2203      	movs	r2, #3
 80011fe:	210a      	movs	r1, #10
 8001200:	4819      	ldr	r0, [pc, #100]	@ (8001268 <StartDefaultTask+0x1a0>)
 8001202:	f000 fa8d 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306("mA", 16, 3);
 8001206:	2203      	movs	r2, #3
 8001208:	2110      	movs	r1, #16
 800120a:	4820      	ldr	r0, [pc, #128]	@ (800128c <StartDefaultTask+0x1c4>)
 800120c:	f000 fa88 	bl	8001720 <msg2SSD1306>

	  msg2SSD1306("temperture: ", 0, 4);
 8001210:	2204      	movs	r2, #4
 8001212:	2100      	movs	r1, #0
 8001214:	481e      	ldr	r0, [pc, #120]	@ (8001290 <StartDefaultTask+0x1c8>)
 8001216:	f000 fa83 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306("     ", 12, 4);
 800121a:	2204      	movs	r2, #4
 800121c:	210c      	movs	r1, #12
 800121e:	481d      	ldr	r0, [pc, #116]	@ (8001294 <StartDefaultTask+0x1cc>)
 8001220:	f000 fa7e 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306(charValue_4, 12, 4);
 8001224:	2204      	movs	r2, #4
 8001226:	210c      	movs	r1, #12
 8001228:	4810      	ldr	r0, [pc, #64]	@ (800126c <StartDefaultTask+0x1a4>)
 800122a:	f000 fa79 	bl	8001720 <msg2SSD1306>
	  msg2SSD1306("*C", 16, 4);
 800122e:	2204      	movs	r2, #4
 8001230:	2110      	movs	r1, #16
 8001232:	4819      	ldr	r0, [pc, #100]	@ (8001298 <StartDefaultTask+0x1d0>)
 8001234:	f000 fa74 	bl	8001720 <msg2SSD1306>


	  ssd1306_UpdateScreen();
 8001238:	f000 f900 	bl	800143c <ssd1306_UpdateScreen>

    osDelay(50);
 800123c:	2032      	movs	r0, #50	@ 0x32
 800123e:	f002 fead 	bl	8003f9c <osDelay>
  {
 8001242:	e745      	b.n	80010d0 <StartDefaultTask+0x8>
 8001244:	f3af 8000 	nop.w
 8001248:	66666666 	.word	0x66666666
 800124c:	400a6666 	.word	0x400a6666
 8001250:	20000408 	.word	0x20000408
 8001254:	20000330 	.word	0x20000330
 8001258:	20000428 	.word	0x20000428
 800125c:	40b00000 	.word	0x40b00000
 8001260:	20000418 	.word	0x20000418
 8001264:	2000042c 	.word	0x2000042c
 8001268:	20000430 	.word	0x20000430
 800126c:	20000434 	.word	0x20000434
 8001270:	08007e6c 	.word	0x08007e6c
 8001274:	08007e7c 	.word	0x08007e7c
 8001278:	08007e80 	.word	0x08007e80
 800127c:	08007e90 	.word	0x08007e90
 8001280:	08007e9c 	.word	0x08007e9c
 8001284:	08007ea0 	.word	0x08007ea0
 8001288:	08007eb0 	.word	0x08007eb0
 800128c:	08007ebc 	.word	0x08007ebc
 8001290:	08007ec0 	.word	0x08007ec0
 8001294:	08007ed0 	.word	0x08007ed0
 8001298:	08007ed8 	.word	0x08007ed8

0800129c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {

    osDelay(10);
 80012a4:	200a      	movs	r0, #10
 80012a6:	f002 fe79 	bl	8003f9c <osDelay>
 80012aa:	e7fb      	b.n	80012a4 <StartTask02+0x8>

080012ac <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80012b4:	2001      	movs	r0, #1
 80012b6:	f002 fe71 	bl	8003f9c <osDelay>
 80012ba:	e7fb      	b.n	80012b4 <StartTask03+0x8>

080012bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c0:	b672      	cpsid	i
}
 80012c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <Error_Handler+0x8>

080012c8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af04      	add	r7, sp, #16
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	2301      	movs	r3, #1
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	1dfb      	adds	r3, r7, #7
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2301      	movs	r3, #1
 80012ee:	2200      	movs	r2, #0
 80012f0:	2178      	movs	r1, #120	@ 0x78
 80012f2:	4803      	ldr	r0, [pc, #12]	@ (8001300 <ssd1306_WriteCommand+0x2c>)
 80012f4:	f001 fdce 	bl	8002e94 <HAL_I2C_Mem_Write>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200003a4 	.word	0x200003a4

08001304 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af04      	add	r7, sp, #16
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	b29b      	uxth	r3, r3
 8001312:	f04f 32ff 	mov.w	r2, #4294967295
 8001316:	9202      	str	r2, [sp, #8]
 8001318:	9301      	str	r3, [sp, #4]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	2301      	movs	r3, #1
 8001320:	2240      	movs	r2, #64	@ 0x40
 8001322:	2178      	movs	r1, #120	@ 0x78
 8001324:	4803      	ldr	r0, [pc, #12]	@ (8001334 <ssd1306_WriteData+0x30>)
 8001326:	f001 fdb5 	bl	8002e94 <HAL_I2C_Mem_Write>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200003a4 	.word	0x200003a4

08001338 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800133c:	f7ff ffc4 	bl	80012c8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001340:	2064      	movs	r0, #100	@ 0x64
 8001342:	f000 fc23 	bl	8001b8c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001346:	2000      	movs	r0, #0
 8001348:	f000 f9cc 	bl	80016e4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800134c:	2020      	movs	r0, #32
 800134e:	f7ff ffc1 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001352:	2000      	movs	r0, #0
 8001354:	f7ff ffbe 	bl	80012d4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001358:	20b0      	movs	r0, #176	@ 0xb0
 800135a:	f7ff ffbb 	bl	80012d4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800135e:	20c8      	movs	r0, #200	@ 0xc8
 8001360:	f7ff ffb8 	bl	80012d4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff ffb5 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800136a:	2010      	movs	r0, #16
 800136c:	f7ff ffb2 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001370:	2040      	movs	r0, #64	@ 0x40
 8001372:	f7ff ffaf 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001376:	20ff      	movs	r0, #255	@ 0xff
 8001378:	f000 f9a0 	bl	80016bc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800137c:	20a1      	movs	r0, #161	@ 0xa1
 800137e:	f7ff ffa9 	bl	80012d4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001382:	20a6      	movs	r0, #166	@ 0xa6
 8001384:	f7ff ffa6 	bl	80012d4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001388:	20a8      	movs	r0, #168	@ 0xa8
 800138a:	f7ff ffa3 	bl	80012d4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800138e:	203f      	movs	r0, #63	@ 0x3f
 8001390:	f7ff ffa0 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001394:	20a4      	movs	r0, #164	@ 0xa4
 8001396:	f7ff ff9d 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800139a:	20d3      	movs	r0, #211	@ 0xd3
 800139c:	f7ff ff9a 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80013a0:	2000      	movs	r0, #0
 80013a2:	f7ff ff97 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80013a6:	20d5      	movs	r0, #213	@ 0xd5
 80013a8:	f7ff ff94 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80013ac:	20f0      	movs	r0, #240	@ 0xf0
 80013ae:	f7ff ff91 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80013b2:	20d9      	movs	r0, #217	@ 0xd9
 80013b4:	f7ff ff8e 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80013b8:	2022      	movs	r0, #34	@ 0x22
 80013ba:	f7ff ff8b 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80013be:	20da      	movs	r0, #218	@ 0xda
 80013c0:	f7ff ff88 	bl	80012d4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80013c4:	2012      	movs	r0, #18
 80013c6:	f7ff ff85 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80013ca:	20db      	movs	r0, #219	@ 0xdb
 80013cc:	f7ff ff82 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80013d0:	2020      	movs	r0, #32
 80013d2:	f7ff ff7f 	bl	80012d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80013d6:	208d      	movs	r0, #141	@ 0x8d
 80013d8:	f7ff ff7c 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80013dc:	2014      	movs	r0, #20
 80013de:	f7ff ff79 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80013e2:	2001      	movs	r0, #1
 80013e4:	f000 f97e 	bl	80016e4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80013e8:	2000      	movs	r0, #0
 80013ea:	f000 f80f 	bl	800140c <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80013ee:	f000 f825 	bl	800143c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80013f2:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <ssd1306_Init+0xd0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80013f8:	4b03      	ldr	r3, [pc, #12]	@ (8001408 <ssd1306_Init+0xd0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80013fe:	4b02      	ldr	r3, [pc, #8]	@ (8001408 <ssd1306_Init+0xd0>)
 8001400:	2201      	movs	r2, #1
 8001402:	711a      	strb	r2, [r3, #4]
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000838 	.word	0x20000838

0800140c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <ssd1306_Fill+0x14>
 800141c:	2300      	movs	r3, #0
 800141e:	e000      	b.n	8001422 <ssd1306_Fill+0x16>
 8001420:	23ff      	movs	r3, #255	@ 0xff
 8001422:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001426:	4619      	mov	r1, r3
 8001428:	4803      	ldr	r0, [pc, #12]	@ (8001438 <ssd1306_Fill+0x2c>)
 800142a:	f004 fa78 	bl	800591e <memset>
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000438 	.word	0x20000438

0800143c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001442:	2300      	movs	r3, #0
 8001444:	71fb      	strb	r3, [r7, #7]
 8001446:	e016      	b.n	8001476 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	3b50      	subs	r3, #80	@ 0x50
 800144c:	b2db      	uxtb	r3, r3
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff ff40 	bl	80012d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff ff3d 	bl	80012d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800145a:	2010      	movs	r0, #16
 800145c:	f7ff ff3a 	bl	80012d4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	01db      	lsls	r3, r3, #7
 8001464:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <ssd1306_UpdateScreen+0x4c>)
 8001466:	4413      	add	r3, r2
 8001468:	2180      	movs	r1, #128	@ 0x80
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff4a 	bl	8001304 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	3301      	adds	r3, #1
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	2b07      	cmp	r3, #7
 800147a:	d9e5      	bls.n	8001448 <ssd1306_UpdateScreen+0xc>
    }
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000438 	.word	0x20000438

0800148c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
 8001496:	460b      	mov	r3, r1
 8001498:	71bb      	strb	r3, [r7, #6]
 800149a:	4613      	mov	r3, r2
 800149c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	db3d      	blt.n	8001522 <ssd1306_DrawPixel+0x96>
 80014a6:	79bb      	ldrb	r3, [r7, #6]
 80014a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80014aa:	d83a      	bhi.n	8001522 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 80014ac:	797b      	ldrb	r3, [r7, #5]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d11a      	bne.n	80014e8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80014b2:	79fa      	ldrb	r2, [r7, #7]
 80014b4:	79bb      	ldrb	r3, [r7, #6]
 80014b6:	08db      	lsrs	r3, r3, #3
 80014b8:	b2d8      	uxtb	r0, r3
 80014ba:	4603      	mov	r3, r0
 80014bc:	01db      	lsls	r3, r3, #7
 80014be:	4413      	add	r3, r2
 80014c0:	4a1a      	ldr	r2, [pc, #104]	@ (800152c <ssd1306_DrawPixel+0xa0>)
 80014c2:	5cd3      	ldrb	r3, [r2, r3]
 80014c4:	b25a      	sxtb	r2, r3
 80014c6:	79bb      	ldrb	r3, [r7, #6]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	2101      	movs	r1, #1
 80014ce:	fa01 f303 	lsl.w	r3, r1, r3
 80014d2:	b25b      	sxtb	r3, r3
 80014d4:	4313      	orrs	r3, r2
 80014d6:	b259      	sxtb	r1, r3
 80014d8:	79fa      	ldrb	r2, [r7, #7]
 80014da:	4603      	mov	r3, r0
 80014dc:	01db      	lsls	r3, r3, #7
 80014de:	4413      	add	r3, r2
 80014e0:	b2c9      	uxtb	r1, r1
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <ssd1306_DrawPixel+0xa0>)
 80014e4:	54d1      	strb	r1, [r2, r3]
 80014e6:	e01d      	b.n	8001524 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80014e8:	79fa      	ldrb	r2, [r7, #7]
 80014ea:	79bb      	ldrb	r3, [r7, #6]
 80014ec:	08db      	lsrs	r3, r3, #3
 80014ee:	b2d8      	uxtb	r0, r3
 80014f0:	4603      	mov	r3, r0
 80014f2:	01db      	lsls	r3, r3, #7
 80014f4:	4413      	add	r3, r2
 80014f6:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <ssd1306_DrawPixel+0xa0>)
 80014f8:	5cd3      	ldrb	r3, [r2, r3]
 80014fa:	b25a      	sxtb	r2, r3
 80014fc:	79bb      	ldrb	r3, [r7, #6]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	2101      	movs	r1, #1
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	b25b      	sxtb	r3, r3
 800150a:	43db      	mvns	r3, r3
 800150c:	b25b      	sxtb	r3, r3
 800150e:	4013      	ands	r3, r2
 8001510:	b259      	sxtb	r1, r3
 8001512:	79fa      	ldrb	r2, [r7, #7]
 8001514:	4603      	mov	r3, r0
 8001516:	01db      	lsls	r3, r3, #7
 8001518:	4413      	add	r3, r2
 800151a:	b2c9      	uxtb	r1, r1
 800151c:	4a03      	ldr	r2, [pc, #12]	@ (800152c <ssd1306_DrawPixel+0xa0>)
 800151e:	54d1      	strb	r1, [r2, r3]
 8001520:	e000      	b.n	8001524 <ssd1306_DrawPixel+0x98>
        return;
 8001522:	bf00      	nop
    }
}
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	20000438 	.word	0x20000438

08001530 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b089      	sub	sp, #36	@ 0x24
 8001534:	af00      	add	r7, sp, #0
 8001536:	4604      	mov	r4, r0
 8001538:	1d38      	adds	r0, r7, #4
 800153a:	e880 0006 	stmia.w	r0, {r1, r2}
 800153e:	461a      	mov	r2, r3
 8001540:	4623      	mov	r3, r4
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	4613      	mov	r3, r2
 8001546:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	2b1f      	cmp	r3, #31
 800154c:	d902      	bls.n	8001554 <ssd1306_WriteChar+0x24>
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	2b7e      	cmp	r3, #126	@ 0x7e
 8001552:	d901      	bls.n	8001558 <ssd1306_WriteChar+0x28>
        return 0;
 8001554:	2300      	movs	r3, #0
 8001556:	e06c      	b.n	8001632 <ssd1306_WriteChar+0x102>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001558:	4b38      	ldr	r3, [pc, #224]	@ (800163c <ssd1306_WriteChar+0x10c>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	793b      	ldrb	r3, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	2b80      	cmp	r3, #128	@ 0x80
 8001564:	dc06      	bgt.n	8001574 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001566:	4b35      	ldr	r3, [pc, #212]	@ (800163c <ssd1306_WriteChar+0x10c>)
 8001568:	885b      	ldrh	r3, [r3, #2]
 800156a:	461a      	mov	r2, r3
 800156c:	797b      	ldrb	r3, [r7, #5]
 800156e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001570:	2b40      	cmp	r3, #64	@ 0x40
 8001572:	dd01      	ble.n	8001578 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001574:	2300      	movs	r3, #0
 8001576:	e05c      	b.n	8001632 <ssd1306_WriteChar+0x102>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	e04c      	b.n	8001618 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	3b20      	subs	r3, #32
 8001584:	7979      	ldrb	r1, [r7, #5]
 8001586:	fb01 f303 	mul.w	r3, r1, r3
 800158a:	4619      	mov	r1, r3
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	440b      	add	r3, r1
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001598:	2300      	movs	r3, #0
 800159a:	61bb      	str	r3, [r7, #24]
 800159c:	e034      	b.n	8001608 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d012      	beq.n	80015d4 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80015ae:	4b23      	ldr	r3, [pc, #140]	@ (800163c <ssd1306_WriteChar+0x10c>)
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	4413      	add	r3, r2
 80015ba:	b2d8      	uxtb	r0, r3
 80015bc:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <ssd1306_WriteChar+0x10c>)
 80015be:	885b      	ldrh	r3, [r3, #2]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	7bba      	ldrb	r2, [r7, #14]
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff ff5d 	bl	800148c <ssd1306_DrawPixel>
 80015d2:	e016      	b.n	8001602 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80015d4:	4b19      	ldr	r3, [pc, #100]	@ (800163c <ssd1306_WriteChar+0x10c>)
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4413      	add	r3, r2
 80015e0:	b2d8      	uxtb	r0, r3
 80015e2:	4b16      	ldr	r3, [pc, #88]	@ (800163c <ssd1306_WriteChar+0x10c>)
 80015e4:	885b      	ldrh	r3, [r3, #2]
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	4413      	add	r3, r2
 80015ee:	b2d9      	uxtb	r1, r3
 80015f0:	7bbb      	ldrb	r3, [r7, #14]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	bf0c      	ite	eq
 80015f6:	2301      	moveq	r3, #1
 80015f8:	2300      	movne	r3, #0
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	f7ff ff45 	bl	800148c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	3301      	adds	r3, #1
 8001606:	61bb      	str	r3, [r7, #24]
 8001608:	793b      	ldrb	r3, [r7, #4]
 800160a:	461a      	mov	r2, r3
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	4293      	cmp	r3, r2
 8001610:	d3c5      	bcc.n	800159e <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3301      	adds	r3, #1
 8001616:	61fb      	str	r3, [r7, #28]
 8001618:	797b      	ldrb	r3, [r7, #5]
 800161a:	461a      	mov	r2, r3
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	4293      	cmp	r3, r2
 8001620:	d3ad      	bcc.n	800157e <ssd1306_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <ssd1306_WriteChar+0x10c>)
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	793a      	ldrb	r2, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	b29a      	uxth	r2, r3
 800162c:	4b03      	ldr	r3, [pc, #12]	@ (800163c <ssd1306_WriteChar+0x10c>)
 800162e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001630:	7bfb      	ldrb	r3, [r7, #15]
}
 8001632:	4618      	mov	r0, r3
 8001634:	3724      	adds	r7, #36	@ 0x24
 8001636:	46bd      	mov	sp, r7
 8001638:	bd90      	pop	{r4, r7, pc}
 800163a:	bf00      	nop
 800163c:	20000838 	.word	0x20000838

08001640 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	1d38      	adds	r0, r7, #4
 800164a:	e880 0006 	stmia.w	r0, {r1, r2}
 800164e:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001650:	e012      	b.n	8001678 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	7818      	ldrb	r0, [r3, #0]
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	1d3a      	adds	r2, r7, #4
 800165a:	ca06      	ldmia	r2, {r1, r2}
 800165c:	f7ff ff68 	bl	8001530 <ssd1306_WriteChar>
 8001660:	4603      	mov	r3, r0
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	d002      	beq.n	8001672 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	e008      	b.n	8001684 <ssd1306_WriteString+0x44>
        }
        str++;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	3301      	adds	r3, #1
 8001676:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1e8      	bne.n	8001652 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	781b      	ldrb	r3, [r3, #0]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	460a      	mov	r2, r1
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <ssd1306_SetCursor+0x2c>)
 80016a2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80016a4:	79bb      	ldrb	r3, [r7, #6]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	4b03      	ldr	r3, [pc, #12]	@ (80016b8 <ssd1306_SetCursor+0x2c>)
 80016aa:	805a      	strh	r2, [r3, #2]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	20000838 	.word	0x20000838

080016bc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80016c6:	2381      	movs	r3, #129	@ 0x81
 80016c8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fe01 	bl	80012d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fdfd 	bl	80012d4 <ssd1306_WriteCommand>
}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80016f4:	23af      	movs	r3, #175	@ 0xaf
 80016f6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <ssd1306_SetDisplayOn+0x38>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	715a      	strb	r2, [r3, #5]
 80016fe:	e004      	b.n	800170a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001700:	23ae      	movs	r3, #174	@ 0xae
 8001702:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001704:	4b05      	ldr	r3, [pc, #20]	@ (800171c <ssd1306_SetDisplayOn+0x38>)
 8001706:	2200      	movs	r2, #0
 8001708:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff fde1 	bl	80012d4 <ssd1306_WriteCommand>
}
 8001712:	bf00      	nop
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000838 	.word	0x20000838

08001720 <msg2SSD1306>:

uint8_t ssd1306_GetDisplayOn() {
    return SSD1306.DisplayOn;
}
void msg2SSD1306(char* msg, uint8_t x, uint8_t y){
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	70fb      	strb	r3, [r7, #3]
 800172c:	4613      	mov	r3, r2
 800172e:	70bb      	strb	r3, [r7, #2]
	ssd1306_SetCursor(x*7, y*10);
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	461a      	mov	r2, r3
 8001734:	00d2      	lsls	r2, r2, #3
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	b2da      	uxtb	r2, r3
 800173a:	78bb      	ldrb	r3, [r7, #2]
 800173c:	4619      	mov	r1, r3
 800173e:	0089      	lsls	r1, r1, #2
 8001740:	440b      	add	r3, r1
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4619      	mov	r1, r3
 8001748:	4610      	mov	r0, r2
 800174a:	f7ff ff9f 	bl	800168c <ssd1306_SetCursor>
	ssd1306_WriteString(msg, Font_7x10, White);
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <msg2SSD1306+0x44>)
 8001750:	2301      	movs	r3, #1
 8001752:	ca06      	ldmia	r2, {r1, r2}
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff73 	bl	8001640 <ssd1306_WriteString>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000000 	.word	0x20000000

08001768 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a28      	ldr	r2, [pc, #160]	@ (8001824 <HAL_ADC_MspInit+0xbc>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d149      	bne.n	800181c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <HAL_ADC_MspInit+0xc0>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	4a26      	ldr	r2, [pc, #152]	@ (8001828 <HAL_ADC_MspInit+0xc0>)
 800178e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001792:	6193      	str	r3, [r2, #24]
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <HAL_ADC_MspInit+0xc0>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a0:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <HAL_ADC_MspInit+0xc0>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	4a20      	ldr	r2, [pc, #128]	@ (8001828 <HAL_ADC_MspInit+0xc0>)
 80017a6:	f043 0304 	orr.w	r3, r3, #4
 80017aa:	6193      	str	r3, [r2, #24]
 80017ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <HAL_ADC_MspInit+0xc0>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80017b8:	230f      	movs	r3, #15
 80017ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017bc:	2303      	movs	r3, #3
 80017be:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	4619      	mov	r1, r3
 80017c6:	4819      	ldr	r0, [pc, #100]	@ (800182c <HAL_ADC_MspInit+0xc4>)
 80017c8:	f001 f89c 	bl	8002904 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017cc:	4b18      	ldr	r3, [pc, #96]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017ce:	4a19      	ldr	r2, [pc, #100]	@ (8001834 <HAL_ADC_MspInit+0xcc>)
 80017d0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017d2:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d8:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017de:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017e0:	2280      	movs	r2, #128	@ 0x80
 80017e2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017e4:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017ea:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017ec:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017f2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017f6:	2220      	movs	r2, #32
 80017f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001800:	480b      	ldr	r0, [pc, #44]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 8001802:	f000 fe91 	bl	8002528 <HAL_DMA_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800180c:	f7ff fd56 	bl	80012bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a07      	ldr	r2, [pc, #28]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 8001814:	621a      	str	r2, [r3, #32]
 8001816:	4a06      	ldr	r2, [pc, #24]	@ (8001830 <HAL_ADC_MspInit+0xc8>)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800181c:	bf00      	nop
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40012400 	.word	0x40012400
 8001828:	40021000 	.word	0x40021000
 800182c:	40010800 	.word	0x40010800
 8001830:	20000360 	.word	0x20000360
 8001834:	40020008 	.word	0x40020008

08001838 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0310 	add.w	r3, r7, #16
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a15      	ldr	r2, [pc, #84]	@ (80018a8 <HAL_I2C_MspInit+0x70>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d123      	bne.n	80018a0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <HAL_I2C_MspInit+0x74>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a13      	ldr	r2, [pc, #76]	@ (80018ac <HAL_I2C_MspInit+0x74>)
 800185e:	f043 0308 	orr.w	r3, r3, #8
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <HAL_I2C_MspInit+0x74>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001870:	23c0      	movs	r3, #192	@ 0xc0
 8001872:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001874:	2312      	movs	r3, #18
 8001876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001878:	2303      	movs	r3, #3
 800187a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187c:	f107 0310 	add.w	r3, r7, #16
 8001880:	4619      	mov	r1, r3
 8001882:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <HAL_I2C_MspInit+0x78>)
 8001884:	f001 f83e 	bl	8002904 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001888:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <HAL_I2C_MspInit+0x74>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	4a07      	ldr	r2, [pc, #28]	@ (80018ac <HAL_I2C_MspInit+0x74>)
 800188e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001892:	61d3      	str	r3, [r2, #28]
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <HAL_I2C_MspInit+0x74>)
 8001896:	69db      	ldr	r3, [r3, #28]
 8001898:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800189c:	60bb      	str	r3, [r7, #8]
 800189e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018a0:	bf00      	nop
 80018a2:	3720      	adds	r7, #32
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40005400 	.word	0x40005400
 80018ac:	40021000 	.word	0x40021000
 80018b0:	40010c00 	.word	0x40010c00

080018b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <NMI_Handler+0x4>

080018bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <HardFault_Handler+0x4>

080018c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <MemManage_Handler+0x4>

080018cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <BusFault_Handler+0x4>

080018d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <UsageFault_Handler+0x4>

080018dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ec:	f000 f932 	bl	8001b54 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80018f0:	f003 fada 	bl	8004ea8 <xTaskGetSchedulerState>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d001      	beq.n	80018fe <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80018fa:	f003 fcc5 	bl	8005288 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001908:	4802      	ldr	r0, [pc, #8]	@ (8001914 <DMA1_Channel1_IRQHandler+0x10>)
 800190a:	f000 fec7 	bl	800269c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000360 	.word	0x20000360

08001918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  return 1;
 800191c:	2301      	movs	r3, #1
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr

08001926 <_kill>:

int _kill(int pid, int sig)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
 800192e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001930:	f004 f89a 	bl	8005a68 <__errno>
 8001934:	4603      	mov	r3, r0
 8001936:	2216      	movs	r2, #22
 8001938:	601a      	str	r2, [r3, #0]
  return -1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <_exit>:

void _exit (int status)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800194e:	f04f 31ff 	mov.w	r1, #4294967295
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff ffe7 	bl	8001926 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <_exit+0x12>

0800195c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	e00a      	b.n	8001984 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800196e:	f3af 8000 	nop.w
 8001972:	4601      	mov	r1, r0
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	60ba      	str	r2, [r7, #8]
 800197a:	b2ca      	uxtb	r2, r1
 800197c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	3301      	adds	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	429a      	cmp	r2, r3
 800198a:	dbf0      	blt.n	800196e <_read+0x12>
  }

  return len;
 800198c:	687b      	ldr	r3, [r7, #4]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b086      	sub	sp, #24
 800199a:	af00      	add	r7, sp, #0
 800199c:	60f8      	str	r0, [r7, #12]
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	e009      	b.n	80019bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	60ba      	str	r2, [r7, #8]
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3301      	adds	r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	dbf1      	blt.n	80019a8 <_write+0x12>
  }
  return len;
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <_close>:

int _close(int file)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019f4:	605a      	str	r2, [r3, #4]
  return 0;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr

08001a02 <_isatty>:

int _isatty(int file)
{
 8001a02:	b480      	push	{r7}
 8001a04:	b083      	sub	sp, #12
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a0a:	2301      	movs	r3, #1
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr

08001a16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
	...

08001a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a38:	4a14      	ldr	r2, [pc, #80]	@ (8001a8c <_sbrk+0x5c>)
 8001a3a:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <_sbrk+0x60>)
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a44:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <_sbrk+0x64>)
 8001a4e:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <_sbrk+0x68>)
 8001a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a52:	4b10      	ldr	r3, [pc, #64]	@ (8001a94 <_sbrk+0x64>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d207      	bcs.n	8001a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a60:	f004 f802 	bl	8005a68 <__errno>
 8001a64:	4603      	mov	r3, r0
 8001a66:	220c      	movs	r2, #12
 8001a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e009      	b.n	8001a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a76:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a05      	ldr	r2, [pc, #20]	@ (8001a94 <_sbrk+0x64>)
 8001a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a82:	68fb      	ldr	r3, [r7, #12]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20005000 	.word	0x20005000
 8001a90:	00000400 	.word	0x00000400
 8001a94:	20000840 	.word	0x20000840
 8001a98:	200016e0 	.word	0x200016e0

08001a9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aa8:	f7ff fff8 	bl	8001a9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aac:	480b      	ldr	r0, [pc, #44]	@ (8001adc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001aae:	490c      	ldr	r1, [pc, #48]	@ (8001ae0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ab0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab4:	e002      	b.n	8001abc <LoopCopyDataInit>

08001ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aba:	3304      	adds	r3, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac0:	d3f9      	bcc.n	8001ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac2:	4a09      	ldr	r2, [pc, #36]	@ (8001ae8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ac4:	4c09      	ldr	r4, [pc, #36]	@ (8001aec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac8:	e001      	b.n	8001ace <LoopFillZerobss>

08001aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001acc:	3204      	adds	r2, #4

08001ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad0:	d3fb      	bcc.n	8001aca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ad2:	f003 ffcf 	bl	8005a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ad6:	f7ff f92f 	bl	8000d38 <main>
  bx lr
 8001ada:	4770      	bx	lr
  ldr r0, =_sdata
 8001adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001ae4:	080088d8 	.word	0x080088d8
  ldr r2, =_sbss
 8001ae8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001aec:	200016e0 	.word	0x200016e0

08001af0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001af0:	e7fe      	b.n	8001af0 <ADC1_2_IRQHandler>
	...

08001af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <HAL_InitTick+0x54>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <HAL_InitTick+0x58>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 fcfc 	bl	8002510 <HAL_SYSTICK_Config>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00e      	b.n	8001b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d80a      	bhi.n	8001b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b30:	f000 fcc4 	bl	80024bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b34:	4a06      	ldr	r2, [pc, #24]	@ (8001b50 <HAL_InitTick+0x5c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000008 	.word	0x20000008
 8001b4c:	20000010 	.word	0x20000010
 8001b50:	2000000c 	.word	0x2000000c

08001b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b05      	ldr	r3, [pc, #20]	@ (8001b70 <HAL_IncTick+0x1c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a03      	ldr	r2, [pc, #12]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	20000010 	.word	0x20000010
 8001b74:	20000844 	.word	0x20000844

08001b78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b02      	ldr	r3, [pc, #8]	@ (8001b88 <HAL_GetTick+0x10>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	20000844 	.word	0x20000844

08001b8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff fff0 	bl	8001b78 <HAL_GetTick>
 8001b98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba4:	d005      	beq.n	8001bb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_Delay+0x44>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bb2:	bf00      	nop
 8001bb4:	f7ff ffe0 	bl	8001b78 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d8f7      	bhi.n	8001bb4 <HAL_Delay+0x28>
  {
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000010 	.word	0x20000010

08001bd4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e0be      	b.n	8001d74 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d109      	bne.n	8001c18 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff fda8 	bl	8001768 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 faff 	bl	800221c <ADC_ConversionStop_Disable>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c26:	f003 0310 	and.w	r3, r3, #16
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f040 8099 	bne.w	8001d62 <HAL_ADC_Init+0x18e>
 8001c30:	7dfb      	ldrb	r3, [r7, #23]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f040 8095 	bne.w	8001d62 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c40:	f023 0302 	bic.w	r3, r3, #2
 8001c44:	f043 0202 	orr.w	r2, r3, #2
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c54:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7b1b      	ldrb	r3, [r3, #12]
 8001c5a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c5c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c5e:	68ba      	ldr	r2, [r7, #8]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c6c:	d003      	beq.n	8001c76 <HAL_ADC_Init+0xa2>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d102      	bne.n	8001c7c <HAL_ADC_Init+0xa8>
 8001c76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c7a:	e000      	b.n	8001c7e <HAL_ADC_Init+0xaa>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	7d1b      	ldrb	r3, [r3, #20]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d119      	bne.n	8001cc0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	7b1b      	ldrb	r3, [r3, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d109      	bne.n	8001ca8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	035a      	lsls	r2, r3, #13
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	e00b      	b.n	8001cc0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cac:	f043 0220 	orr.w	r2, r3, #32
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb8:	f043 0201 	orr.w	r2, r3, #1
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	4b28      	ldr	r3, [pc, #160]	@ (8001d7c <HAL_ADC_Init+0x1a8>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6812      	ldr	r2, [r2, #0]
 8001ce2:	68b9      	ldr	r1, [r7, #8]
 8001ce4:	430b      	orrs	r3, r1
 8001ce6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cf0:	d003      	beq.n	8001cfa <HAL_ADC_Init+0x126>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d104      	bne.n	8001d04 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	051b      	lsls	r3, r3, #20
 8001d02:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <HAL_ADC_Init+0x1ac>)
 8001d20:	4013      	ands	r3, r2
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d10b      	bne.n	8001d40 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d32:	f023 0303 	bic.w	r3, r3, #3
 8001d36:	f043 0201 	orr.w	r2, r3, #1
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d3e:	e018      	b.n	8001d72 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d44:	f023 0312 	bic.w	r3, r3, #18
 8001d48:	f043 0210 	orr.w	r2, r3, #16
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d54:	f043 0201 	orr.w	r2, r3, #1
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d60:	e007      	b.n	8001d72 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d66:	f043 0210 	orr.w	r2, r3, #16
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d72:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	ffe1f7fd 	.word	0xffe1f7fd
 8001d80:	ff1f0efe 	.word	0xff1f0efe

08001d84 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d90:	2300      	movs	r3, #0
 8001d92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a64      	ldr	r2, [pc, #400]	@ (8001f2c <HAL_ADC_Start_DMA+0x1a8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d004      	beq.n	8001da8 <HAL_ADC_Start_DMA+0x24>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a63      	ldr	r2, [pc, #396]	@ (8001f30 <HAL_ADC_Start_DMA+0x1ac>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d106      	bne.n	8001db6 <HAL_ADC_Start_DMA+0x32>
 8001da8:	4b60      	ldr	r3, [pc, #384]	@ (8001f2c <HAL_ADC_Start_DMA+0x1a8>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f040 80b3 	bne.w	8001f1c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d101      	bne.n	8001dc4 <HAL_ADC_Start_DMA+0x40>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e0ae      	b.n	8001f22 <HAL_ADC_Start_DMA+0x19e>
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f000 f9cb 	bl	8002168 <ADC_Enable>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f040 809a 	bne.w	8001f12 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001de6:	f023 0301 	bic.w	r3, r3, #1
 8001dea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a4e      	ldr	r2, [pc, #312]	@ (8001f30 <HAL_ADC_Start_DMA+0x1ac>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d105      	bne.n	8001e08 <HAL_ADC_Start_DMA+0x84>
 8001dfc:	4b4b      	ldr	r3, [pc, #300]	@ (8001f2c <HAL_ADC_Start_DMA+0x1a8>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d115      	bne.n	8001e34 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d026      	beq.n	8001e70 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e32:	e01d      	b.n	8001e70 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e38:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a39      	ldr	r2, [pc, #228]	@ (8001f2c <HAL_ADC_Start_DMA+0x1a8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d004      	beq.n	8001e54 <HAL_ADC_Start_DMA+0xd0>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a38      	ldr	r2, [pc, #224]	@ (8001f30 <HAL_ADC_Start_DMA+0x1ac>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d10d      	bne.n	8001e70 <HAL_ADC_Start_DMA+0xec>
 8001e54:	4b35      	ldr	r3, [pc, #212]	@ (8001f2c <HAL_ADC_Start_DMA+0x1a8>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d007      	beq.n	8001e70 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e64:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d006      	beq.n	8001e8a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e80:	f023 0206 	bic.w	r2, r3, #6
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e88:	e002      	b.n	8001e90 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	4a25      	ldr	r2, [pc, #148]	@ (8001f34 <HAL_ADC_Start_DMA+0x1b0>)
 8001e9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	4a24      	ldr	r2, [pc, #144]	@ (8001f38 <HAL_ADC_Start_DMA+0x1b4>)
 8001ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	4a23      	ldr	r2, [pc, #140]	@ (8001f3c <HAL_ADC_Start_DMA+0x1b8>)
 8001eae:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0202 	mvn.w	r2, #2
 8001eb8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ec8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6a18      	ldr	r0, [r3, #32]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	334c      	adds	r3, #76	@ 0x4c
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f000 fb7f 	bl	80025dc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001ee8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001eec:	d108      	bne.n	8001f00 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001efc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001efe:	e00f      	b.n	8001f20 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689a      	ldr	r2, [r3, #8]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001f0e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001f10:	e006      	b.n	8001f20 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001f1a:	e001      	b.n	8001f20 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40012400 	.word	0x40012400
 8001f30:	40012800 	.word	0x40012800
 8001f34:	0800229f 	.word	0x0800229f
 8001f38:	0800231b 	.word	0x0800231b
 8001f3c:	08002337 	.word	0x08002337

08001f40 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr

08001f52 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr

08001f64 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
	...

08001f78 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f82:	2300      	movs	r3, #0
 8001f84:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d101      	bne.n	8001f98 <HAL_ADC_ConfigChannel+0x20>
 8001f94:	2302      	movs	r3, #2
 8001f96:	e0dc      	b.n	8002152 <HAL_ADC_ConfigChannel+0x1da>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	2b06      	cmp	r3, #6
 8001fa6:	d81c      	bhi.n	8001fe2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3b05      	subs	r3, #5
 8001fba:	221f      	movs	r2, #31
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	4019      	ands	r1, r3
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3b05      	subs	r3, #5
 8001fd4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fe0:	e03c      	b.n	800205c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	d81c      	bhi.n	8002024 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	3b23      	subs	r3, #35	@ 0x23
 8001ffc:	221f      	movs	r2, #31
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	4019      	ands	r1, r3
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	6818      	ldr	r0, [r3, #0]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685a      	ldr	r2, [r3, #4]
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	3b23      	subs	r3, #35	@ 0x23
 8002016:	fa00 f203 	lsl.w	r2, r0, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	631a      	str	r2, [r3, #48]	@ 0x30
 8002022:	e01b      	b.n	800205c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	3b41      	subs	r3, #65	@ 0x41
 8002036:	221f      	movs	r2, #31
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	4019      	ands	r1, r3
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	3b41      	subs	r3, #65	@ 0x41
 8002050:	fa00 f203 	lsl.w	r2, r0, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b09      	cmp	r3, #9
 8002062:	d91c      	bls.n	800209e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68d9      	ldr	r1, [r3, #12]
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4613      	mov	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	4413      	add	r3, r2
 8002074:	3b1e      	subs	r3, #30
 8002076:	2207      	movs	r2, #7
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	4019      	ands	r1, r3
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	6898      	ldr	r0, [r3, #8]
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4613      	mov	r3, r2
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	4413      	add	r3, r2
 800208e:	3b1e      	subs	r3, #30
 8002090:	fa00 f203 	lsl.w	r2, r0, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	60da      	str	r2, [r3, #12]
 800209c:	e019      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6919      	ldr	r1, [r3, #16]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	4613      	mov	r3, r2
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	4413      	add	r3, r2
 80020ae:	2207      	movs	r2, #7
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	4019      	ands	r1, r3
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	6898      	ldr	r0, [r3, #8]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	fa00 f203 	lsl.w	r2, r0, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2b10      	cmp	r3, #16
 80020d8:	d003      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020de:	2b11      	cmp	r3, #17
 80020e0:	d132      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a1d      	ldr	r2, [pc, #116]	@ (800215c <HAL_ADC_ConfigChannel+0x1e4>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d125      	bne.n	8002138 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d126      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002108:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b10      	cmp	r3, #16
 8002110:	d11a      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002112:	4b13      	ldr	r3, [pc, #76]	@ (8002160 <HAL_ADC_ConfigChannel+0x1e8>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a13      	ldr	r2, [pc, #76]	@ (8002164 <HAL_ADC_ConfigChannel+0x1ec>)
 8002118:	fba2 2303 	umull	r2, r3, r2, r3
 800211c:	0c9a      	lsrs	r2, r3, #18
 800211e:	4613      	mov	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002128:	e002      	b.n	8002130 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	3b01      	subs	r3, #1
 800212e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f9      	bne.n	800212a <HAL_ADC_ConfigChannel+0x1b2>
 8002136:	e007      	b.n	8002148 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	f043 0220 	orr.w	r2, r3, #32
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002150:	7bfb      	ldrb	r3, [r7, #15]
}
 8002152:	4618      	mov	r0, r3
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr
 800215c:	40012400 	.word	0x40012400
 8002160:	20000008 	.word	0x20000008
 8002164:	431bde83 	.word	0x431bde83

08002168 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002174:	2300      	movs	r3, #0
 8002176:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b01      	cmp	r3, #1
 8002184:	d040      	beq.n	8002208 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f042 0201 	orr.w	r2, r2, #1
 8002194:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002196:	4b1f      	ldr	r3, [pc, #124]	@ (8002214 <ADC_Enable+0xac>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a1f      	ldr	r2, [pc, #124]	@ (8002218 <ADC_Enable+0xb0>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	0c9b      	lsrs	r3, r3, #18
 80021a2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021a4:	e002      	b.n	80021ac <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	3b01      	subs	r3, #1
 80021aa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f9      	bne.n	80021a6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021b2:	f7ff fce1 	bl	8001b78 <HAL_GetTick>
 80021b6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021b8:	e01f      	b.n	80021fa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021ba:	f7ff fcdd 	bl	8001b78 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d918      	bls.n	80021fa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d011      	beq.n	80021fa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021da:	f043 0210 	orr.w	r2, r3, #16
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e6:	f043 0201 	orr.w	r2, r3, #1
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e007      	b.n	800220a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	2b01      	cmp	r3, #1
 8002206:	d1d8      	bne.n	80021ba <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000008 	.word	0x20000008
 8002218:	431bde83 	.word	0x431bde83

0800221c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b01      	cmp	r3, #1
 8002234:	d12e      	bne.n	8002294 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0201 	bic.w	r2, r2, #1
 8002244:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002246:	f7ff fc97 	bl	8001b78 <HAL_GetTick>
 800224a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800224c:	e01b      	b.n	8002286 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800224e:	f7ff fc93 	bl	8001b78 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d914      	bls.n	8002286 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b01      	cmp	r3, #1
 8002268:	d10d      	bne.n	8002286 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226e:	f043 0210 	orr.w	r2, r3, #16
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227a:	f043 0201 	orr.w	r2, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e007      	b.n	8002296 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b01      	cmp	r3, #1
 8002292:	d0dc      	beq.n	800224e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b084      	sub	sp, #16
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d127      	bne.n	8002308 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022bc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80022ce:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80022d2:	d115      	bne.n	8002300 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d111      	bne.n	8002300 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d105      	bne.n	8002300 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f8:	f043 0201 	orr.w	r2, r3, #1
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7ff fe1d 	bl	8001f40 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002306:	e004      	b.n	8002312 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	4798      	blx	r3
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f7ff fe12 	bl	8001f52 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b084      	sub	sp, #16
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002342:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002348:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002354:	f043 0204 	orr.w	r2, r3, #4
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f7ff fe01 	bl	8001f64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002370:	4b04      	ldr	r3, [pc, #16]	@ (8002384 <__NVIC_GetPriorityGrouping+0x18>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	0a1b      	lsrs	r3, r3, #8
 8002376:	f003 0307 	and.w	r3, r3, #7
}
 800237a:	4618      	mov	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000ed00 	.word	0xe000ed00

08002388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	2b00      	cmp	r3, #0
 8002398:	db0b      	blt.n	80023b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	f003 021f 	and.w	r2, r3, #31
 80023a0:	4906      	ldr	r1, [pc, #24]	@ (80023bc <__NVIC_EnableIRQ+0x34>)
 80023a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a6:	095b      	lsrs	r3, r3, #5
 80023a8:	2001      	movs	r0, #1
 80023aa:	fa00 f202 	lsl.w	r2, r0, r2
 80023ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr
 80023bc:	e000e100 	.word	0xe000e100

080023c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	6039      	str	r1, [r7, #0]
 80023ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	db0a      	blt.n	80023ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	490c      	ldr	r1, [pc, #48]	@ (800240c <__NVIC_SetPriority+0x4c>)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	0112      	lsls	r2, r2, #4
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	440b      	add	r3, r1
 80023e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e8:	e00a      	b.n	8002400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4908      	ldr	r1, [pc, #32]	@ (8002410 <__NVIC_SetPriority+0x50>)
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	3b04      	subs	r3, #4
 80023f8:	0112      	lsls	r2, r2, #4
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	440b      	add	r3, r1
 80023fe:	761a      	strb	r2, [r3, #24]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000e100 	.word	0xe000e100
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f1c3 0307 	rsb	r3, r3, #7
 800242e:	2b04      	cmp	r3, #4
 8002430:	bf28      	it	cs
 8002432:	2304      	movcs	r3, #4
 8002434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3304      	adds	r3, #4
 800243a:	2b06      	cmp	r3, #6
 800243c:	d902      	bls.n	8002444 <NVIC_EncodePriority+0x30>
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3b03      	subs	r3, #3
 8002442:	e000      	b.n	8002446 <NVIC_EncodePriority+0x32>
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002448:	f04f 32ff 	mov.w	r2, #4294967295
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43da      	mvns	r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	401a      	ands	r2, r3
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800245c:	f04f 31ff 	mov.w	r1, #4294967295
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	fa01 f303 	lsl.w	r3, r1, r3
 8002466:	43d9      	mvns	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	4313      	orrs	r3, r2
         );
}
 800246e:	4618      	mov	r0, r3
 8002470:	3724      	adds	r7, #36	@ 0x24
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr

08002478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3b01      	subs	r3, #1
 8002484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002488:	d301      	bcc.n	800248e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800248a:	2301      	movs	r3, #1
 800248c:	e00f      	b.n	80024ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800248e:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <SysTick_Config+0x40>)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002496:	210f      	movs	r1, #15
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f7ff ff90 	bl	80023c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <SysTick_Config+0x40>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a6:	4b04      	ldr	r3, [pc, #16]	@ (80024b8 <SysTick_Config+0x40>)
 80024a8:	2207      	movs	r2, #7
 80024aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	e000e010 	.word	0xe000e010

080024bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
 80024c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024ce:	f7ff ff4d 	bl	800236c <__NVIC_GetPriorityGrouping>
 80024d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	68b9      	ldr	r1, [r7, #8]
 80024d8:	6978      	ldr	r0, [r7, #20]
 80024da:	f7ff ff9b 	bl	8002414 <NVIC_EncodePriority>
 80024de:	4602      	mov	r2, r0
 80024e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e4:	4611      	mov	r1, r2
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff ff6a 	bl	80023c0 <__NVIC_SetPriority>
}
 80024ec:	bf00      	nop
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff ff40 	bl	8002388 <__NVIC_EnableIRQ>
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7ff ffad 	bl	8002478 <SysTick_Config>
 800251e:	4603      	mov	r3, r0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e043      	b.n	80025c6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	4b22      	ldr	r3, [pc, #136]	@ (80025d0 <HAL_DMA_Init+0xa8>)
 8002546:	4413      	add	r3, r2
 8002548:	4a22      	ldr	r2, [pc, #136]	@ (80025d4 <HAL_DMA_Init+0xac>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	091b      	lsrs	r3, r3, #4
 8002550:	009a      	lsls	r2, r3, #2
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a1f      	ldr	r2, [pc, #124]	@ (80025d8 <HAL_DMA_Init+0xb0>)
 800255a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2202      	movs	r2, #2
 8002560:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002572:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002576:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800258c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr
 80025d0:	bffdfff8 	.word	0xbffdfff8
 80025d4:	cccccccd 	.word	0xcccccccd
 80025d8:	40020000 	.word	0x40020000

080025dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_DMA_Start_IT+0x20>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e04b      	b.n	8002694 <HAL_DMA_Start_IT+0xb8>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b01      	cmp	r3, #1
 800260e:	d13a      	bne.n	8002686 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 0201 	bic.w	r2, r2, #1
 800262c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	68b9      	ldr	r1, [r7, #8]
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 f937 	bl	80028a8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263e:	2b00      	cmp	r3, #0
 8002640:	d008      	beq.n	8002654 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f042 020e 	orr.w	r2, r2, #14
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	e00f      	b.n	8002674 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 0204 	bic.w	r2, r2, #4
 8002662:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 020a 	orr.w	r2, r2, #10
 8002672:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0201 	orr.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	e005      	b.n	8002692 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800268e:	2302      	movs	r3, #2
 8002690:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002692:	7dfb      	ldrb	r3, [r7, #23]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	2204      	movs	r2, #4
 80026ba:	409a      	lsls	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d04f      	beq.n	8002764 <HAL_DMA_IRQHandler+0xc8>
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f003 0304 	and.w	r3, r3, #4
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d04a      	beq.n	8002764 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0320 	and.w	r3, r3, #32
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d107      	bne.n	80026ec <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0204 	bic.w	r2, r2, #4
 80026ea:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a66      	ldr	r2, [pc, #408]	@ (800288c <HAL_DMA_IRQHandler+0x1f0>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d029      	beq.n	800274a <HAL_DMA_IRQHandler+0xae>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a65      	ldr	r2, [pc, #404]	@ (8002890 <HAL_DMA_IRQHandler+0x1f4>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d022      	beq.n	8002746 <HAL_DMA_IRQHandler+0xaa>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a63      	ldr	r2, [pc, #396]	@ (8002894 <HAL_DMA_IRQHandler+0x1f8>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d01a      	beq.n	8002740 <HAL_DMA_IRQHandler+0xa4>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a62      	ldr	r2, [pc, #392]	@ (8002898 <HAL_DMA_IRQHandler+0x1fc>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d012      	beq.n	800273a <HAL_DMA_IRQHandler+0x9e>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a60      	ldr	r2, [pc, #384]	@ (800289c <HAL_DMA_IRQHandler+0x200>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d00a      	beq.n	8002734 <HAL_DMA_IRQHandler+0x98>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a5f      	ldr	r2, [pc, #380]	@ (80028a0 <HAL_DMA_IRQHandler+0x204>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d102      	bne.n	800272e <HAL_DMA_IRQHandler+0x92>
 8002728:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800272c:	e00e      	b.n	800274c <HAL_DMA_IRQHandler+0xb0>
 800272e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002732:	e00b      	b.n	800274c <HAL_DMA_IRQHandler+0xb0>
 8002734:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002738:	e008      	b.n	800274c <HAL_DMA_IRQHandler+0xb0>
 800273a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800273e:	e005      	b.n	800274c <HAL_DMA_IRQHandler+0xb0>
 8002740:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002744:	e002      	b.n	800274c <HAL_DMA_IRQHandler+0xb0>
 8002746:	2340      	movs	r3, #64	@ 0x40
 8002748:	e000      	b.n	800274c <HAL_DMA_IRQHandler+0xb0>
 800274a:	2304      	movs	r3, #4
 800274c:	4a55      	ldr	r2, [pc, #340]	@ (80028a4 <HAL_DMA_IRQHandler+0x208>)
 800274e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 8094 	beq.w	8002882 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002762:	e08e      	b.n	8002882 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	2202      	movs	r2, #2
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d056      	beq.n	8002822 <HAL_DMA_IRQHandler+0x186>
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d051      	beq.n	8002822 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d10b      	bne.n	80027a4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 020a 	bic.w	r2, r2, #10
 800279a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a38      	ldr	r2, [pc, #224]	@ (800288c <HAL_DMA_IRQHandler+0x1f0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d029      	beq.n	8002802 <HAL_DMA_IRQHandler+0x166>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a37      	ldr	r2, [pc, #220]	@ (8002890 <HAL_DMA_IRQHandler+0x1f4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d022      	beq.n	80027fe <HAL_DMA_IRQHandler+0x162>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a35      	ldr	r2, [pc, #212]	@ (8002894 <HAL_DMA_IRQHandler+0x1f8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d01a      	beq.n	80027f8 <HAL_DMA_IRQHandler+0x15c>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a34      	ldr	r2, [pc, #208]	@ (8002898 <HAL_DMA_IRQHandler+0x1fc>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d012      	beq.n	80027f2 <HAL_DMA_IRQHandler+0x156>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a32      	ldr	r2, [pc, #200]	@ (800289c <HAL_DMA_IRQHandler+0x200>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00a      	beq.n	80027ec <HAL_DMA_IRQHandler+0x150>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a31      	ldr	r2, [pc, #196]	@ (80028a0 <HAL_DMA_IRQHandler+0x204>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d102      	bne.n	80027e6 <HAL_DMA_IRQHandler+0x14a>
 80027e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80027e4:	e00e      	b.n	8002804 <HAL_DMA_IRQHandler+0x168>
 80027e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027ea:	e00b      	b.n	8002804 <HAL_DMA_IRQHandler+0x168>
 80027ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027f0:	e008      	b.n	8002804 <HAL_DMA_IRQHandler+0x168>
 80027f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027f6:	e005      	b.n	8002804 <HAL_DMA_IRQHandler+0x168>
 80027f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027fc:	e002      	b.n	8002804 <HAL_DMA_IRQHandler+0x168>
 80027fe:	2320      	movs	r3, #32
 8002800:	e000      	b.n	8002804 <HAL_DMA_IRQHandler+0x168>
 8002802:	2302      	movs	r3, #2
 8002804:	4a27      	ldr	r2, [pc, #156]	@ (80028a4 <HAL_DMA_IRQHandler+0x208>)
 8002806:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	d034      	beq.n	8002882 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002820:	e02f      	b.n	8002882 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	2208      	movs	r2, #8
 8002828:	409a      	lsls	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4013      	ands	r3, r2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d028      	beq.n	8002884 <HAL_DMA_IRQHandler+0x1e8>
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b00      	cmp	r3, #0
 800283a:	d023      	beq.n	8002884 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 020e 	bic.w	r2, r2, #14
 800284a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002854:	2101      	movs	r1, #1
 8002856:	fa01 f202 	lsl.w	r2, r1, r2
 800285a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	2b00      	cmp	r3, #0
 8002878:	d004      	beq.n	8002884 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	4798      	blx	r3
    }
  }
  return;
 8002882:	bf00      	nop
 8002884:	bf00      	nop
}
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40020008 	.word	0x40020008
 8002890:	4002001c 	.word	0x4002001c
 8002894:	40020030 	.word	0x40020030
 8002898:	40020044 	.word	0x40020044
 800289c:	40020058 	.word	0x40020058
 80028a0:	4002006c 	.word	0x4002006c
 80028a4:	40020000 	.word	0x40020000

080028a8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
 80028b4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028be:	2101      	movs	r1, #1
 80028c0:	fa01 f202 	lsl.w	r2, r1, r2
 80028c4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	2b10      	cmp	r3, #16
 80028d4:	d108      	bne.n	80028e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028e6:	e007      	b.n	80028f8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	60da      	str	r2, [r3, #12]
}
 80028f8:	bf00      	nop
 80028fa:	3714      	adds	r7, #20
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
	...

08002904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002904:	b480      	push	{r7}
 8002906:	b08b      	sub	sp, #44	@ 0x2c
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002912:	2300      	movs	r3, #0
 8002914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002916:	e169      	b.n	8002bec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002918:	2201      	movs	r2, #1
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	69fa      	ldr	r2, [r7, #28]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	429a      	cmp	r2, r3
 8002932:	f040 8158 	bne.w	8002be6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	4a9a      	ldr	r2, [pc, #616]	@ (8002ba4 <HAL_GPIO_Init+0x2a0>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d05e      	beq.n	80029fe <HAL_GPIO_Init+0xfa>
 8002940:	4a98      	ldr	r2, [pc, #608]	@ (8002ba4 <HAL_GPIO_Init+0x2a0>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d875      	bhi.n	8002a32 <HAL_GPIO_Init+0x12e>
 8002946:	4a98      	ldr	r2, [pc, #608]	@ (8002ba8 <HAL_GPIO_Init+0x2a4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d058      	beq.n	80029fe <HAL_GPIO_Init+0xfa>
 800294c:	4a96      	ldr	r2, [pc, #600]	@ (8002ba8 <HAL_GPIO_Init+0x2a4>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d86f      	bhi.n	8002a32 <HAL_GPIO_Init+0x12e>
 8002952:	4a96      	ldr	r2, [pc, #600]	@ (8002bac <HAL_GPIO_Init+0x2a8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d052      	beq.n	80029fe <HAL_GPIO_Init+0xfa>
 8002958:	4a94      	ldr	r2, [pc, #592]	@ (8002bac <HAL_GPIO_Init+0x2a8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d869      	bhi.n	8002a32 <HAL_GPIO_Init+0x12e>
 800295e:	4a94      	ldr	r2, [pc, #592]	@ (8002bb0 <HAL_GPIO_Init+0x2ac>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d04c      	beq.n	80029fe <HAL_GPIO_Init+0xfa>
 8002964:	4a92      	ldr	r2, [pc, #584]	@ (8002bb0 <HAL_GPIO_Init+0x2ac>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d863      	bhi.n	8002a32 <HAL_GPIO_Init+0x12e>
 800296a:	4a92      	ldr	r2, [pc, #584]	@ (8002bb4 <HAL_GPIO_Init+0x2b0>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d046      	beq.n	80029fe <HAL_GPIO_Init+0xfa>
 8002970:	4a90      	ldr	r2, [pc, #576]	@ (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d85d      	bhi.n	8002a32 <HAL_GPIO_Init+0x12e>
 8002976:	2b12      	cmp	r3, #18
 8002978:	d82a      	bhi.n	80029d0 <HAL_GPIO_Init+0xcc>
 800297a:	2b12      	cmp	r3, #18
 800297c:	d859      	bhi.n	8002a32 <HAL_GPIO_Init+0x12e>
 800297e:	a201      	add	r2, pc, #4	@ (adr r2, 8002984 <HAL_GPIO_Init+0x80>)
 8002980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002984:	080029ff 	.word	0x080029ff
 8002988:	080029d9 	.word	0x080029d9
 800298c:	080029eb 	.word	0x080029eb
 8002990:	08002a2d 	.word	0x08002a2d
 8002994:	08002a33 	.word	0x08002a33
 8002998:	08002a33 	.word	0x08002a33
 800299c:	08002a33 	.word	0x08002a33
 80029a0:	08002a33 	.word	0x08002a33
 80029a4:	08002a33 	.word	0x08002a33
 80029a8:	08002a33 	.word	0x08002a33
 80029ac:	08002a33 	.word	0x08002a33
 80029b0:	08002a33 	.word	0x08002a33
 80029b4:	08002a33 	.word	0x08002a33
 80029b8:	08002a33 	.word	0x08002a33
 80029bc:	08002a33 	.word	0x08002a33
 80029c0:	08002a33 	.word	0x08002a33
 80029c4:	08002a33 	.word	0x08002a33
 80029c8:	080029e1 	.word	0x080029e1
 80029cc:	080029f5 	.word	0x080029f5
 80029d0:	4a79      	ldr	r2, [pc, #484]	@ (8002bb8 <HAL_GPIO_Init+0x2b4>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d013      	beq.n	80029fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029d6:	e02c      	b.n	8002a32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	623b      	str	r3, [r7, #32]
          break;
 80029de:	e029      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	3304      	adds	r3, #4
 80029e6:	623b      	str	r3, [r7, #32]
          break;
 80029e8:	e024      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	3308      	adds	r3, #8
 80029f0:	623b      	str	r3, [r7, #32]
          break;
 80029f2:	e01f      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	330c      	adds	r3, #12
 80029fa:	623b      	str	r3, [r7, #32]
          break;
 80029fc:	e01a      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d102      	bne.n	8002a0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a06:	2304      	movs	r3, #4
 8002a08:	623b      	str	r3, [r7, #32]
          break;
 8002a0a:	e013      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d105      	bne.n	8002a20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a14:	2308      	movs	r3, #8
 8002a16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	611a      	str	r2, [r3, #16]
          break;
 8002a1e:	e009      	b.n	8002a34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a20:	2308      	movs	r3, #8
 8002a22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69fa      	ldr	r2, [r7, #28]
 8002a28:	615a      	str	r2, [r3, #20]
          break;
 8002a2a:	e003      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	623b      	str	r3, [r7, #32]
          break;
 8002a30:	e000      	b.n	8002a34 <HAL_GPIO_Init+0x130>
          break;
 8002a32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	2bff      	cmp	r3, #255	@ 0xff
 8002a38:	d801      	bhi.n	8002a3e <HAL_GPIO_Init+0x13a>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	e001      	b.n	8002a42 <HAL_GPIO_Init+0x13e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3304      	adds	r3, #4
 8002a42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	2bff      	cmp	r3, #255	@ 0xff
 8002a48:	d802      	bhi.n	8002a50 <HAL_GPIO_Init+0x14c>
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	e002      	b.n	8002a56 <HAL_GPIO_Init+0x152>
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	3b08      	subs	r3, #8
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	210f      	movs	r1, #15
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	fa01 f303 	lsl.w	r3, r1, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	401a      	ands	r2, r3
 8002a68:	6a39      	ldr	r1, [r7, #32]
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a70:	431a      	orrs	r2, r3
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 80b1 	beq.w	8002be6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a84:	4b4d      	ldr	r3, [pc, #308]	@ (8002bbc <HAL_GPIO_Init+0x2b8>)
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	4a4c      	ldr	r2, [pc, #304]	@ (8002bbc <HAL_GPIO_Init+0x2b8>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6193      	str	r3, [r2, #24]
 8002a90:	4b4a      	ldr	r3, [pc, #296]	@ (8002bbc <HAL_GPIO_Init+0x2b8>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	f003 0301 	and.w	r3, r3, #1
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a9c:	4a48      	ldr	r2, [pc, #288]	@ (8002bc0 <HAL_GPIO_Init+0x2bc>)
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa0:	089b      	lsrs	r3, r3, #2
 8002aa2:	3302      	adds	r3, #2
 8002aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	4013      	ands	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a40      	ldr	r2, [pc, #256]	@ (8002bc4 <HAL_GPIO_Init+0x2c0>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d013      	beq.n	8002af0 <HAL_GPIO_Init+0x1ec>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a3f      	ldr	r2, [pc, #252]	@ (8002bc8 <HAL_GPIO_Init+0x2c4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d00d      	beq.n	8002aec <HAL_GPIO_Init+0x1e8>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8002bcc <HAL_GPIO_Init+0x2c8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d007      	beq.n	8002ae8 <HAL_GPIO_Init+0x1e4>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a3d      	ldr	r2, [pc, #244]	@ (8002bd0 <HAL_GPIO_Init+0x2cc>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d101      	bne.n	8002ae4 <HAL_GPIO_Init+0x1e0>
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e006      	b.n	8002af2 <HAL_GPIO_Init+0x1ee>
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	e004      	b.n	8002af2 <HAL_GPIO_Init+0x1ee>
 8002ae8:	2302      	movs	r3, #2
 8002aea:	e002      	b.n	8002af2 <HAL_GPIO_Init+0x1ee>
 8002aec:	2301      	movs	r3, #1
 8002aee:	e000      	b.n	8002af2 <HAL_GPIO_Init+0x1ee>
 8002af0:	2300      	movs	r3, #0
 8002af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002af4:	f002 0203 	and.w	r2, r2, #3
 8002af8:	0092      	lsls	r2, r2, #2
 8002afa:	4093      	lsls	r3, r2
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b02:	492f      	ldr	r1, [pc, #188]	@ (8002bc0 <HAL_GPIO_Init+0x2bc>)
 8002b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b06:	089b      	lsrs	r3, r3, #2
 8002b08:	3302      	adds	r3, #2
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d006      	beq.n	8002b2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	492c      	ldr	r1, [pc, #176]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	608b      	str	r3, [r1, #8]
 8002b28:	e006      	b.n	8002b38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	4928      	ldr	r1, [pc, #160]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d006      	beq.n	8002b52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b44:	4b23      	ldr	r3, [pc, #140]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b46:	68da      	ldr	r2, [r3, #12]
 8002b48:	4922      	ldr	r1, [pc, #136]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	60cb      	str	r3, [r1, #12]
 8002b50:	e006      	b.n	8002b60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b52:	4b20      	ldr	r3, [pc, #128]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	491e      	ldr	r1, [pc, #120]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d006      	beq.n	8002b7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b6c:	4b19      	ldr	r3, [pc, #100]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	4918      	ldr	r1, [pc, #96]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]
 8002b78:	e006      	b.n	8002b88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b7a:	4b16      	ldr	r3, [pc, #88]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	4914      	ldr	r1, [pc, #80]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d021      	beq.n	8002bd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b94:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	490e      	ldr	r1, [pc, #56]	@ (8002bd4 <HAL_GPIO_Init+0x2d0>)
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	600b      	str	r3, [r1, #0]
 8002ba0:	e021      	b.n	8002be6 <HAL_GPIO_Init+0x2e2>
 8002ba2:	bf00      	nop
 8002ba4:	10320000 	.word	0x10320000
 8002ba8:	10310000 	.word	0x10310000
 8002bac:	10220000 	.word	0x10220000
 8002bb0:	10210000 	.word	0x10210000
 8002bb4:	10120000 	.word	0x10120000
 8002bb8:	10110000 	.word	0x10110000
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	40010800 	.word	0x40010800
 8002bc8:	40010c00 	.word	0x40010c00
 8002bcc:	40011000 	.word	0x40011000
 8002bd0:	40011400 	.word	0x40011400
 8002bd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_GPIO_Init+0x304>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	4909      	ldr	r1, [pc, #36]	@ (8002c08 <HAL_GPIO_Init+0x304>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	3301      	adds	r3, #1
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f47f ae8e 	bne.w	8002918 <HAL_GPIO_Init+0x14>
  }
}
 8002bfc:	bf00      	nop
 8002bfe:	bf00      	nop
 8002c00:	372c      	adds	r7, #44	@ 0x2c
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	40010400 	.word	0x40010400

08002c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e12b      	b.n	8002e76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d106      	bne.n	8002c38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7fe fe00 	bl	8001838 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2224      	movs	r2, #36	@ 0x24
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c70:	f001 f842 	bl	8003cf8 <HAL_RCC_GetPCLK1Freq>
 8002c74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	4a81      	ldr	r2, [pc, #516]	@ (8002e80 <HAL_I2C_Init+0x274>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d807      	bhi.n	8002c90 <HAL_I2C_Init+0x84>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4a80      	ldr	r2, [pc, #512]	@ (8002e84 <HAL_I2C_Init+0x278>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	bf94      	ite	ls
 8002c88:	2301      	movls	r3, #1
 8002c8a:	2300      	movhi	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	e006      	b.n	8002c9e <HAL_I2C_Init+0x92>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4a7d      	ldr	r2, [pc, #500]	@ (8002e88 <HAL_I2C_Init+0x27c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	bf94      	ite	ls
 8002c98:	2301      	movls	r3, #1
 8002c9a:	2300      	movhi	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e0e7      	b.n	8002e76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	4a78      	ldr	r2, [pc, #480]	@ (8002e8c <HAL_I2C_Init+0x280>)
 8002caa:	fba2 2303 	umull	r2, r3, r2, r3
 8002cae:	0c9b      	lsrs	r3, r3, #18
 8002cb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	4a6a      	ldr	r2, [pc, #424]	@ (8002e80 <HAL_I2C_Init+0x274>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d802      	bhi.n	8002ce0 <HAL_I2C_Init+0xd4>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	e009      	b.n	8002cf4 <HAL_I2C_Init+0xe8>
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ce6:	fb02 f303 	mul.w	r3, r2, r3
 8002cea:	4a69      	ldr	r2, [pc, #420]	@ (8002e90 <HAL_I2C_Init+0x284>)
 8002cec:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf0:	099b      	lsrs	r3, r3, #6
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	430b      	orrs	r3, r1
 8002cfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	495c      	ldr	r1, [pc, #368]	@ (8002e80 <HAL_I2C_Init+0x274>)
 8002d10:	428b      	cmp	r3, r1
 8002d12:	d819      	bhi.n	8002d48 <HAL_I2C_Init+0x13c>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	1e59      	subs	r1, r3, #1
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d22:	1c59      	adds	r1, r3, #1
 8002d24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d28:	400b      	ands	r3, r1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00a      	beq.n	8002d44 <HAL_I2C_Init+0x138>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1e59      	subs	r1, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d42:	e051      	b.n	8002de8 <HAL_I2C_Init+0x1dc>
 8002d44:	2304      	movs	r3, #4
 8002d46:	e04f      	b.n	8002de8 <HAL_I2C_Init+0x1dc>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d111      	bne.n	8002d74 <HAL_I2C_Init+0x168>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1e58      	subs	r0, r3, #1
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	440b      	add	r3, r1
 8002d5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d62:	3301      	adds	r3, #1
 8002d64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	bf0c      	ite	eq
 8002d6c:	2301      	moveq	r3, #1
 8002d6e:	2300      	movne	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	e012      	b.n	8002d9a <HAL_I2C_Init+0x18e>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	1e58      	subs	r0, r3, #1
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6859      	ldr	r1, [r3, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	0099      	lsls	r1, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	bf0c      	ite	eq
 8002d94:	2301      	moveq	r3, #1
 8002d96:	2300      	movne	r3, #0
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_I2C_Init+0x196>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e022      	b.n	8002de8 <HAL_I2C_Init+0x1dc>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10e      	bne.n	8002dc8 <HAL_I2C_Init+0x1bc>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	1e58      	subs	r0, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6859      	ldr	r1, [r3, #4]
 8002db2:	460b      	mov	r3, r1
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	440b      	add	r3, r1
 8002db8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dc6:	e00f      	b.n	8002de8 <HAL_I2C_Init+0x1dc>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1e58      	subs	r0, r3, #1
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6859      	ldr	r1, [r3, #4]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	0099      	lsls	r1, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dde:	3301      	adds	r3, #1
 8002de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	6809      	ldr	r1, [r1, #0]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69da      	ldr	r2, [r3, #28]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a1b      	ldr	r3, [r3, #32]
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6911      	ldr	r1, [r2, #16]
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	68d2      	ldr	r2, [r2, #12]
 8002e22:	4311      	orrs	r1, r2
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6812      	ldr	r2, [r2, #0]
 8002e28:	430b      	orrs	r3, r1
 8002e2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695a      	ldr	r2, [r3, #20]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0201 	orr.w	r2, r2, #1
 8002e56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2220      	movs	r2, #32
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	000186a0 	.word	0x000186a0
 8002e84:	001e847f 	.word	0x001e847f
 8002e88:	003d08ff 	.word	0x003d08ff
 8002e8c:	431bde83 	.word	0x431bde83
 8002e90:	10624dd3 	.word	0x10624dd3

08002e94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b088      	sub	sp, #32
 8002e98:	af02      	add	r7, sp, #8
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	4608      	mov	r0, r1
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	817b      	strh	r3, [r7, #10]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	813b      	strh	r3, [r7, #8]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002eae:	f7fe fe63 	bl	8001b78 <HAL_GetTick>
 8002eb2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	f040 80d9 	bne.w	8003074 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	9300      	str	r3, [sp, #0]
 8002ec6:	2319      	movs	r3, #25
 8002ec8:	2201      	movs	r2, #1
 8002eca:	496d      	ldr	r1, [pc, #436]	@ (8003080 <HAL_I2C_Mem_Write+0x1ec>)
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f971 	bl	80031b4 <I2C_WaitOnFlagUntilTimeout>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e0cc      	b.n	8003076 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_I2C_Mem_Write+0x56>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e0c5      	b.n	8003076 <HAL_I2C_Mem_Write+0x1e2>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d007      	beq.n	8002f10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0201 	orr.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2221      	movs	r2, #33	@ 0x21
 8002f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2240      	movs	r2, #64	@ 0x40
 8002f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6a3a      	ldr	r2, [r7, #32]
 8002f3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4a4d      	ldr	r2, [pc, #308]	@ (8003084 <HAL_I2C_Mem_Write+0x1f0>)
 8002f50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f52:	88f8      	ldrh	r0, [r7, #6]
 8002f54:	893a      	ldrh	r2, [r7, #8]
 8002f56:	8979      	ldrh	r1, [r7, #10]
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	4603      	mov	r3, r0
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 f890 	bl	8003088 <I2C_RequestMemoryWrite>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d052      	beq.n	8003014 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e081      	b.n	8003076 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 fa36 	bl	80033e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00d      	beq.n	8002f9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d107      	bne.n	8002f9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e06b      	b.n	8003076 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	781a      	ldrb	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b04      	cmp	r3, #4
 8002fda:	d11b      	bne.n	8003014 <HAL_I2C_Mem_Write+0x180>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d017      	beq.n	8003014 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	781a      	ldrb	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1aa      	bne.n	8002f72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 fa29 	bl	8003478 <I2C_WaitOnBTFFlagUntilTimeout>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00d      	beq.n	8003048 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	2b04      	cmp	r3, #4
 8003032:	d107      	bne.n	8003044 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003042:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e016      	b.n	8003076 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003056:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	e000      	b.n	8003076 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003074:	2302      	movs	r3, #2
  }
}
 8003076:	4618      	mov	r0, r3
 8003078:	3718      	adds	r7, #24
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	00100002 	.word	0x00100002
 8003084:	ffff0000 	.word	0xffff0000

08003088 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af02      	add	r7, sp, #8
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	4608      	mov	r0, r1
 8003092:	4611      	mov	r1, r2
 8003094:	461a      	mov	r2, r3
 8003096:	4603      	mov	r3, r0
 8003098:	817b      	strh	r3, [r7, #10]
 800309a:	460b      	mov	r3, r1
 800309c:	813b      	strh	r3, [r7, #8]
 800309e:	4613      	mov	r3, r2
 80030a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	6a3b      	ldr	r3, [r7, #32]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 f878 	bl	80031b4 <I2C_WaitOnFlagUntilTimeout>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00d      	beq.n	80030e6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030d8:	d103      	bne.n	80030e2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e05f      	b.n	80031a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030e6:	897b      	ldrh	r3, [r7, #10]
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	6a3a      	ldr	r2, [r7, #32]
 80030fa:	492d      	ldr	r1, [pc, #180]	@ (80031b0 <I2C_RequestMemoryWrite+0x128>)
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 f8d3 	bl	80032a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e04c      	b.n	80031a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003124:	6a39      	ldr	r1, [r7, #32]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f95e 	bl	80033e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00d      	beq.n	800314e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	2b04      	cmp	r3, #4
 8003138:	d107      	bne.n	800314a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003148:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e02b      	b.n	80031a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800314e:	88fb      	ldrh	r3, [r7, #6]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d105      	bne.n	8003160 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003154:	893b      	ldrh	r3, [r7, #8]
 8003156:	b2da      	uxtb	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	611a      	str	r2, [r3, #16]
 800315e:	e021      	b.n	80031a4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003160:	893b      	ldrh	r3, [r7, #8]
 8003162:	0a1b      	lsrs	r3, r3, #8
 8003164:	b29b      	uxth	r3, r3
 8003166:	b2da      	uxtb	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800316e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003170:	6a39      	ldr	r1, [r7, #32]
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f938 	bl	80033e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00d      	beq.n	800319a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	2b04      	cmp	r3, #4
 8003184:	d107      	bne.n	8003196 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003194:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e005      	b.n	80031a6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800319a:	893b      	ldrh	r3, [r7, #8]
 800319c:	b2da      	uxtb	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	00010002 	.word	0x00010002

080031b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	603b      	str	r3, [r7, #0]
 80031c0:	4613      	mov	r3, r2
 80031c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031c4:	e048      	b.n	8003258 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031cc:	d044      	beq.n	8003258 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ce:	f7fe fcd3 	bl	8001b78 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d302      	bcc.n	80031e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d139      	bne.n	8003258 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	0c1b      	lsrs	r3, r3, #16
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d10d      	bne.n	800320a <I2C_WaitOnFlagUntilTimeout+0x56>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	695b      	ldr	r3, [r3, #20]
 80031f4:	43da      	mvns	r2, r3
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	4013      	ands	r3, r2
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	bf0c      	ite	eq
 8003200:	2301      	moveq	r3, #1
 8003202:	2300      	movne	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	461a      	mov	r2, r3
 8003208:	e00c      	b.n	8003224 <I2C_WaitOnFlagUntilTimeout+0x70>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	43da      	mvns	r2, r3
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	4013      	ands	r3, r2
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	bf0c      	ite	eq
 800321c:	2301      	moveq	r3, #1
 800321e:	2300      	movne	r3, #0
 8003220:	b2db      	uxtb	r3, r3
 8003222:	461a      	mov	r2, r3
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	429a      	cmp	r2, r3
 8003228:	d116      	bne.n	8003258 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2220      	movs	r2, #32
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003244:	f043 0220 	orr.w	r2, r3, #32
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e023      	b.n	80032a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	0c1b      	lsrs	r3, r3, #16
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b01      	cmp	r3, #1
 8003260:	d10d      	bne.n	800327e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	43da      	mvns	r2, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4013      	ands	r3, r2
 800326e:	b29b      	uxth	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	bf0c      	ite	eq
 8003274:	2301      	moveq	r3, #1
 8003276:	2300      	movne	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	e00c      	b.n	8003298 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	43da      	mvns	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4013      	ands	r3, r2
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	bf0c      	ite	eq
 8003290:	2301      	moveq	r3, #1
 8003292:	2300      	movne	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	461a      	mov	r2, r3
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	429a      	cmp	r2, r3
 800329c:	d093      	beq.n	80031c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
 80032b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032b6:	e071      	b.n	800339c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032c6:	d123      	bne.n	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	f043 0204 	orr.w	r2, r3, #4
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e067      	b.n	80033e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003316:	d041      	beq.n	800339c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003318:	f7fe fc2e 	bl	8001b78 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	429a      	cmp	r2, r3
 8003326:	d302      	bcc.n	800332e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d136      	bne.n	800339c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	0c1b      	lsrs	r3, r3, #16
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b01      	cmp	r3, #1
 8003336:	d10c      	bne.n	8003352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	43da      	mvns	r2, r3
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	4013      	ands	r3, r2
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	bf14      	ite	ne
 800334a:	2301      	movne	r3, #1
 800334c:	2300      	moveq	r3, #0
 800334e:	b2db      	uxtb	r3, r3
 8003350:	e00b      	b.n	800336a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	43da      	mvns	r2, r3
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	4013      	ands	r3, r2
 800335e:	b29b      	uxth	r3, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	bf14      	ite	ne
 8003364:	2301      	movne	r3, #1
 8003366:	2300      	moveq	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d016      	beq.n	800339c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2220      	movs	r2, #32
 8003378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003388:	f043 0220 	orr.w	r2, r3, #32
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e021      	b.n	80033e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	0c1b      	lsrs	r3, r3, #16
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d10c      	bne.n	80033c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	43da      	mvns	r2, r3
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	4013      	ands	r3, r2
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf14      	ite	ne
 80033b8:	2301      	movne	r3, #1
 80033ba:	2300      	moveq	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	e00b      	b.n	80033d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	43da      	mvns	r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	4013      	ands	r3, r2
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	bf14      	ite	ne
 80033d2:	2301      	movne	r3, #1
 80033d4:	2300      	moveq	r3, #0
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f47f af6d 	bne.w	80032b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033f4:	e034      	b.n	8003460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 f886 	bl	8003508 <I2C_IsAcknowledgeFailed>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e034      	b.n	8003470 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340c:	d028      	beq.n	8003460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340e:	f7fe fbb3 	bl	8001b78 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	429a      	cmp	r2, r3
 800341c:	d302      	bcc.n	8003424 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d11d      	bne.n	8003460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342e:	2b80      	cmp	r3, #128	@ 0x80
 8003430:	d016      	beq.n	8003460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	f043 0220 	orr.w	r2, r3, #32
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e007      	b.n	8003470 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346a:	2b80      	cmp	r3, #128	@ 0x80
 800346c:	d1c3      	bne.n	80033f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003484:	e034      	b.n	80034f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f000 f83e 	bl	8003508 <I2C_IsAcknowledgeFailed>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e034      	b.n	8003500 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349c:	d028      	beq.n	80034f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349e:	f7fe fb6b 	bl	8001b78 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d302      	bcc.n	80034b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d11d      	bne.n	80034f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	f003 0304 	and.w	r3, r3, #4
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d016      	beq.n	80034f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034dc:	f043 0220 	orr.w	r2, r3, #32
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e007      	b.n	8003500 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d1c3      	bne.n	8003486 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800351a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800351e:	d11b      	bne.n	8003558 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003528:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	f043 0204 	orr.w	r2, r3, #4
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e000      	b.n	800355a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr

08003564 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e272      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 8087 	beq.w	8003692 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003584:	4b92      	ldr	r3, [pc, #584]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 030c 	and.w	r3, r3, #12
 800358c:	2b04      	cmp	r3, #4
 800358e:	d00c      	beq.n	80035aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003590:	4b8f      	ldr	r3, [pc, #572]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 030c 	and.w	r3, r3, #12
 8003598:	2b08      	cmp	r3, #8
 800359a:	d112      	bne.n	80035c2 <HAL_RCC_OscConfig+0x5e>
 800359c:	4b8c      	ldr	r3, [pc, #560]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a8:	d10b      	bne.n	80035c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035aa:	4b89      	ldr	r3, [pc, #548]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d06c      	beq.n	8003690 <HAL_RCC_OscConfig+0x12c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d168      	bne.n	8003690 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e24c      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035ca:	d106      	bne.n	80035da <HAL_RCC_OscConfig+0x76>
 80035cc:	4b80      	ldr	r3, [pc, #512]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a7f      	ldr	r2, [pc, #508]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d6:	6013      	str	r3, [r2, #0]
 80035d8:	e02e      	b.n	8003638 <HAL_RCC_OscConfig+0xd4>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0x98>
 80035e2:	4b7b      	ldr	r3, [pc, #492]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7a      	ldr	r2, [pc, #488]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	4b78      	ldr	r3, [pc, #480]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a77      	ldr	r2, [pc, #476]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	e01d      	b.n	8003638 <HAL_RCC_OscConfig+0xd4>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003604:	d10c      	bne.n	8003620 <HAL_RCC_OscConfig+0xbc>
 8003606:	4b72      	ldr	r3, [pc, #456]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a71      	ldr	r2, [pc, #452]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800360c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b6f      	ldr	r3, [pc, #444]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a6e      	ldr	r2, [pc, #440]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	e00b      	b.n	8003638 <HAL_RCC_OscConfig+0xd4>
 8003620:	4b6b      	ldr	r3, [pc, #428]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a6a      	ldr	r2, [pc, #424]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003626:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800362a:	6013      	str	r3, [r2, #0]
 800362c:	4b68      	ldr	r3, [pc, #416]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a67      	ldr	r2, [pc, #412]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003632:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003636:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d013      	beq.n	8003668 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003640:	f7fe fa9a 	bl	8001b78 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003648:	f7fe fa96 	bl	8001b78 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b64      	cmp	r3, #100	@ 0x64
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e200      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365a:	4b5d      	ldr	r3, [pc, #372]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d0f0      	beq.n	8003648 <HAL_RCC_OscConfig+0xe4>
 8003666:	e014      	b.n	8003692 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fe fa86 	bl	8001b78 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003670:	f7fe fa82 	bl	8001b78 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	@ 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e1ec      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003682:	4b53      	ldr	r3, [pc, #332]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x10c>
 800368e:	e000      	b.n	8003692 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d063      	beq.n	8003766 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800369e:	4b4c      	ldr	r3, [pc, #304]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f003 030c 	and.w	r3, r3, #12
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00b      	beq.n	80036c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80036aa:	4b49      	ldr	r3, [pc, #292]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d11c      	bne.n	80036f0 <HAL_RCC_OscConfig+0x18c>
 80036b6:	4b46      	ldr	r3, [pc, #280]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d116      	bne.n	80036f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036c2:	4b43      	ldr	r3, [pc, #268]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d005      	beq.n	80036da <HAL_RCC_OscConfig+0x176>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d001      	beq.n	80036da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e1c0      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036da:	4b3d      	ldr	r3, [pc, #244]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	4939      	ldr	r1, [pc, #228]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ee:	e03a      	b.n	8003766 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d020      	beq.n	800373a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036f8:	4b36      	ldr	r3, [pc, #216]	@ (80037d4 <HAL_RCC_OscConfig+0x270>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fe:	f7fe fa3b 	bl	8001b78 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003704:	e008      	b.n	8003718 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003706:	f7fe fa37 	bl	8001b78 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e1a1      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003718:	4b2d      	ldr	r3, [pc, #180]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0f0      	beq.n	8003706 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003724:	4b2a      	ldr	r3, [pc, #168]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4927      	ldr	r1, [pc, #156]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 8003734:	4313      	orrs	r3, r2
 8003736:	600b      	str	r3, [r1, #0]
 8003738:	e015      	b.n	8003766 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800373a:	4b26      	ldr	r3, [pc, #152]	@ (80037d4 <HAL_RCC_OscConfig+0x270>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fe fa1a 	bl	8001b78 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003748:	f7fe fa16 	bl	8001b78 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e180      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800375a:	4b1d      	ldr	r3, [pc, #116]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d03a      	beq.n	80037e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d019      	beq.n	80037ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800377a:	4b17      	ldr	r3, [pc, #92]	@ (80037d8 <HAL_RCC_OscConfig+0x274>)
 800377c:	2201      	movs	r2, #1
 800377e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003780:	f7fe f9fa 	bl	8001b78 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003788:	f7fe f9f6 	bl	8001b78 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e160      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800379a:	4b0d      	ldr	r3, [pc, #52]	@ (80037d0 <HAL_RCC_OscConfig+0x26c>)
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80037a6:	2001      	movs	r0, #1
 80037a8:	f000 faba 	bl	8003d20 <RCC_Delay>
 80037ac:	e01c      	b.n	80037e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ae:	4b0a      	ldr	r3, [pc, #40]	@ (80037d8 <HAL_RCC_OscConfig+0x274>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b4:	f7fe f9e0 	bl	8001b78 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037ba:	e00f      	b.n	80037dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037bc:	f7fe f9dc 	bl	8001b78 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d908      	bls.n	80037dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e146      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
 80037ce:	bf00      	nop
 80037d0:	40021000 	.word	0x40021000
 80037d4:	42420000 	.word	0x42420000
 80037d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037dc:	4b92      	ldr	r3, [pc, #584]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80037de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1e9      	bne.n	80037bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80a6 	beq.w	8003942 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037f6:	2300      	movs	r3, #0
 80037f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037fa:	4b8b      	ldr	r3, [pc, #556]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10d      	bne.n	8003822 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003806:	4b88      	ldr	r3, [pc, #544]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	4a87      	ldr	r2, [pc, #540]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003810:	61d3      	str	r3, [r2, #28]
 8003812:	4b85      	ldr	r3, [pc, #532]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800381e:	2301      	movs	r3, #1
 8003820:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003822:	4b82      	ldr	r3, [pc, #520]	@ (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800382a:	2b00      	cmp	r3, #0
 800382c:	d118      	bne.n	8003860 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800382e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a7e      	ldr	r2, [pc, #504]	@ (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003838:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800383a:	f7fe f99d 	bl	8001b78 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003840:	e008      	b.n	8003854 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003842:	f7fe f999 	bl	8001b78 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b64      	cmp	r3, #100	@ 0x64
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e103      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003854:	4b75      	ldr	r3, [pc, #468]	@ (8003a2c <HAL_RCC_OscConfig+0x4c8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0f0      	beq.n	8003842 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d106      	bne.n	8003876 <HAL_RCC_OscConfig+0x312>
 8003868:	4b6f      	ldr	r3, [pc, #444]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	4a6e      	ldr	r2, [pc, #440]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	6213      	str	r3, [r2, #32]
 8003874:	e02d      	b.n	80038d2 <HAL_RCC_OscConfig+0x36e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10c      	bne.n	8003898 <HAL_RCC_OscConfig+0x334>
 800387e:	4b6a      	ldr	r3, [pc, #424]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	4a69      	ldr	r2, [pc, #420]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	6213      	str	r3, [r2, #32]
 800388a:	4b67      	ldr	r3, [pc, #412]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	4a66      	ldr	r2, [pc, #408]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	f023 0304 	bic.w	r3, r3, #4
 8003894:	6213      	str	r3, [r2, #32]
 8003896:	e01c      	b.n	80038d2 <HAL_RCC_OscConfig+0x36e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	2b05      	cmp	r3, #5
 800389e:	d10c      	bne.n	80038ba <HAL_RCC_OscConfig+0x356>
 80038a0:	4b61      	ldr	r3, [pc, #388]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	4a60      	ldr	r2, [pc, #384]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038a6:	f043 0304 	orr.w	r3, r3, #4
 80038aa:	6213      	str	r3, [r2, #32]
 80038ac:	4b5e      	ldr	r3, [pc, #376]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	4a5d      	ldr	r2, [pc, #372]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038b2:	f043 0301 	orr.w	r3, r3, #1
 80038b6:	6213      	str	r3, [r2, #32]
 80038b8:	e00b      	b.n	80038d2 <HAL_RCC_OscConfig+0x36e>
 80038ba:	4b5b      	ldr	r3, [pc, #364]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	4a5a      	ldr	r2, [pc, #360]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	f023 0301 	bic.w	r3, r3, #1
 80038c4:	6213      	str	r3, [r2, #32]
 80038c6:	4b58      	ldr	r3, [pc, #352]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	4a57      	ldr	r2, [pc, #348]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038cc:	f023 0304 	bic.w	r3, r3, #4
 80038d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d015      	beq.n	8003906 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038da:	f7fe f94d 	bl	8001b78 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e0:	e00a      	b.n	80038f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e2:	f7fe f949 	bl	8001b78 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e0b1      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0ee      	beq.n	80038e2 <HAL_RCC_OscConfig+0x37e>
 8003904:	e014      	b.n	8003930 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003906:	f7fe f937 	bl	8001b78 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390c:	e00a      	b.n	8003924 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390e:	f7fe f933 	bl	8001b78 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391c:	4293      	cmp	r3, r2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e09b      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003924:	4b40      	ldr	r3, [pc, #256]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1ee      	bne.n	800390e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003930:	7dfb      	ldrb	r3, [r7, #23]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d105      	bne.n	8003942 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003936:	4b3c      	ldr	r3, [pc, #240]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	4a3b      	ldr	r2, [pc, #236]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800393c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003940:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 8087 	beq.w	8003a5a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800394c:	4b36      	ldr	r3, [pc, #216]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f003 030c 	and.w	r3, r3, #12
 8003954:	2b08      	cmp	r3, #8
 8003956:	d061      	beq.n	8003a1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	2b02      	cmp	r3, #2
 800395e:	d146      	bne.n	80039ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003960:	4b33      	ldr	r3, [pc, #204]	@ (8003a30 <HAL_RCC_OscConfig+0x4cc>)
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003966:	f7fe f907 	bl	8001b78 <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800396e:	f7fe f903 	bl	8001b78 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e06d      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003980:	4b29      	ldr	r3, [pc, #164]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1f0      	bne.n	800396e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003994:	d108      	bne.n	80039a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003996:	4b24      	ldr	r3, [pc, #144]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	4921      	ldr	r1, [pc, #132]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a19      	ldr	r1, [r3, #32]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	430b      	orrs	r3, r1
 80039ba:	491b      	ldr	r1, [pc, #108]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a30 <HAL_RCC_OscConfig+0x4cc>)
 80039c2:	2201      	movs	r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7fe f8d7 	bl	8001b78 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ce:	f7fe f8d3 	bl	8001b78 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e03d      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039e0:	4b11      	ldr	r3, [pc, #68]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x46a>
 80039ec:	e035      	b.n	8003a5a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ee:	4b10      	ldr	r3, [pc, #64]	@ (8003a30 <HAL_RCC_OscConfig+0x4cc>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7fe f8c0 	bl	8001b78 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039fc:	f7fe f8bc 	bl	8001b78 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e026      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a0e:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <HAL_RCC_OscConfig+0x4c4>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1f0      	bne.n	80039fc <HAL_RCC_OscConfig+0x498>
 8003a1a:	e01e      	b.n	8003a5a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d107      	bne.n	8003a34 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e019      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	40007000 	.word	0x40007000
 8003a30:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a34:	4b0b      	ldr	r3, [pc, #44]	@ (8003a64 <HAL_RCC_OscConfig+0x500>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d106      	bne.n	8003a56 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d001      	beq.n	8003a5a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e000      	b.n	8003a5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40021000 	.word	0x40021000

08003a68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e0d0      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a7c:	4b6a      	ldr	r3, [pc, #424]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d910      	bls.n	8003aac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8a:	4b67      	ldr	r3, [pc, #412]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f023 0207 	bic.w	r2, r3, #7
 8003a92:	4965      	ldr	r1, [pc, #404]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a9a:	4b63      	ldr	r3, [pc, #396]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d001      	beq.n	8003aac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e0b8      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d020      	beq.n	8003afa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ac4:	4b59      	ldr	r3, [pc, #356]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	4a58      	ldr	r2, [pc, #352]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003aca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ace:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d005      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003adc:	4b53      	ldr	r3, [pc, #332]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	4a52      	ldr	r2, [pc, #328]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ae2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003ae6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae8:	4b50      	ldr	r3, [pc, #320]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	494d      	ldr	r1, [pc, #308]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d040      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d107      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0e:	4b47      	ldr	r3, [pc, #284]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d115      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e07f      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d107      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b26:	4b41      	ldr	r3, [pc, #260]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e073      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b36:	4b3d      	ldr	r3, [pc, #244]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e06b      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b46:	4b39      	ldr	r3, [pc, #228]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f023 0203 	bic.w	r2, r3, #3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	4936      	ldr	r1, [pc, #216]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b58:	f7fe f80e 	bl	8001b78 <HAL_GetTick>
 8003b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5e:	e00a      	b.n	8003b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b60:	f7fe f80a 	bl	8001b78 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e053      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b76:	4b2d      	ldr	r3, [pc, #180]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 020c 	and.w	r2, r3, #12
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d1eb      	bne.n	8003b60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b88:	4b27      	ldr	r3, [pc, #156]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d210      	bcs.n	8003bb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b96:	4b24      	ldr	r3, [pc, #144]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f023 0207 	bic.w	r2, r3, #7
 8003b9e:	4922      	ldr	r1, [pc, #136]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba6:	4b20      	ldr	r3, [pc, #128]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d001      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e032      	b.n	8003c1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d008      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bc4:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	4916      	ldr	r1, [pc, #88]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d009      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003be2:	4b12      	ldr	r3, [pc, #72]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	490e      	ldr	r1, [pc, #56]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bf6:	f000 f821 	bl	8003c3c <HAL_RCC_GetSysClockFreq>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c4>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	091b      	lsrs	r3, r3, #4
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	490a      	ldr	r1, [pc, #40]	@ (8003c30 <HAL_RCC_ClockConfig+0x1c8>)
 8003c08:	5ccb      	ldrb	r3, [r1, r3]
 8003c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c0e:	4a09      	ldr	r2, [pc, #36]	@ (8003c34 <HAL_RCC_ClockConfig+0x1cc>)
 8003c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c12:	4b09      	ldr	r3, [pc, #36]	@ (8003c38 <HAL_RCC_ClockConfig+0x1d0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fd ff6c 	bl	8001af4 <HAL_InitTick>

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40022000 	.word	0x40022000
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	08008650 	.word	0x08008650
 8003c34:	20000008 	.word	0x20000008
 8003c38:	2000000c 	.word	0x2000000c

08003c3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	60fb      	str	r3, [r7, #12]
 8003c46:	2300      	movs	r3, #0
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c56:	4b1e      	ldr	r3, [pc, #120]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d002      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x30>
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_GetSysClockFreq+0x36>
 8003c6a:	e027      	b.n	8003cbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c6c:	4b19      	ldr	r3, [pc, #100]	@ (8003cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c6e:	613b      	str	r3, [r7, #16]
      break;
 8003c70:	e027      	b.n	8003cc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	0c9b      	lsrs	r3, r3, #18
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	4a17      	ldr	r2, [pc, #92]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c7c:	5cd3      	ldrb	r3, [r2, r3]
 8003c7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d010      	beq.n	8003cac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c8a:	4b11      	ldr	r3, [pc, #68]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	0c5b      	lsrs	r3, r3, #17
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	4a11      	ldr	r2, [pc, #68]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c96:	5cd3      	ldrb	r3, [r2, r3]
 8003c98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8003cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c9e:	fb03 f202 	mul.w	r2, r3, r2
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	e004      	b.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a0c      	ldr	r2, [pc, #48]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003cb0:	fb02 f303 	mul.w	r3, r2, r3
 8003cb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	613b      	str	r3, [r7, #16]
      break;
 8003cba:	e002      	b.n	8003cc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cbc:	4b05      	ldr	r3, [pc, #20]	@ (8003cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cbe:	613b      	str	r3, [r7, #16]
      break;
 8003cc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cc2:	693b      	ldr	r3, [r7, #16]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	371c      	adds	r7, #28
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bc80      	pop	{r7}
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	007a1200 	.word	0x007a1200
 8003cd8:	08008668 	.word	0x08008668
 8003cdc:	08008678 	.word	0x08008678
 8003ce0:	003d0900 	.word	0x003d0900

08003ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ce8:	4b02      	ldr	r3, [pc, #8]	@ (8003cf4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr
 8003cf4:	20000008 	.word	0x20000008

08003cf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cfc:	f7ff fff2 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d00:	4602      	mov	r2, r0
 8003d02:	4b05      	ldr	r3, [pc, #20]	@ (8003d18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	0a1b      	lsrs	r3, r3, #8
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	4903      	ldr	r1, [pc, #12]	@ (8003d1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d0e:	5ccb      	ldrb	r3, [r1, r3]
 8003d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	08008660 	.word	0x08008660

08003d20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d28:	4b0a      	ldr	r3, [pc, #40]	@ (8003d54 <RCC_Delay+0x34>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8003d58 <RCC_Delay+0x38>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	0a5b      	lsrs	r3, r3, #9
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	fb02 f303 	mul.w	r3, r2, r3
 8003d3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d3c:	bf00      	nop
  }
  while (Delay --);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	1e5a      	subs	r2, r3, #1
 8003d42:	60fa      	str	r2, [r7, #12]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1f9      	bne.n	8003d3c <RCC_Delay+0x1c>
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bc80      	pop	{r7}
 8003d52:	4770      	bx	lr
 8003d54:	20000008 	.word	0x20000008
 8003d58:	10624dd3 	.word	0x10624dd3

08003d5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d07d      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d7c:	4b4f      	ldr	r3, [pc, #316]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10d      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d88:	4b4c      	ldr	r3, [pc, #304]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	4a4b      	ldr	r2, [pc, #300]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d92:	61d3      	str	r3, [r2, #28]
 8003d94:	4b49      	ldr	r3, [pc, #292]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d96:	69db      	ldr	r3, [r3, #28]
 8003d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9c:	60bb      	str	r3, [r7, #8]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003da0:	2301      	movs	r3, #1
 8003da2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da4:	4b46      	ldr	r3, [pc, #280]	@ (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d118      	bne.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003db0:	4b43      	ldr	r3, [pc, #268]	@ (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a42      	ldr	r2, [pc, #264]	@ (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dbc:	f7fd fedc 	bl	8001b78 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dc4:	f7fd fed8 	bl	8001b78 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b64      	cmp	r3, #100	@ 0x64
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e06d      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0f0      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003de2:	4b36      	ldr	r3, [pc, #216]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d02e      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d027      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e00:	4b2e      	ldr	r3, [pc, #184]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e08:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e10:	4b2c      	ldr	r3, [pc, #176]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e16:	4a29      	ldr	r2, [pc, #164]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d014      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e26:	f7fd fea7 	bl	8001b78 <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e2c:	e00a      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e2e:	f7fd fea3 	bl	8001b78 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e036      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e44:	4b1d      	ldr	r3, [pc, #116]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0ee      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e50:	4b1a      	ldr	r3, [pc, #104]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	4917      	ldr	r1, [pc, #92]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e62:	7dfb      	ldrb	r3, [r7, #23]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d105      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e68:	4b14      	ldr	r3, [pc, #80]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	4a13      	ldr	r2, [pc, #76]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d008      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e80:	4b0e      	ldr	r3, [pc, #56]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	490b      	ldr	r1, [pc, #44]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0310 	and.w	r3, r3, #16
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d008      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e9e:	4b07      	ldr	r3, [pc, #28]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	4904      	ldr	r1, [pc, #16]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	40007000 	.word	0x40007000
 8003ec4:	42420440 	.word	0x42420440

08003ec8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003ed6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003eda:	2b84      	cmp	r3, #132	@ 0x84
 8003edc:	d005      	beq.n	8003eea <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003ede:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	3303      	adds	r3, #3
 8003ee8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003eea:	68fb      	ldr	r3, [r7, #12]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003efa:	f000 fc5b 	bl	80047b4 <vTaskStartScheduler>
  
  return osOK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f06:	b089      	sub	sp, #36	@ 0x24
 8003f08:	af04      	add	r7, sp, #16
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d020      	beq.n	8003f58 <osThreadCreate+0x54>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d01c      	beq.n	8003f58 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685c      	ldr	r4, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	691e      	ldr	r6, [r3, #16]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff ffc9 	bl	8003ec8 <makeFreeRtosPriority>
 8003f36:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f40:	9202      	str	r2, [sp, #8]
 8003f42:	9301      	str	r3, [sp, #4]
 8003f44:	9100      	str	r1, [sp, #0]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	4632      	mov	r2, r6
 8003f4a:	4629      	mov	r1, r5
 8003f4c:	4620      	mov	r0, r4
 8003f4e:	f000 fa55 	bl	80043fc <xTaskCreateStatic>
 8003f52:	4603      	mov	r3, r0
 8003f54:	60fb      	str	r3, [r7, #12]
 8003f56:	e01c      	b.n	8003f92 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685c      	ldr	r4, [r3, #4]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f64:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff ffab 	bl	8003ec8 <makeFreeRtosPriority>
 8003f72:	4602      	mov	r2, r0
 8003f74:	f107 030c 	add.w	r3, r7, #12
 8003f78:	9301      	str	r3, [sp, #4]
 8003f7a:	9200      	str	r2, [sp, #0]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	4632      	mov	r2, r6
 8003f80:	4629      	mov	r1, r5
 8003f82:	4620      	mov	r0, r4
 8003f84:	f000 fa99 	bl	80044ba <xTaskCreate>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d001      	beq.n	8003f92 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	e000      	b.n	8003f94 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003f92:	68fb      	ldr	r3, [r7, #12]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f9c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <osDelay+0x16>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	e000      	b.n	8003fb4 <osDelay+0x18>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 fbc7 	bl	8004748 <vTaskDelay>
  
  return osOK;
 8003fba:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003fc4:	b590      	push	{r4, r7, lr}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d011      	beq.n	8003ffa <osMessageCreate+0x36>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00d      	beq.n	8003ffa <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689a      	ldr	r2, [r3, #8]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2400      	movs	r4, #0
 8003ff0:	9400      	str	r4, [sp, #0]
 8003ff2:	f000 f929 	bl	8004248 <xQueueGenericCreateStatic>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	e008      	b.n	800400c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6818      	ldr	r0, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	4619      	mov	r1, r3
 8004006:	f000 f99b 	bl	8004340 <xQueueGenericCreate>
 800400a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800400c:	4618      	mov	r0, r3
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	bd90      	pop	{r4, r7, pc}

08004014 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f103 0208 	add.w	r2, r3, #8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f04f 32ff 	mov.w	r2, #4294967295
 800402c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f103 0208 	add.w	r2, r3, #8
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f103 0208 	add.w	r2, r3, #8
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	bc80      	pop	{r7}
 8004050:	4770      	bx	lr

08004052 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004052:	b480      	push	{r7}
 8004054:	b083      	sub	sp, #12
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr

0800406a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800406a:	b480      	push	{r7}
 800406c:	b085      	sub	sp, #20
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689a      	ldr	r2, [r3, #8]
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	601a      	str	r2, [r3, #0]
}
 80040a6:	bf00      	nop
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bc80      	pop	{r7}
 80040ae:	4770      	bx	lr

080040b0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c6:	d103      	bne.n	80040d0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	e00c      	b.n	80040ea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3308      	adds	r3, #8
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	e002      	b.n	80040de <vListInsert+0x2e>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d2f6      	bcs.n	80040d8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	601a      	str	r2, [r3, #0]
}
 8004116:	bf00      	nop
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr

08004120 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	691b      	ldr	r3, [r3, #16]
 800412c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6892      	ldr	r2, [r2, #8]
 8004136:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6852      	ldr	r2, [r2, #4]
 8004140:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	429a      	cmp	r2, r3
 800414a:	d103      	bne.n	8004154 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	1e5a      	subs	r2, r3, #1
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	bc80      	pop	{r7}
 8004170:	4770      	bx	lr
	...

08004174 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d10b      	bne.n	80041a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800418c:	f383 8811 	msr	BASEPRI, r3
 8004190:	f3bf 8f6f 	isb	sy
 8004194:	f3bf 8f4f 	dsb	sy
 8004198:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800419a:	bf00      	nop
 800419c:	bf00      	nop
 800419e:	e7fd      	b.n	800419c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80041a0:	f000 fff4 	bl	800518c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ac:	68f9      	ldr	r1, [r7, #12]
 80041ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80041b0:	fb01 f303 	mul.w	r3, r1, r3
 80041b4:	441a      	add	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d0:	3b01      	subs	r3, #1
 80041d2:	68f9      	ldr	r1, [r7, #12]
 80041d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80041d6:	fb01 f303 	mul.w	r3, r1, r3
 80041da:	441a      	add	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	22ff      	movs	r2, #255	@ 0xff
 80041e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	22ff      	movs	r2, #255	@ 0xff
 80041ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d114      	bne.n	8004220 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d01a      	beq.n	8004234 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	3310      	adds	r3, #16
 8004202:	4618      	mov	r0, r3
 8004204:	f000 fd0c 	bl	8004c20 <xTaskRemoveFromEventList>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d012      	beq.n	8004234 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800420e:	4b0d      	ldr	r3, [pc, #52]	@ (8004244 <xQueueGenericReset+0xd0>)
 8004210:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	f3bf 8f4f 	dsb	sy
 800421a:	f3bf 8f6f 	isb	sy
 800421e:	e009      	b.n	8004234 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	3310      	adds	r3, #16
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff fef5 	bl	8004014 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	3324      	adds	r3, #36	@ 0x24
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff fef0 	bl	8004014 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004234:	f000 ffda 	bl	80051ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004238:	2301      	movs	r3, #1
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	e000ed04 	.word	0xe000ed04

08004248 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004248:	b580      	push	{r7, lr}
 800424a:	b08e      	sub	sp, #56	@ 0x38
 800424c:	af02      	add	r7, sp, #8
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10b      	bne.n	8004274 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800426e:	bf00      	nop
 8004270:	bf00      	nop
 8004272:	e7fd      	b.n	8004270 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10b      	bne.n	8004292 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	e7fd      	b.n	800428e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <xQueueGenericCreateStatic+0x56>
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <xQueueGenericCreateStatic+0x5a>
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <xQueueGenericCreateStatic+0x5c>
 80042a2:	2300      	movs	r3, #0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d10b      	bne.n	80042c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	623b      	str	r3, [r7, #32]
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	e7fd      	b.n	80042bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d102      	bne.n	80042cc <xQueueGenericCreateStatic+0x84>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <xQueueGenericCreateStatic+0x88>
 80042cc:	2301      	movs	r3, #1
 80042ce:	e000      	b.n	80042d2 <xQueueGenericCreateStatic+0x8a>
 80042d0:	2300      	movs	r3, #0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10b      	bne.n	80042ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80042d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042da:	f383 8811 	msr	BASEPRI, r3
 80042de:	f3bf 8f6f 	isb	sy
 80042e2:	f3bf 8f4f 	dsb	sy
 80042e6:	61fb      	str	r3, [r7, #28]
}
 80042e8:	bf00      	nop
 80042ea:	bf00      	nop
 80042ec:	e7fd      	b.n	80042ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042ee:	2348      	movs	r3, #72	@ 0x48
 80042f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	2b48      	cmp	r3, #72	@ 0x48
 80042f6:	d00b      	beq.n	8004310 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	61bb      	str	r3, [r7, #24]
}
 800430a:	bf00      	nop
 800430c:	bf00      	nop
 800430e:	e7fd      	b.n	800430c <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00d      	beq.n	8004336 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800431a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004322:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	4613      	mov	r3, r2
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	68b9      	ldr	r1, [r7, #8]
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 f844 	bl	80043be <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004338:	4618      	mov	r0, r3
 800433a:	3730      	adds	r7, #48	@ 0x30
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08a      	sub	sp, #40	@ 0x28
 8004344:	af02      	add	r7, sp, #8
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	4613      	mov	r3, r2
 800434c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10b      	bne.n	800436c <xQueueGenericCreate+0x2c>
	__asm volatile
 8004354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004358:	f383 8811 	msr	BASEPRI, r3
 800435c:	f3bf 8f6f 	isb	sy
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	613b      	str	r3, [r7, #16]
}
 8004366:	bf00      	nop
 8004368:	bf00      	nop
 800436a:	e7fd      	b.n	8004368 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d102      	bne.n	8004378 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
 8004376:	e004      	b.n	8004382 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	fb02 f303 	mul.w	r3, r2, r3
 8004380:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	3348      	adds	r3, #72	@ 0x48
 8004386:	4618      	mov	r0, r3
 8004388:	f000 ffc2 	bl	8005310 <pvPortMalloc>
 800438c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00f      	beq.n	80043b4 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	3348      	adds	r3, #72	@ 0x48
 8004398:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043a2:	79fa      	ldrb	r2, [r7, #7]
 80043a4:	69bb      	ldr	r3, [r7, #24]
 80043a6:	9300      	str	r3, [sp, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f805 	bl	80043be <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80043b4:	69bb      	ldr	r3, [r7, #24]
	}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3720      	adds	r7, #32
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b084      	sub	sp, #16
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	60f8      	str	r0, [r7, #12]
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	e002      	b.n	80043e0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043ec:	2101      	movs	r1, #1
 80043ee:	69b8      	ldr	r0, [r7, #24]
 80043f0:	f7ff fec0 	bl	8004174 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043f4:	bf00      	nop
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08e      	sub	sp, #56	@ 0x38
 8004400:	af04      	add	r7, sp, #16
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
 8004408:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800440a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10b      	bne.n	8004428 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	623b      	str	r3, [r7, #32]
}
 8004422:	bf00      	nop
 8004424:	bf00      	nop
 8004426:	e7fd      	b.n	8004424 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10b      	bne.n	8004446 <xTaskCreateStatic+0x4a>
	__asm volatile
 800442e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004432:	f383 8811 	msr	BASEPRI, r3
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	61fb      	str	r3, [r7, #28]
}
 8004440:	bf00      	nop
 8004442:	bf00      	nop
 8004444:	e7fd      	b.n	8004442 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004446:	23a0      	movs	r3, #160	@ 0xa0
 8004448:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2ba0      	cmp	r3, #160	@ 0xa0
 800444e:	d00b      	beq.n	8004468 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004454:	f383 8811 	msr	BASEPRI, r3
 8004458:	f3bf 8f6f 	isb	sy
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	61bb      	str	r3, [r7, #24]
}
 8004462:	bf00      	nop
 8004464:	bf00      	nop
 8004466:	e7fd      	b.n	8004464 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800446a:	2b00      	cmp	r3, #0
 800446c:	d01e      	beq.n	80044ac <xTaskCreateStatic+0xb0>
 800446e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004470:	2b00      	cmp	r3, #0
 8004472:	d01b      	beq.n	80044ac <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004476:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800447c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004480:	2202      	movs	r2, #2
 8004482:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004486:	2300      	movs	r3, #0
 8004488:	9303      	str	r3, [sp, #12]
 800448a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448c:	9302      	str	r3, [sp, #8]
 800448e:	f107 0314 	add.w	r3, r7, #20
 8004492:	9301      	str	r3, [sp, #4]
 8004494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004496:	9300      	str	r3, [sp, #0]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	68b9      	ldr	r1, [r7, #8]
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 f850 	bl	8004544 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80044a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80044a6:	f000 f8e5 	bl	8004674 <prvAddNewTaskToReadyList>
 80044aa:	e001      	b.n	80044b0 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80044ac:	2300      	movs	r3, #0
 80044ae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80044b0:	697b      	ldr	r3, [r7, #20]
	}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3728      	adds	r7, #40	@ 0x28
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b08c      	sub	sp, #48	@ 0x30
 80044be:	af04      	add	r7, sp, #16
 80044c0:	60f8      	str	r0, [r7, #12]
 80044c2:	60b9      	str	r1, [r7, #8]
 80044c4:	603b      	str	r3, [r7, #0]
 80044c6:	4613      	mov	r3, r2
 80044c8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044ca:	88fb      	ldrh	r3, [r7, #6]
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 ff1e 	bl	8005310 <pvPortMalloc>
 80044d4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00e      	beq.n	80044fa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80044dc:	20a0      	movs	r0, #160	@ 0xa0
 80044de:	f000 ff17 	bl	8005310 <pvPortMalloc>
 80044e2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80044f0:	e005      	b.n	80044fe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80044f2:	6978      	ldr	r0, [r7, #20]
 80044f4:	f000 ffd4 	bl	80054a0 <vPortFree>
 80044f8:	e001      	b.n	80044fe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d017      	beq.n	8004534 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800450c:	88fa      	ldrh	r2, [r7, #6]
 800450e:	2300      	movs	r3, #0
 8004510:	9303      	str	r3, [sp, #12]
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	9302      	str	r3, [sp, #8]
 8004516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004518:	9301      	str	r3, [sp, #4]
 800451a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451c:	9300      	str	r3, [sp, #0]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	68b9      	ldr	r1, [r7, #8]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f80e 	bl	8004544 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004528:	69f8      	ldr	r0, [r7, #28]
 800452a:	f000 f8a3 	bl	8004674 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800452e:	2301      	movs	r3, #1
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	e002      	b.n	800453a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004534:	f04f 33ff 	mov.w	r3, #4294967295
 8004538:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800453a:	69bb      	ldr	r3, [r7, #24]
	}
 800453c:	4618      	mov	r0, r3
 800453e:	3720      	adds	r7, #32
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
 8004550:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800455c:	3b01      	subs	r3, #1
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f023 0307 	bic.w	r3, r3, #7
 800456a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00b      	beq.n	800458e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800457a:	f383 8811 	msr	BASEPRI, r3
 800457e:	f3bf 8f6f 	isb	sy
 8004582:	f3bf 8f4f 	dsb	sy
 8004586:	617b      	str	r3, [r7, #20]
}
 8004588:	bf00      	nop
 800458a:	bf00      	nop
 800458c:	e7fd      	b.n	800458a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800458e:	2300      	movs	r3, #0
 8004590:	61fb      	str	r3, [r7, #28]
 8004592:	e012      	b.n	80045ba <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	4413      	add	r3, r2
 800459a:	7819      	ldrb	r1, [r3, #0]
 800459c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	4413      	add	r3, r2
 80045a2:	3334      	adds	r3, #52	@ 0x34
 80045a4:	460a      	mov	r2, r1
 80045a6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	4413      	add	r3, r2
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d006      	beq.n	80045c2 <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	3301      	adds	r3, #1
 80045b8:	61fb      	str	r3, [r7, #28]
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	2b0f      	cmp	r3, #15
 80045be:	d9e9      	bls.n	8004594 <prvInitialiseNewTask+0x50>
 80045c0:	e000      	b.n	80045c4 <prvInitialiseNewTask+0x80>
		{
			break;
 80045c2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80045c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80045cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ce:	2b06      	cmp	r3, #6
 80045d0:	d901      	bls.n	80045d6 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80045d2:	2306      	movs	r3, #6
 80045d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80045d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045da:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80045dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045e0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80045e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e4:	2200      	movs	r2, #0
 80045e6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ea:	3304      	adds	r3, #4
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7ff fd30 	bl	8004052 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80045f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f4:	3318      	adds	r3, #24
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7ff fd2b 	bl	8004052 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80045fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004600:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004604:	f1c3 0207 	rsb	r2, r3, #7
 8004608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800460c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004610:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004614:	2200      	movs	r2, #0
 8004616:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800461a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461c:	2200      	movs	r2, #0
 800461e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004624:	334c      	adds	r3, #76	@ 0x4c
 8004626:	224c      	movs	r2, #76	@ 0x4c
 8004628:	2100      	movs	r1, #0
 800462a:	4618      	mov	r0, r3
 800462c:	f001 f977 	bl	800591e <memset>
 8004630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004632:	4a0d      	ldr	r2, [pc, #52]	@ (8004668 <prvInitialiseNewTask+0x124>)
 8004634:	651a      	str	r2, [r3, #80]	@ 0x50
 8004636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004638:	4a0c      	ldr	r2, [pc, #48]	@ (800466c <prvInitialiseNewTask+0x128>)
 800463a:	655a      	str	r2, [r3, #84]	@ 0x54
 800463c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800463e:	4a0c      	ldr	r2, [pc, #48]	@ (8004670 <prvInitialiseNewTask+0x12c>)
 8004640:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	68f9      	ldr	r1, [r7, #12]
 8004646:	69b8      	ldr	r0, [r7, #24]
 8004648:	f000 fcb2 	bl	8004fb0 <pxPortInitialiseStack>
 800464c:	4602      	mov	r2, r0
 800464e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004650:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800465c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800465e:	bf00      	nop
 8004660:	3720      	adds	r7, #32
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	20001594 	.word	0x20001594
 800466c:	200015fc 	.word	0x200015fc
 8004670:	20001664 	.word	0x20001664

08004674 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800467c:	f000 fd86 	bl	800518c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004680:	4b2a      	ldr	r3, [pc, #168]	@ (800472c <prvAddNewTaskToReadyList+0xb8>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	3301      	adds	r3, #1
 8004686:	4a29      	ldr	r2, [pc, #164]	@ (800472c <prvAddNewTaskToReadyList+0xb8>)
 8004688:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800468a:	4b29      	ldr	r3, [pc, #164]	@ (8004730 <prvAddNewTaskToReadyList+0xbc>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d109      	bne.n	80046a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004692:	4a27      	ldr	r2, [pc, #156]	@ (8004730 <prvAddNewTaskToReadyList+0xbc>)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004698:	4b24      	ldr	r3, [pc, #144]	@ (800472c <prvAddNewTaskToReadyList+0xb8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d110      	bne.n	80046c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80046a0:	f000 fb3a 	bl	8004d18 <prvInitialiseTaskLists>
 80046a4:	e00d      	b.n	80046c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80046a6:	4b23      	ldr	r3, [pc, #140]	@ (8004734 <prvAddNewTaskToReadyList+0xc0>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d109      	bne.n	80046c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80046ae:	4b20      	ldr	r3, [pc, #128]	@ (8004730 <prvAddNewTaskToReadyList+0xbc>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d802      	bhi.n	80046c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80046bc:	4a1c      	ldr	r2, [pc, #112]	@ (8004730 <prvAddNewTaskToReadyList+0xbc>)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80046c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004738 <prvAddNewTaskToReadyList+0xc4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3301      	adds	r3, #1
 80046c8:	4a1b      	ldr	r2, [pc, #108]	@ (8004738 <prvAddNewTaskToReadyList+0xc4>)
 80046ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d0:	2201      	movs	r2, #1
 80046d2:	409a      	lsls	r2, r3
 80046d4:	4b19      	ldr	r3, [pc, #100]	@ (800473c <prvAddNewTaskToReadyList+0xc8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4313      	orrs	r3, r2
 80046da:	4a18      	ldr	r2, [pc, #96]	@ (800473c <prvAddNewTaskToReadyList+0xc8>)
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e2:	4613      	mov	r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	4413      	add	r3, r2
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	4a15      	ldr	r2, [pc, #84]	@ (8004740 <prvAddNewTaskToReadyList+0xcc>)
 80046ec:	441a      	add	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	3304      	adds	r3, #4
 80046f2:	4619      	mov	r1, r3
 80046f4:	4610      	mov	r0, r2
 80046f6:	f7ff fcb8 	bl	800406a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80046fa:	f000 fd77 	bl	80051ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80046fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004734 <prvAddNewTaskToReadyList+0xc0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00e      	beq.n	8004724 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004706:	4b0a      	ldr	r3, [pc, #40]	@ (8004730 <prvAddNewTaskToReadyList+0xbc>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004710:	429a      	cmp	r2, r3
 8004712:	d207      	bcs.n	8004724 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004714:	4b0b      	ldr	r3, [pc, #44]	@ (8004744 <prvAddNewTaskToReadyList+0xd0>)
 8004716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004724:	bf00      	nop
 8004726:	3708      	adds	r7, #8
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	20000948 	.word	0x20000948
 8004730:	20000848 	.word	0x20000848
 8004734:	20000954 	.word	0x20000954
 8004738:	20000964 	.word	0x20000964
 800473c:	20000950 	.word	0x20000950
 8004740:	2000084c 	.word	0x2000084c
 8004744:	e000ed04 	.word	0xe000ed04

08004748 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004750:	2300      	movs	r3, #0
 8004752:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d018      	beq.n	800478c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800475a:	4b14      	ldr	r3, [pc, #80]	@ (80047ac <vTaskDelay+0x64>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00b      	beq.n	800477a <vTaskDelay+0x32>
	__asm volatile
 8004762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004766:	f383 8811 	msr	BASEPRI, r3
 800476a:	f3bf 8f6f 	isb	sy
 800476e:	f3bf 8f4f 	dsb	sy
 8004772:	60bb      	str	r3, [r7, #8]
}
 8004774:	bf00      	nop
 8004776:	bf00      	nop
 8004778:	e7fd      	b.n	8004776 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800477a:	f000 f885 	bl	8004888 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800477e:	2100      	movs	r1, #0
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 fbaf 	bl	8004ee4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004786:	f000 f88d 	bl	80048a4 <xTaskResumeAll>
 800478a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d107      	bne.n	80047a2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004792:	4b07      	ldr	r3, [pc, #28]	@ (80047b0 <vTaskDelay+0x68>)
 8004794:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	f3bf 8f4f 	dsb	sy
 800479e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80047a2:	bf00      	nop
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	20000970 	.word	0x20000970
 80047b0:	e000ed04 	.word	0xe000ed04

080047b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b08a      	sub	sp, #40	@ 0x28
 80047b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80047be:	2300      	movs	r3, #0
 80047c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80047c2:	463a      	mov	r2, r7
 80047c4:	1d39      	adds	r1, r7, #4
 80047c6:	f107 0308 	add.w	r3, r7, #8
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7fc fa9c 	bl	8000d08 <vApplicationGetIdleTaskMemory>

		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80047d0:	6839      	ldr	r1, [r7, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	9202      	str	r2, [sp, #8]
 80047d8:	9301      	str	r3, [sp, #4]
 80047da:	2300      	movs	r3, #0
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	2300      	movs	r3, #0
 80047e0:	460a      	mov	r2, r1
 80047e2:	4921      	ldr	r1, [pc, #132]	@ (8004868 <vTaskStartScheduler+0xb4>)
 80047e4:	4821      	ldr	r0, [pc, #132]	@ (800486c <vTaskStartScheduler+0xb8>)
 80047e6:	f7ff fe09 	bl	80043fc <xTaskCreateStatic>
 80047ea:	4603      	mov	r3, r0
 80047ec:	4a20      	ldr	r2, [pc, #128]	@ (8004870 <vTaskStartScheduler+0xbc>)
 80047ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80047f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004870 <vTaskStartScheduler+0xbc>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80047f8:	2301      	movs	r3, #1
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	e001      	b.n	8004802 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80047fe:	2300      	movs	r3, #0
 8004800:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d11b      	bne.n	8004840 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	613b      	str	r3, [r7, #16]
}
 800481a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800481c:	4b15      	ldr	r3, [pc, #84]	@ (8004874 <vTaskStartScheduler+0xc0>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	334c      	adds	r3, #76	@ 0x4c
 8004822:	4a15      	ldr	r2, [pc, #84]	@ (8004878 <vTaskStartScheduler+0xc4>)
 8004824:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004826:	4b15      	ldr	r3, [pc, #84]	@ (800487c <vTaskStartScheduler+0xc8>)
 8004828:	f04f 32ff 	mov.w	r2, #4294967295
 800482c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800482e:	4b14      	ldr	r3, [pc, #80]	@ (8004880 <vTaskStartScheduler+0xcc>)
 8004830:	2201      	movs	r2, #1
 8004832:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004834:	4b13      	ldr	r3, [pc, #76]	@ (8004884 <vTaskStartScheduler+0xd0>)
 8004836:	2200      	movs	r2, #0
 8004838:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800483a:	f000 fc35 	bl	80050a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800483e:	e00f      	b.n	8004860 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004846:	d10b      	bne.n	8004860 <vTaskStartScheduler+0xac>
	__asm volatile
 8004848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484c:	f383 8811 	msr	BASEPRI, r3
 8004850:	f3bf 8f6f 	isb	sy
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	60fb      	str	r3, [r7, #12]
}
 800485a:	bf00      	nop
 800485c:	bf00      	nop
 800485e:	e7fd      	b.n	800485c <vTaskStartScheduler+0xa8>
}
 8004860:	bf00      	nop
 8004862:	3718      	adds	r7, #24
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	08007edc 	.word	0x08007edc
 800486c:	08004ce9 	.word	0x08004ce9
 8004870:	2000096c 	.word	0x2000096c
 8004874:	20000848 	.word	0x20000848
 8004878:	20000024 	.word	0x20000024
 800487c:	20000968 	.word	0x20000968
 8004880:	20000954 	.word	0x20000954
 8004884:	2000094c 	.word	0x2000094c

08004888 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004888:	b480      	push	{r7}
 800488a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800488c:	4b04      	ldr	r3, [pc, #16]	@ (80048a0 <vTaskSuspendAll+0x18>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3301      	adds	r3, #1
 8004892:	4a03      	ldr	r2, [pc, #12]	@ (80048a0 <vTaskSuspendAll+0x18>)
 8004894:	6013      	str	r3, [r2, #0]
}
 8004896:	bf00      	nop
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	20000970 	.word	0x20000970

080048a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80048ae:	2300      	movs	r3, #0
 80048b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80048b2:	4b42      	ldr	r3, [pc, #264]	@ (80049bc <xTaskResumeAll+0x118>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10b      	bne.n	80048d2 <xTaskResumeAll+0x2e>
	__asm volatile
 80048ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048be:	f383 8811 	msr	BASEPRI, r3
 80048c2:	f3bf 8f6f 	isb	sy
 80048c6:	f3bf 8f4f 	dsb	sy
 80048ca:	603b      	str	r3, [r7, #0]
}
 80048cc:	bf00      	nop
 80048ce:	bf00      	nop
 80048d0:	e7fd      	b.n	80048ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80048d2:	f000 fc5b 	bl	800518c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80048d6:	4b39      	ldr	r3, [pc, #228]	@ (80049bc <xTaskResumeAll+0x118>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	3b01      	subs	r3, #1
 80048dc:	4a37      	ldr	r2, [pc, #220]	@ (80049bc <xTaskResumeAll+0x118>)
 80048de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048e0:	4b36      	ldr	r3, [pc, #216]	@ (80049bc <xTaskResumeAll+0x118>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d161      	bne.n	80049ac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80048e8:	4b35      	ldr	r3, [pc, #212]	@ (80049c0 <xTaskResumeAll+0x11c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d05d      	beq.n	80049ac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80048f0:	e02e      	b.n	8004950 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80048f2:	4b34      	ldr	r3, [pc, #208]	@ (80049c4 <xTaskResumeAll+0x120>)
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3318      	adds	r3, #24
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff fc0e 	bl	8004120 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	3304      	adds	r3, #4
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff fc09 	bl	8004120 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004912:	2201      	movs	r2, #1
 8004914:	409a      	lsls	r2, r3
 8004916:	4b2c      	ldr	r3, [pc, #176]	@ (80049c8 <xTaskResumeAll+0x124>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4313      	orrs	r3, r2
 800491c:	4a2a      	ldr	r2, [pc, #168]	@ (80049c8 <xTaskResumeAll+0x124>)
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004924:	4613      	mov	r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	4413      	add	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	4a27      	ldr	r2, [pc, #156]	@ (80049cc <xTaskResumeAll+0x128>)
 800492e:	441a      	add	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	3304      	adds	r3, #4
 8004934:	4619      	mov	r1, r3
 8004936:	4610      	mov	r0, r2
 8004938:	f7ff fb97 	bl	800406a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004940:	4b23      	ldr	r3, [pc, #140]	@ (80049d0 <xTaskResumeAll+0x12c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004946:	429a      	cmp	r2, r3
 8004948:	d302      	bcc.n	8004950 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800494a:	4b22      	ldr	r3, [pc, #136]	@ (80049d4 <xTaskResumeAll+0x130>)
 800494c:	2201      	movs	r2, #1
 800494e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004950:	4b1c      	ldr	r3, [pc, #112]	@ (80049c4 <xTaskResumeAll+0x120>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1cc      	bne.n	80048f2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800495e:	f000 fa7f 	bl	8004e60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004962:	4b1d      	ldr	r3, [pc, #116]	@ (80049d8 <xTaskResumeAll+0x134>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d010      	beq.n	8004990 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800496e:	f000 f837 	bl	80049e0 <xTaskIncrementTick>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004978:	4b16      	ldr	r3, [pc, #88]	@ (80049d4 <xTaskResumeAll+0x130>)
 800497a:	2201      	movs	r2, #1
 800497c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	3b01      	subs	r3, #1
 8004982:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f1      	bne.n	800496e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800498a:	4b13      	ldr	r3, [pc, #76]	@ (80049d8 <xTaskResumeAll+0x134>)
 800498c:	2200      	movs	r2, #0
 800498e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004990:	4b10      	ldr	r3, [pc, #64]	@ (80049d4 <xTaskResumeAll+0x130>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d009      	beq.n	80049ac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004998:	2301      	movs	r3, #1
 800499a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800499c:	4b0f      	ldr	r3, [pc, #60]	@ (80049dc <xTaskResumeAll+0x138>)
 800499e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049ac:	f000 fc1e 	bl	80051ec <vPortExitCritical>

	return xAlreadyYielded;
 80049b0:	68bb      	ldr	r3, [r7, #8]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	20000970 	.word	0x20000970
 80049c0:	20000948 	.word	0x20000948
 80049c4:	20000908 	.word	0x20000908
 80049c8:	20000950 	.word	0x20000950
 80049cc:	2000084c 	.word	0x2000084c
 80049d0:	20000848 	.word	0x20000848
 80049d4:	2000095c 	.word	0x2000095c
 80049d8:	20000958 	.word	0x20000958
 80049dc:	e000ed04 	.word	0xe000ed04

080049e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b086      	sub	sp, #24
 80049e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80049e6:	2300      	movs	r3, #0
 80049e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049ea:	4b51      	ldr	r3, [pc, #324]	@ (8004b30 <xTaskIncrementTick+0x150>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f040 808e 	bne.w	8004b10 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80049f4:	4b4f      	ldr	r3, [pc, #316]	@ (8004b34 <xTaskIncrementTick+0x154>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	3301      	adds	r3, #1
 80049fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80049fc:	4a4d      	ldr	r2, [pc, #308]	@ (8004b34 <xTaskIncrementTick+0x154>)
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d121      	bne.n	8004a4c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a08:	4b4b      	ldr	r3, [pc, #300]	@ (8004b38 <xTaskIncrementTick+0x158>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00b      	beq.n	8004a2a <xTaskIncrementTick+0x4a>
	__asm volatile
 8004a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a16:	f383 8811 	msr	BASEPRI, r3
 8004a1a:	f3bf 8f6f 	isb	sy
 8004a1e:	f3bf 8f4f 	dsb	sy
 8004a22:	603b      	str	r3, [r7, #0]
}
 8004a24:	bf00      	nop
 8004a26:	bf00      	nop
 8004a28:	e7fd      	b.n	8004a26 <xTaskIncrementTick+0x46>
 8004a2a:	4b43      	ldr	r3, [pc, #268]	@ (8004b38 <xTaskIncrementTick+0x158>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	4b42      	ldr	r3, [pc, #264]	@ (8004b3c <xTaskIncrementTick+0x15c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a40      	ldr	r2, [pc, #256]	@ (8004b38 <xTaskIncrementTick+0x158>)
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	4a40      	ldr	r2, [pc, #256]	@ (8004b3c <xTaskIncrementTick+0x15c>)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	4b40      	ldr	r3, [pc, #256]	@ (8004b40 <xTaskIncrementTick+0x160>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3301      	adds	r3, #1
 8004a44:	4a3e      	ldr	r2, [pc, #248]	@ (8004b40 <xTaskIncrementTick+0x160>)
 8004a46:	6013      	str	r3, [r2, #0]
 8004a48:	f000 fa0a 	bl	8004e60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004a4c:	4b3d      	ldr	r3, [pc, #244]	@ (8004b44 <xTaskIncrementTick+0x164>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d34d      	bcc.n	8004af2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a56:	4b38      	ldr	r3, [pc, #224]	@ (8004b38 <xTaskIncrementTick+0x158>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <xTaskIncrementTick+0x84>
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <xTaskIncrementTick+0x86>
 8004a64:	2300      	movs	r3, #0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d004      	beq.n	8004a74 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a6a:	4b36      	ldr	r3, [pc, #216]	@ (8004b44 <xTaskIncrementTick+0x164>)
 8004a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a70:	601a      	str	r2, [r3, #0]
					break;
 8004a72:	e03e      	b.n	8004af2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004a74:	4b30      	ldr	r3, [pc, #192]	@ (8004b38 <xTaskIncrementTick+0x158>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d203      	bcs.n	8004a94 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8004b44 <xTaskIncrementTick+0x164>)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6013      	str	r3, [r2, #0]
						break;
 8004a92:	e02e      	b.n	8004af2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	3304      	adds	r3, #4
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7ff fb41 	bl	8004120 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d004      	beq.n	8004ab0 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	3318      	adds	r3, #24
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7ff fb38 	bl	8004120 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	409a      	lsls	r2, r3
 8004ab8:	4b23      	ldr	r3, [pc, #140]	@ (8004b48 <xTaskIncrementTick+0x168>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	4a22      	ldr	r2, [pc, #136]	@ (8004b48 <xTaskIncrementTick+0x168>)
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	4a1f      	ldr	r2, [pc, #124]	@ (8004b4c <xTaskIncrementTick+0x16c>)
 8004ad0:	441a      	add	r2, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	3304      	adds	r3, #4
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4610      	mov	r0, r2
 8004ada:	f7ff fac6 	bl	800406a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b50 <xTaskIncrementTick+0x170>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d3b4      	bcc.n	8004a56 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004aec:	2301      	movs	r3, #1
 8004aee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004af0:	e7b1      	b.n	8004a56 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004af2:	4b17      	ldr	r3, [pc, #92]	@ (8004b50 <xTaskIncrementTick+0x170>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af8:	4914      	ldr	r1, [pc, #80]	@ (8004b4c <xTaskIncrementTick+0x16c>)
 8004afa:	4613      	mov	r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4413      	add	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	440b      	add	r3, r1
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d907      	bls.n	8004b1a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	e004      	b.n	8004b1a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004b10:	4b10      	ldr	r3, [pc, #64]	@ (8004b54 <xTaskIncrementTick+0x174>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3301      	adds	r3, #1
 8004b16:	4a0f      	ldr	r2, [pc, #60]	@ (8004b54 <xTaskIncrementTick+0x174>)
 8004b18:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8004b58 <xTaskIncrementTick+0x178>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8004b22:	2301      	movs	r3, #1
 8004b24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004b26:	697b      	ldr	r3, [r7, #20]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	20000970 	.word	0x20000970
 8004b34:	2000094c 	.word	0x2000094c
 8004b38:	20000900 	.word	0x20000900
 8004b3c:	20000904 	.word	0x20000904
 8004b40:	20000960 	.word	0x20000960
 8004b44:	20000968 	.word	0x20000968
 8004b48:	20000950 	.word	0x20000950
 8004b4c:	2000084c 	.word	0x2000084c
 8004b50:	20000848 	.word	0x20000848
 8004b54:	20000958 	.word	0x20000958
 8004b58:	2000095c 	.word	0x2000095c

08004b5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004b62:	4b29      	ldr	r3, [pc, #164]	@ (8004c08 <vTaskSwitchContext+0xac>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004b6a:	4b28      	ldr	r3, [pc, #160]	@ (8004c0c <vTaskSwitchContext+0xb0>)
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004b70:	e045      	b.n	8004bfe <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004b72:	4b26      	ldr	r3, [pc, #152]	@ (8004c0c <vTaskSwitchContext+0xb0>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004b78:	4b25      	ldr	r3, [pc, #148]	@ (8004c10 <vTaskSwitchContext+0xb4>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	fab3 f383 	clz	r3, r3
 8004b84:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004b86:	7afb      	ldrb	r3, [r7, #11]
 8004b88:	f1c3 031f 	rsb	r3, r3, #31
 8004b8c:	617b      	str	r3, [r7, #20]
 8004b8e:	4921      	ldr	r1, [pc, #132]	@ (8004c14 <vTaskSwitchContext+0xb8>)
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	4613      	mov	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10b      	bne.n	8004bba <vTaskSwitchContext+0x5e>
	__asm volatile
 8004ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba6:	f383 8811 	msr	BASEPRI, r3
 8004baa:	f3bf 8f6f 	isb	sy
 8004bae:	f3bf 8f4f 	dsb	sy
 8004bb2:	607b      	str	r3, [r7, #4]
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop
 8004bb8:	e7fd      	b.n	8004bb6 <vTaskSwitchContext+0x5a>
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	4a13      	ldr	r2, [pc, #76]	@ (8004c14 <vTaskSwitchContext+0xb8>)
 8004bc6:	4413      	add	r3, r2
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	605a      	str	r2, [r3, #4]
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	3308      	adds	r3, #8
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d104      	bne.n	8004bea <vTaskSwitchContext+0x8e>
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	685a      	ldr	r2, [r3, #4]
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	605a      	str	r2, [r3, #4]
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	4a09      	ldr	r2, [pc, #36]	@ (8004c18 <vTaskSwitchContext+0xbc>)
 8004bf2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004bf4:	4b08      	ldr	r3, [pc, #32]	@ (8004c18 <vTaskSwitchContext+0xbc>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	334c      	adds	r3, #76	@ 0x4c
 8004bfa:	4a08      	ldr	r2, [pc, #32]	@ (8004c1c <vTaskSwitchContext+0xc0>)
 8004bfc:	6013      	str	r3, [r2, #0]
}
 8004bfe:	bf00      	nop
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr
 8004c08:	20000970 	.word	0x20000970
 8004c0c:	2000095c 	.word	0x2000095c
 8004c10:	20000950 	.word	0x20000950
 8004c14:	2000084c 	.word	0x2000084c
 8004c18:	20000848 	.word	0x20000848
 8004c1c:	20000024 	.word	0x20000024

08004c20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10b      	bne.n	8004c4e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3a:	f383 8811 	msr	BASEPRI, r3
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f3bf 8f4f 	dsb	sy
 8004c46:	60fb      	str	r3, [r7, #12]
}
 8004c48:	bf00      	nop
 8004c4a:	bf00      	nop
 8004c4c:	e7fd      	b.n	8004c4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	3318      	adds	r3, #24
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7ff fa64 	bl	8004120 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c58:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd0 <xTaskRemoveFromEventList+0xb0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d11c      	bne.n	8004c9a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	3304      	adds	r3, #4
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7ff fa5b 	bl	8004120 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6e:	2201      	movs	r2, #1
 8004c70:	409a      	lsls	r2, r3
 8004c72:	4b18      	ldr	r3, [pc, #96]	@ (8004cd4 <xTaskRemoveFromEventList+0xb4>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	4a16      	ldr	r2, [pc, #88]	@ (8004cd4 <xTaskRemoveFromEventList+0xb4>)
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4a13      	ldr	r2, [pc, #76]	@ (8004cd8 <xTaskRemoveFromEventList+0xb8>)
 8004c8a:	441a      	add	r2, r3
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	3304      	adds	r3, #4
 8004c90:	4619      	mov	r1, r3
 8004c92:	4610      	mov	r0, r2
 8004c94:	f7ff f9e9 	bl	800406a <vListInsertEnd>
 8004c98:	e005      	b.n	8004ca6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	3318      	adds	r3, #24
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	480e      	ldr	r0, [pc, #56]	@ (8004cdc <xTaskRemoveFromEventList+0xbc>)
 8004ca2:	f7ff f9e2 	bl	800406a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004caa:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce0 <xTaskRemoveFromEventList+0xc0>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d905      	bls.n	8004cc0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <xTaskRemoveFromEventList+0xc4>)
 8004cba:	2201      	movs	r2, #1
 8004cbc:	601a      	str	r2, [r3, #0]
 8004cbe:	e001      	b.n	8004cc4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004cc4:	697b      	ldr	r3, [r7, #20]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20000970 	.word	0x20000970
 8004cd4:	20000950 	.word	0x20000950
 8004cd8:	2000084c 	.word	0x2000084c
 8004cdc:	20000908 	.word	0x20000908
 8004ce0:	20000848 	.word	0x20000848
 8004ce4:	2000095c 	.word	0x2000095c

08004ce8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004cf0:	f000 f852 	bl	8004d98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004cf4:	4b06      	ldr	r3, [pc, #24]	@ (8004d10 <prvIdleTask+0x28>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d9f9      	bls.n	8004cf0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004cfc:	4b05      	ldr	r3, [pc, #20]	@ (8004d14 <prvIdleTask+0x2c>)
 8004cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d0c:	e7f0      	b.n	8004cf0 <prvIdleTask+0x8>
 8004d0e:	bf00      	nop
 8004d10:	2000084c 	.word	0x2000084c
 8004d14:	e000ed04 	.word	0xe000ed04

08004d18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d1e:	2300      	movs	r3, #0
 8004d20:	607b      	str	r3, [r7, #4]
 8004d22:	e00c      	b.n	8004d3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	4613      	mov	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4a12      	ldr	r2, [pc, #72]	@ (8004d78 <prvInitialiseTaskLists+0x60>)
 8004d30:	4413      	add	r3, r2
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7ff f96e 	bl	8004014 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	607b      	str	r3, [r7, #4]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b06      	cmp	r3, #6
 8004d42:	d9ef      	bls.n	8004d24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d44:	480d      	ldr	r0, [pc, #52]	@ (8004d7c <prvInitialiseTaskLists+0x64>)
 8004d46:	f7ff f965 	bl	8004014 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d4a:	480d      	ldr	r0, [pc, #52]	@ (8004d80 <prvInitialiseTaskLists+0x68>)
 8004d4c:	f7ff f962 	bl	8004014 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d50:	480c      	ldr	r0, [pc, #48]	@ (8004d84 <prvInitialiseTaskLists+0x6c>)
 8004d52:	f7ff f95f 	bl	8004014 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004d56:	480c      	ldr	r0, [pc, #48]	@ (8004d88 <prvInitialiseTaskLists+0x70>)
 8004d58:	f7ff f95c 	bl	8004014 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d5c:	480b      	ldr	r0, [pc, #44]	@ (8004d8c <prvInitialiseTaskLists+0x74>)
 8004d5e:	f7ff f959 	bl	8004014 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d62:	4b0b      	ldr	r3, [pc, #44]	@ (8004d90 <prvInitialiseTaskLists+0x78>)
 8004d64:	4a05      	ldr	r2, [pc, #20]	@ (8004d7c <prvInitialiseTaskLists+0x64>)
 8004d66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d68:	4b0a      	ldr	r3, [pc, #40]	@ (8004d94 <prvInitialiseTaskLists+0x7c>)
 8004d6a:	4a05      	ldr	r2, [pc, #20]	@ (8004d80 <prvInitialiseTaskLists+0x68>)
 8004d6c:	601a      	str	r2, [r3, #0]
}
 8004d6e:	bf00      	nop
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	2000084c 	.word	0x2000084c
 8004d7c:	200008d8 	.word	0x200008d8
 8004d80:	200008ec 	.word	0x200008ec
 8004d84:	20000908 	.word	0x20000908
 8004d88:	2000091c 	.word	0x2000091c
 8004d8c:	20000934 	.word	0x20000934
 8004d90:	20000900 	.word	0x20000900
 8004d94:	20000904 	.word	0x20000904

08004d98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d9e:	e019      	b.n	8004dd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004da0:	f000 f9f4 	bl	800518c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004da4:	4b10      	ldr	r3, [pc, #64]	@ (8004de8 <prvCheckTasksWaitingTermination+0x50>)
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	3304      	adds	r3, #4
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff f9b5 	bl	8004120 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004db6:	4b0d      	ldr	r3, [pc, #52]	@ (8004dec <prvCheckTasksWaitingTermination+0x54>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	4a0b      	ldr	r2, [pc, #44]	@ (8004dec <prvCheckTasksWaitingTermination+0x54>)
 8004dbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004df0 <prvCheckTasksWaitingTermination+0x58>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004df0 <prvCheckTasksWaitingTermination+0x58>)
 8004dc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004dca:	f000 fa0f 	bl	80051ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f810 	bl	8004df4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004dd4:	4b06      	ldr	r3, [pc, #24]	@ (8004df0 <prvCheckTasksWaitingTermination+0x58>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e1      	bne.n	8004da0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ddc:	bf00      	nop
 8004dde:	bf00      	nop
 8004de0:	3708      	adds	r7, #8
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	2000091c 	.word	0x2000091c
 8004dec:	20000948 	.word	0x20000948
 8004df0:	20000930 	.word	0x20000930

08004df4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	334c      	adds	r3, #76	@ 0x4c
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 fda5 	bl	8005950 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d108      	bne.n	8004e22 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e14:	4618      	mov	r0, r3
 8004e16:	f000 fb43 	bl	80054a0 <vPortFree>
				vPortFree( pxTCB );
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fb40 	bl	80054a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e20:	e019      	b.n	8004e56 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d103      	bne.n	8004e34 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 fb37 	bl	80054a0 <vPortFree>
	}
 8004e32:	e010      	b.n	8004e56 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d00b      	beq.n	8004e56 <prvDeleteTCB+0x62>
	__asm volatile
 8004e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	60fb      	str	r3, [r7, #12]
}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	e7fd      	b.n	8004e52 <prvDeleteTCB+0x5e>
	}
 8004e56:	bf00      	nop
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
	...

08004e60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e66:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea0 <prvResetNextTaskUnblockTime+0x40>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <prvResetNextTaskUnblockTime+0x14>
 8004e70:	2301      	movs	r3, #1
 8004e72:	e000      	b.n	8004e76 <prvResetNextTaskUnblockTime+0x16>
 8004e74:	2300      	movs	r3, #0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d004      	beq.n	8004e84 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea4 <prvResetNextTaskUnblockTime+0x44>)
 8004e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e80:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e82:	e008      	b.n	8004e96 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004e84:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <prvResetNextTaskUnblockTime+0x40>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	4a04      	ldr	r2, [pc, #16]	@ (8004ea4 <prvResetNextTaskUnblockTime+0x44>)
 8004e94:	6013      	str	r3, [r2, #0]
}
 8004e96:	bf00      	nop
 8004e98:	370c      	adds	r7, #12
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bc80      	pop	{r7}
 8004e9e:	4770      	bx	lr
 8004ea0:	20000900 	.word	0x20000900
 8004ea4:	20000968 	.word	0x20000968

08004ea8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004eae:	4b0b      	ldr	r3, [pc, #44]	@ (8004edc <xTaskGetSchedulerState+0x34>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d102      	bne.n	8004ebc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	607b      	str	r3, [r7, #4]
 8004eba:	e008      	b.n	8004ece <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ebc:	4b08      	ldr	r3, [pc, #32]	@ (8004ee0 <xTaskGetSchedulerState+0x38>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d102      	bne.n	8004eca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	607b      	str	r3, [r7, #4]
 8004ec8:	e001      	b.n	8004ece <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004ece:	687b      	ldr	r3, [r7, #4]
	}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20000954 	.word	0x20000954
 8004ee0:	20000970 	.word	0x20000970

08004ee4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004eee:	4b29      	ldr	r3, [pc, #164]	@ (8004f94 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ef4:	4b28      	ldr	r3, [pc, #160]	@ (8004f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	3304      	adds	r3, #4
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff f910 	bl	8004120 <uxListRemove>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10b      	bne.n	8004f1e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004f06:	4b24      	ldr	r3, [pc, #144]	@ (8004f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f12:	43da      	mvns	r2, r3
 8004f14:	4b21      	ldr	r3, [pc, #132]	@ (8004f9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	4a20      	ldr	r2, [pc, #128]	@ (8004f9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f1c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f24:	d10a      	bne.n	8004f3c <prvAddCurrentTaskToDelayedList+0x58>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d007      	beq.n	8004f3c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8004f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3304      	adds	r3, #4
 8004f32:	4619      	mov	r1, r3
 8004f34:	481a      	ldr	r0, [pc, #104]	@ (8004fa0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004f36:	f7ff f898 	bl	800406a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f3a:	e026      	b.n	8004f8a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4413      	add	r3, r2
 8004f42:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f44:	4b14      	ldr	r3, [pc, #80]	@ (8004f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d209      	bcs.n	8004f68 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f54:	4b13      	ldr	r3, [pc, #76]	@ (8004fa4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	4b0f      	ldr	r3, [pc, #60]	@ (8004f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	3304      	adds	r3, #4
 8004f5e:	4619      	mov	r1, r3
 8004f60:	4610      	mov	r0, r2
 8004f62:	f7ff f8a5 	bl	80040b0 <vListInsert>
}
 8004f66:	e010      	b.n	8004f8a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f68:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3304      	adds	r3, #4
 8004f72:	4619      	mov	r1, r3
 8004f74:	4610      	mov	r0, r2
 8004f76:	f7ff f89b 	bl	80040b0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8004fac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d202      	bcs.n	8004f8a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004f84:	4a09      	ldr	r2, [pc, #36]	@ (8004fac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	6013      	str	r3, [r2, #0]
}
 8004f8a:	bf00      	nop
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	2000094c 	.word	0x2000094c
 8004f98:	20000848 	.word	0x20000848
 8004f9c:	20000950 	.word	0x20000950
 8004fa0:	20000934 	.word	0x20000934
 8004fa4:	20000904 	.word	0x20000904
 8004fa8:	20000900 	.word	0x20000900
 8004fac:	20000968 	.word	0x20000968

08004fb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	3b04      	subs	r3, #4
 8004fc0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004fc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	3b04      	subs	r3, #4
 8004fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f023 0201 	bic.w	r2, r3, #1
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	3b04      	subs	r3, #4
 8004fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004fe0:	4a08      	ldr	r2, [pc, #32]	@ (8005004 <pxPortInitialiseStack+0x54>)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	3b14      	subs	r3, #20
 8004fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	3b20      	subs	r3, #32
 8004ff6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bc80      	pop	{r7}
 8005002:	4770      	bx	lr
 8005004:	08005009 	.word	0x08005009

08005008 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800500e:	2300      	movs	r3, #0
 8005010:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005012:	4b12      	ldr	r3, [pc, #72]	@ (800505c <prvTaskExitError+0x54>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501a:	d00b      	beq.n	8005034 <prvTaskExitError+0x2c>
	__asm volatile
 800501c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	60fb      	str	r3, [r7, #12]
}
 800502e:	bf00      	nop
 8005030:	bf00      	nop
 8005032:	e7fd      	b.n	8005030 <prvTaskExitError+0x28>
	__asm volatile
 8005034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005038:	f383 8811 	msr	BASEPRI, r3
 800503c:	f3bf 8f6f 	isb	sy
 8005040:	f3bf 8f4f 	dsb	sy
 8005044:	60bb      	str	r3, [r7, #8]
}
 8005046:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005048:	bf00      	nop
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0fc      	beq.n	800504a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	bc80      	pop	{r7}
 800505a:	4770      	bx	lr
 800505c:	20000014 	.word	0x20000014

08005060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005060:	4b07      	ldr	r3, [pc, #28]	@ (8005080 <pxCurrentTCBConst2>)
 8005062:	6819      	ldr	r1, [r3, #0]
 8005064:	6808      	ldr	r0, [r1, #0]
 8005066:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800506a:	f380 8809 	msr	PSP, r0
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f04f 0000 	mov.w	r0, #0
 8005076:	f380 8811 	msr	BASEPRI, r0
 800507a:	f04e 0e0d 	orr.w	lr, lr, #13
 800507e:	4770      	bx	lr

08005080 <pxCurrentTCBConst2>:
 8005080:	20000848 	.word	0x20000848
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop

08005088 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005088:	4806      	ldr	r0, [pc, #24]	@ (80050a4 <prvPortStartFirstTask+0x1c>)
 800508a:	6800      	ldr	r0, [r0, #0]
 800508c:	6800      	ldr	r0, [r0, #0]
 800508e:	f380 8808 	msr	MSP, r0
 8005092:	b662      	cpsie	i
 8005094:	b661      	cpsie	f
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	f3bf 8f6f 	isb	sy
 800509e:	df00      	svc	0
 80050a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80050a2:	bf00      	nop
 80050a4:	e000ed08 	.word	0xe000ed08

080050a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050ae:	4b32      	ldr	r3, [pc, #200]	@ (8005178 <xPortStartScheduler+0xd0>)
 80050b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	22ff      	movs	r2, #255	@ 0xff
 80050be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050c8:	78fb      	ldrb	r3, [r7, #3]
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	4b2a      	ldr	r3, [pc, #168]	@ (800517c <xPortStartScheduler+0xd4>)
 80050d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050d6:	4b2a      	ldr	r3, [pc, #168]	@ (8005180 <xPortStartScheduler+0xd8>)
 80050d8:	2207      	movs	r2, #7
 80050da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050dc:	e009      	b.n	80050f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80050de:	4b28      	ldr	r3, [pc, #160]	@ (8005180 <xPortStartScheduler+0xd8>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3b01      	subs	r3, #1
 80050e4:	4a26      	ldr	r2, [pc, #152]	@ (8005180 <xPortStartScheduler+0xd8>)
 80050e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80050e8:	78fb      	ldrb	r3, [r7, #3]
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	005b      	lsls	r3, r3, #1
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050fa:	2b80      	cmp	r3, #128	@ 0x80
 80050fc:	d0ef      	beq.n	80050de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80050fe:	4b20      	ldr	r3, [pc, #128]	@ (8005180 <xPortStartScheduler+0xd8>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f1c3 0307 	rsb	r3, r3, #7
 8005106:	2b04      	cmp	r3, #4
 8005108:	d00b      	beq.n	8005122 <xPortStartScheduler+0x7a>
	__asm volatile
 800510a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510e:	f383 8811 	msr	BASEPRI, r3
 8005112:	f3bf 8f6f 	isb	sy
 8005116:	f3bf 8f4f 	dsb	sy
 800511a:	60bb      	str	r3, [r7, #8]
}
 800511c:	bf00      	nop
 800511e:	bf00      	nop
 8005120:	e7fd      	b.n	800511e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005122:	4b17      	ldr	r3, [pc, #92]	@ (8005180 <xPortStartScheduler+0xd8>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	021b      	lsls	r3, r3, #8
 8005128:	4a15      	ldr	r2, [pc, #84]	@ (8005180 <xPortStartScheduler+0xd8>)
 800512a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800512c:	4b14      	ldr	r3, [pc, #80]	@ (8005180 <xPortStartScheduler+0xd8>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005134:	4a12      	ldr	r2, [pc, #72]	@ (8005180 <xPortStartScheduler+0xd8>)
 8005136:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	b2da      	uxtb	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005140:	4b10      	ldr	r3, [pc, #64]	@ (8005184 <xPortStartScheduler+0xdc>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a0f      	ldr	r2, [pc, #60]	@ (8005184 <xPortStartScheduler+0xdc>)
 8005146:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800514a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800514c:	4b0d      	ldr	r3, [pc, #52]	@ (8005184 <xPortStartScheduler+0xdc>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a0c      	ldr	r2, [pc, #48]	@ (8005184 <xPortStartScheduler+0xdc>)
 8005152:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005156:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005158:	f000 f8b8 	bl	80052cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800515c:	4b0a      	ldr	r3, [pc, #40]	@ (8005188 <xPortStartScheduler+0xe0>)
 800515e:	2200      	movs	r2, #0
 8005160:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005162:	f7ff ff91 	bl	8005088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005166:	f7ff fcf9 	bl	8004b5c <vTaskSwitchContext>
	prvTaskExitError();
 800516a:	f7ff ff4d 	bl	8005008 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	e000e400 	.word	0xe000e400
 800517c:	20000974 	.word	0x20000974
 8005180:	20000978 	.word	0x20000978
 8005184:	e000ed20 	.word	0xe000ed20
 8005188:	20000014 	.word	0x20000014

0800518c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
	__asm volatile
 8005192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005196:	f383 8811 	msr	BASEPRI, r3
 800519a:	f3bf 8f6f 	isb	sy
 800519e:	f3bf 8f4f 	dsb	sy
 80051a2:	607b      	str	r3, [r7, #4]
}
 80051a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051a6:	4b0f      	ldr	r3, [pc, #60]	@ (80051e4 <vPortEnterCritical+0x58>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3301      	adds	r3, #1
 80051ac:	4a0d      	ldr	r2, [pc, #52]	@ (80051e4 <vPortEnterCritical+0x58>)
 80051ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80051b0:	4b0c      	ldr	r3, [pc, #48]	@ (80051e4 <vPortEnterCritical+0x58>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d110      	bne.n	80051da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80051b8:	4b0b      	ldr	r3, [pc, #44]	@ (80051e8 <vPortEnterCritical+0x5c>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00b      	beq.n	80051da <vPortEnterCritical+0x4e>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	603b      	str	r3, [r7, #0]
}
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop
 80051d8:	e7fd      	b.n	80051d6 <vPortEnterCritical+0x4a>
	}
}
 80051da:	bf00      	nop
 80051dc:	370c      	adds	r7, #12
 80051de:	46bd      	mov	sp, r7
 80051e0:	bc80      	pop	{r7}
 80051e2:	4770      	bx	lr
 80051e4:	20000014 	.word	0x20000014
 80051e8:	e000ed04 	.word	0xe000ed04

080051ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80051f2:	4b12      	ldr	r3, [pc, #72]	@ (800523c <vPortExitCritical+0x50>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10b      	bne.n	8005212 <vPortExitCritical+0x26>
	__asm volatile
 80051fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fe:	f383 8811 	msr	BASEPRI, r3
 8005202:	f3bf 8f6f 	isb	sy
 8005206:	f3bf 8f4f 	dsb	sy
 800520a:	607b      	str	r3, [r7, #4]
}
 800520c:	bf00      	nop
 800520e:	bf00      	nop
 8005210:	e7fd      	b.n	800520e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005212:	4b0a      	ldr	r3, [pc, #40]	@ (800523c <vPortExitCritical+0x50>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	3b01      	subs	r3, #1
 8005218:	4a08      	ldr	r2, [pc, #32]	@ (800523c <vPortExitCritical+0x50>)
 800521a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800521c:	4b07      	ldr	r3, [pc, #28]	@ (800523c <vPortExitCritical+0x50>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d105      	bne.n	8005230 <vPortExitCritical+0x44>
 8005224:	2300      	movs	r3, #0
 8005226:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800522e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	20000014 	.word	0x20000014

08005240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005240:	f3ef 8009 	mrs	r0, PSP
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	4b0d      	ldr	r3, [pc, #52]	@ (8005280 <pxCurrentTCBConst>)
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005250:	6010      	str	r0, [r2, #0]
 8005252:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005256:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800525a:	f380 8811 	msr	BASEPRI, r0
 800525e:	f7ff fc7d 	bl	8004b5c <vTaskSwitchContext>
 8005262:	f04f 0000 	mov.w	r0, #0
 8005266:	f380 8811 	msr	BASEPRI, r0
 800526a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800526e:	6819      	ldr	r1, [r3, #0]
 8005270:	6808      	ldr	r0, [r1, #0]
 8005272:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005276:	f380 8809 	msr	PSP, r0
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	4770      	bx	lr

08005280 <pxCurrentTCBConst>:
 8005280:	20000848 	.word	0x20000848
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005284:	bf00      	nop
 8005286:	bf00      	nop

08005288 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
	__asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	607b      	str	r3, [r7, #4]
}
 80052a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80052a2:	f7ff fb9d 	bl	80049e0 <xTaskIncrementTick>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052ac:	4b06      	ldr	r3, [pc, #24]	@ (80052c8 <xPortSysTickHandler+0x40>)
 80052ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	2300      	movs	r3, #0
 80052b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	f383 8811 	msr	BASEPRI, r3
}
 80052be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80052c0:	bf00      	nop
 80052c2:	3708      	adds	r7, #8
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	e000ed04 	.word	0xe000ed04

080052cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80052d0:	4b0a      	ldr	r3, [pc, #40]	@ (80052fc <vPortSetupTimerInterrupt+0x30>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80052d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005300 <vPortSetupTimerInterrupt+0x34>)
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80052dc:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <vPortSetupTimerInterrupt+0x38>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a09      	ldr	r2, [pc, #36]	@ (8005308 <vPortSetupTimerInterrupt+0x3c>)
 80052e2:	fba2 2303 	umull	r2, r3, r2, r3
 80052e6:	099b      	lsrs	r3, r3, #6
 80052e8:	4a08      	ldr	r2, [pc, #32]	@ (800530c <vPortSetupTimerInterrupt+0x40>)
 80052ea:	3b01      	subs	r3, #1
 80052ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80052ee:	4b03      	ldr	r3, [pc, #12]	@ (80052fc <vPortSetupTimerInterrupt+0x30>)
 80052f0:	2207      	movs	r2, #7
 80052f2:	601a      	str	r2, [r3, #0]
}
 80052f4:	bf00      	nop
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr
 80052fc:	e000e010 	.word	0xe000e010
 8005300:	e000e018 	.word	0xe000e018
 8005304:	20000008 	.word	0x20000008
 8005308:	10624dd3 	.word	0x10624dd3
 800530c:	e000e014 	.word	0xe000e014

08005310 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b08a      	sub	sp, #40	@ 0x28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005318:	2300      	movs	r3, #0
 800531a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800531c:	f7ff fab4 	bl	8004888 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005320:	4b5a      	ldr	r3, [pc, #360]	@ (800548c <pvPortMalloc+0x17c>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d101      	bne.n	800532c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005328:	f000 f916 	bl	8005558 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800532c:	4b58      	ldr	r3, [pc, #352]	@ (8005490 <pvPortMalloc+0x180>)
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4013      	ands	r3, r2
 8005334:	2b00      	cmp	r3, #0
 8005336:	f040 8090 	bne.w	800545a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d01e      	beq.n	800537e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005340:	2208      	movs	r2, #8
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4413      	add	r3, r2
 8005346:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	2b00      	cmp	r3, #0
 8005350:	d015      	beq.n	800537e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f023 0307 	bic.w	r3, r3, #7
 8005358:	3308      	adds	r3, #8
 800535a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f003 0307 	and.w	r3, r3, #7
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00b      	beq.n	800537e <pvPortMalloc+0x6e>
	__asm volatile
 8005366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536a:	f383 8811 	msr	BASEPRI, r3
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	617b      	str	r3, [r7, #20]
}
 8005378:	bf00      	nop
 800537a:	bf00      	nop
 800537c:	e7fd      	b.n	800537a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d06a      	beq.n	800545a <pvPortMalloc+0x14a>
 8005384:	4b43      	ldr	r3, [pc, #268]	@ (8005494 <pvPortMalloc+0x184>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	429a      	cmp	r2, r3
 800538c:	d865      	bhi.n	800545a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800538e:	4b42      	ldr	r3, [pc, #264]	@ (8005498 <pvPortMalloc+0x188>)
 8005390:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005392:	4b41      	ldr	r3, [pc, #260]	@ (8005498 <pvPortMalloc+0x188>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005398:	e004      	b.n	80053a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800539a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800539e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80053a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d903      	bls.n	80053b6 <pvPortMalloc+0xa6>
 80053ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1f1      	bne.n	800539a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80053b6:	4b35      	ldr	r3, [pc, #212]	@ (800548c <pvPortMalloc+0x17c>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053bc:	429a      	cmp	r2, r3
 80053be:	d04c      	beq.n	800545a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2208      	movs	r2, #8
 80053c6:	4413      	add	r3, r2
 80053c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80053ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	1ad2      	subs	r2, r2, r3
 80053da:	2308      	movs	r3, #8
 80053dc:	005b      	lsls	r3, r3, #1
 80053de:	429a      	cmp	r2, r3
 80053e0:	d920      	bls.n	8005424 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80053e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4413      	add	r3, r2
 80053e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	f003 0307 	and.w	r3, r3, #7
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00b      	beq.n	800540c <pvPortMalloc+0xfc>
	__asm volatile
 80053f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	613b      	str	r3, [r7, #16]
}
 8005406:	bf00      	nop
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	1ad2      	subs	r2, r2, r3
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800541e:	69b8      	ldr	r0, [r7, #24]
 8005420:	f000 f8fc 	bl	800561c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005424:	4b1b      	ldr	r3, [pc, #108]	@ (8005494 <pvPortMalloc+0x184>)
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	4a19      	ldr	r2, [pc, #100]	@ (8005494 <pvPortMalloc+0x184>)
 8005430:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005432:	4b18      	ldr	r3, [pc, #96]	@ (8005494 <pvPortMalloc+0x184>)
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	4b19      	ldr	r3, [pc, #100]	@ (800549c <pvPortMalloc+0x18c>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	429a      	cmp	r2, r3
 800543c:	d203      	bcs.n	8005446 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800543e:	4b15      	ldr	r3, [pc, #84]	@ (8005494 <pvPortMalloc+0x184>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a16      	ldr	r2, [pc, #88]	@ (800549c <pvPortMalloc+0x18c>)
 8005444:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	4b11      	ldr	r3, [pc, #68]	@ (8005490 <pvPortMalloc+0x180>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	431a      	orrs	r2, r3
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005456:	2200      	movs	r2, #0
 8005458:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800545a:	f7ff fa23 	bl	80048a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	f003 0307 	and.w	r3, r3, #7
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00b      	beq.n	8005480 <pvPortMalloc+0x170>
	__asm volatile
 8005468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546c:	f383 8811 	msr	BASEPRI, r3
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	f3bf 8f4f 	dsb	sy
 8005478:	60fb      	str	r3, [r7, #12]
}
 800547a:	bf00      	nop
 800547c:	bf00      	nop
 800547e:	e7fd      	b.n	800547c <pvPortMalloc+0x16c>
	return pvReturn;
 8005480:	69fb      	ldr	r3, [r7, #28]
}
 8005482:	4618      	mov	r0, r3
 8005484:	3728      	adds	r7, #40	@ 0x28
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	20001584 	.word	0x20001584
 8005490:	20001590 	.word	0x20001590
 8005494:	20001588 	.word	0x20001588
 8005498:	2000157c 	.word	0x2000157c
 800549c:	2000158c 	.word	0x2000158c

080054a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d04a      	beq.n	8005548 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80054b2:	2308      	movs	r3, #8
 80054b4:	425b      	negs	r3, r3
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	4413      	add	r3, r2
 80054ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	4b22      	ldr	r3, [pc, #136]	@ (8005550 <vPortFree+0xb0>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4013      	ands	r3, r2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10b      	bne.n	80054e6 <vPortFree+0x46>
	__asm volatile
 80054ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	60fb      	str	r3, [r7, #12]
}
 80054e0:	bf00      	nop
 80054e2:	bf00      	nop
 80054e4:	e7fd      	b.n	80054e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00b      	beq.n	8005506 <vPortFree+0x66>
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	60bb      	str	r3, [r7, #8]
}
 8005500:	bf00      	nop
 8005502:	bf00      	nop
 8005504:	e7fd      	b.n	8005502 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	4b11      	ldr	r3, [pc, #68]	@ (8005550 <vPortFree+0xb0>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4013      	ands	r3, r2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d019      	beq.n	8005548 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d115      	bne.n	8005548 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	4b0b      	ldr	r3, [pc, #44]	@ (8005550 <vPortFree+0xb0>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	43db      	mvns	r3, r3
 8005526:	401a      	ands	r2, r3
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800552c:	f7ff f9ac 	bl	8004888 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	4b07      	ldr	r3, [pc, #28]	@ (8005554 <vPortFree+0xb4>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4413      	add	r3, r2
 800553a:	4a06      	ldr	r2, [pc, #24]	@ (8005554 <vPortFree+0xb4>)
 800553c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800553e:	6938      	ldr	r0, [r7, #16]
 8005540:	f000 f86c 	bl	800561c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005544:	f7ff f9ae 	bl	80048a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005548:	bf00      	nop
 800554a:	3718      	adds	r7, #24
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	20001590 	.word	0x20001590
 8005554:	20001588 	.word	0x20001588

08005558 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800555e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005562:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005564:	4b27      	ldr	r3, [pc, #156]	@ (8005604 <prvHeapInit+0xac>)
 8005566:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f003 0307 	and.w	r3, r3, #7
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00c      	beq.n	800558c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	3307      	adds	r3, #7
 8005576:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0307 	bic.w	r3, r3, #7
 800557e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	4a1f      	ldr	r2, [pc, #124]	@ (8005604 <prvHeapInit+0xac>)
 8005588:	4413      	add	r3, r2
 800558a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005590:	4a1d      	ldr	r2, [pc, #116]	@ (8005608 <prvHeapInit+0xb0>)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005596:	4b1c      	ldr	r3, [pc, #112]	@ (8005608 <prvHeapInit+0xb0>)
 8005598:	2200      	movs	r2, #0
 800559a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	4413      	add	r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80055a4:	2208      	movs	r2, #8
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	1a9b      	subs	r3, r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f023 0307 	bic.w	r3, r3, #7
 80055b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4a15      	ldr	r2, [pc, #84]	@ (800560c <prvHeapInit+0xb4>)
 80055b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80055ba:	4b14      	ldr	r3, [pc, #80]	@ (800560c <prvHeapInit+0xb4>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2200      	movs	r2, #0
 80055c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80055c2:	4b12      	ldr	r3, [pc, #72]	@ (800560c <prvHeapInit+0xb4>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2200      	movs	r2, #0
 80055c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	1ad2      	subs	r2, r2, r3
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80055d8:	4b0c      	ldr	r3, [pc, #48]	@ (800560c <prvHeapInit+0xb4>)
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	4a0a      	ldr	r2, [pc, #40]	@ (8005610 <prvHeapInit+0xb8>)
 80055e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	4a09      	ldr	r2, [pc, #36]	@ (8005614 <prvHeapInit+0xbc>)
 80055ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80055f0:	4b09      	ldr	r3, [pc, #36]	@ (8005618 <prvHeapInit+0xc0>)
 80055f2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80055f6:	601a      	str	r2, [r3, #0]
}
 80055f8:	bf00      	nop
 80055fa:	3714      	adds	r7, #20
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	2000097c 	.word	0x2000097c
 8005608:	2000157c 	.word	0x2000157c
 800560c:	20001584 	.word	0x20001584
 8005610:	2000158c 	.word	0x2000158c
 8005614:	20001588 	.word	0x20001588
 8005618:	20001590 	.word	0x20001590

0800561c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005624:	4b27      	ldr	r3, [pc, #156]	@ (80056c4 <prvInsertBlockIntoFreeList+0xa8>)
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	e002      	b.n	8005630 <prvInsertBlockIntoFreeList+0x14>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	60fb      	str	r3, [r7, #12]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	429a      	cmp	r2, r3
 8005638:	d8f7      	bhi.n	800562a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	4413      	add	r3, r2
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	429a      	cmp	r2, r3
 800564a:	d108      	bne.n	800565e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	441a      	add	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	441a      	add	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d118      	bne.n	80056a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	4b14      	ldr	r3, [pc, #80]	@ (80056c8 <prvInsertBlockIntoFreeList+0xac>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	429a      	cmp	r2, r3
 800567c:	d00d      	beq.n	800569a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	441a      	add	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	e008      	b.n	80056ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800569a:	4b0b      	ldr	r3, [pc, #44]	@ (80056c8 <prvInsertBlockIntoFreeList+0xac>)
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	e003      	b.n	80056ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d002      	beq.n	80056ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056ba:	bf00      	nop
 80056bc:	3714      	adds	r7, #20
 80056be:	46bd      	mov	sp, r7
 80056c0:	bc80      	pop	{r7}
 80056c2:	4770      	bx	lr
 80056c4:	2000157c 	.word	0x2000157c
 80056c8:	20001584 	.word	0x20001584

080056cc <gcvt>:
 80056cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ce:	461c      	mov	r4, r3
 80056d0:	4615      	mov	r5, r2
 80056d2:	2300      	movs	r3, #0
 80056d4:	2200      	movs	r2, #0
 80056d6:	b085      	sub	sp, #20
 80056d8:	4606      	mov	r6, r0
 80056da:	460f      	mov	r7, r1
 80056dc:	f7fb f966 	bl	80009ac <__aeabi_dcmplt>
 80056e0:	4623      	mov	r3, r4
 80056e2:	b118      	cbz	r0, 80056ec <gcvt+0x20>
 80056e4:	222d      	movs	r2, #45	@ 0x2d
 80056e6:	3d01      	subs	r5, #1
 80056e8:	f803 2b01 	strb.w	r2, [r3], #1
 80056ec:	2267      	movs	r2, #103	@ 0x67
 80056ee:	2100      	movs	r1, #0
 80056f0:	e9cd 5300 	strd	r5, r3, [sp]
 80056f4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80056f8:	4905      	ldr	r1, [pc, #20]	@ (8005710 <gcvt+0x44>)
 80056fa:	4632      	mov	r2, r6
 80056fc:	463b      	mov	r3, r7
 80056fe:	6808      	ldr	r0, [r1, #0]
 8005700:	f000 fb5e 	bl	8005dc0 <_gcvt>
 8005704:	2800      	cmp	r0, #0
 8005706:	bf18      	it	ne
 8005708:	4620      	movne	r0, r4
 800570a:	b005      	add	sp, #20
 800570c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800570e:	bf00      	nop
 8005710:	20000024 	.word	0x20000024

08005714 <std>:
 8005714:	2300      	movs	r3, #0
 8005716:	b510      	push	{r4, lr}
 8005718:	4604      	mov	r4, r0
 800571a:	e9c0 3300 	strd	r3, r3, [r0]
 800571e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005722:	6083      	str	r3, [r0, #8]
 8005724:	8181      	strh	r1, [r0, #12]
 8005726:	6643      	str	r3, [r0, #100]	@ 0x64
 8005728:	81c2      	strh	r2, [r0, #14]
 800572a:	6183      	str	r3, [r0, #24]
 800572c:	4619      	mov	r1, r3
 800572e:	2208      	movs	r2, #8
 8005730:	305c      	adds	r0, #92	@ 0x5c
 8005732:	f000 f8f4 	bl	800591e <memset>
 8005736:	4b0d      	ldr	r3, [pc, #52]	@ (800576c <std+0x58>)
 8005738:	6224      	str	r4, [r4, #32]
 800573a:	6263      	str	r3, [r4, #36]	@ 0x24
 800573c:	4b0c      	ldr	r3, [pc, #48]	@ (8005770 <std+0x5c>)
 800573e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005740:	4b0c      	ldr	r3, [pc, #48]	@ (8005774 <std+0x60>)
 8005742:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005744:	4b0c      	ldr	r3, [pc, #48]	@ (8005778 <std+0x64>)
 8005746:	6323      	str	r3, [r4, #48]	@ 0x30
 8005748:	4b0c      	ldr	r3, [pc, #48]	@ (800577c <std+0x68>)
 800574a:	429c      	cmp	r4, r3
 800574c:	d006      	beq.n	800575c <std+0x48>
 800574e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005752:	4294      	cmp	r4, r2
 8005754:	d002      	beq.n	800575c <std+0x48>
 8005756:	33d0      	adds	r3, #208	@ 0xd0
 8005758:	429c      	cmp	r4, r3
 800575a:	d105      	bne.n	8005768 <std+0x54>
 800575c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005764:	f000 b9aa 	b.w	8005abc <__retarget_lock_init_recursive>
 8005768:	bd10      	pop	{r4, pc}
 800576a:	bf00      	nop
 800576c:	08005899 	.word	0x08005899
 8005770:	080058bb 	.word	0x080058bb
 8005774:	080058f3 	.word	0x080058f3
 8005778:	08005917 	.word	0x08005917
 800577c:	20001594 	.word	0x20001594

08005780 <stdio_exit_handler>:
 8005780:	4a02      	ldr	r2, [pc, #8]	@ (800578c <stdio_exit_handler+0xc>)
 8005782:	4903      	ldr	r1, [pc, #12]	@ (8005790 <stdio_exit_handler+0x10>)
 8005784:	4803      	ldr	r0, [pc, #12]	@ (8005794 <stdio_exit_handler+0x14>)
 8005786:	f000 b869 	b.w	800585c <_fwalk_sglue>
 800578a:	bf00      	nop
 800578c:	20000018 	.word	0x20000018
 8005790:	08006049 	.word	0x08006049
 8005794:	20000028 	.word	0x20000028

08005798 <cleanup_stdio>:
 8005798:	6841      	ldr	r1, [r0, #4]
 800579a:	4b0c      	ldr	r3, [pc, #48]	@ (80057cc <cleanup_stdio+0x34>)
 800579c:	b510      	push	{r4, lr}
 800579e:	4299      	cmp	r1, r3
 80057a0:	4604      	mov	r4, r0
 80057a2:	d001      	beq.n	80057a8 <cleanup_stdio+0x10>
 80057a4:	f000 fc50 	bl	8006048 <_fflush_r>
 80057a8:	68a1      	ldr	r1, [r4, #8]
 80057aa:	4b09      	ldr	r3, [pc, #36]	@ (80057d0 <cleanup_stdio+0x38>)
 80057ac:	4299      	cmp	r1, r3
 80057ae:	d002      	beq.n	80057b6 <cleanup_stdio+0x1e>
 80057b0:	4620      	mov	r0, r4
 80057b2:	f000 fc49 	bl	8006048 <_fflush_r>
 80057b6:	68e1      	ldr	r1, [r4, #12]
 80057b8:	4b06      	ldr	r3, [pc, #24]	@ (80057d4 <cleanup_stdio+0x3c>)
 80057ba:	4299      	cmp	r1, r3
 80057bc:	d004      	beq.n	80057c8 <cleanup_stdio+0x30>
 80057be:	4620      	mov	r0, r4
 80057c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c4:	f000 bc40 	b.w	8006048 <_fflush_r>
 80057c8:	bd10      	pop	{r4, pc}
 80057ca:	bf00      	nop
 80057cc:	20001594 	.word	0x20001594
 80057d0:	200015fc 	.word	0x200015fc
 80057d4:	20001664 	.word	0x20001664

080057d8 <global_stdio_init.part.0>:
 80057d8:	b510      	push	{r4, lr}
 80057da:	4b0b      	ldr	r3, [pc, #44]	@ (8005808 <global_stdio_init.part.0+0x30>)
 80057dc:	4c0b      	ldr	r4, [pc, #44]	@ (800580c <global_stdio_init.part.0+0x34>)
 80057de:	4a0c      	ldr	r2, [pc, #48]	@ (8005810 <global_stdio_init.part.0+0x38>)
 80057e0:	4620      	mov	r0, r4
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	2104      	movs	r1, #4
 80057e6:	2200      	movs	r2, #0
 80057e8:	f7ff ff94 	bl	8005714 <std>
 80057ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057f0:	2201      	movs	r2, #1
 80057f2:	2109      	movs	r1, #9
 80057f4:	f7ff ff8e 	bl	8005714 <std>
 80057f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057fc:	2202      	movs	r2, #2
 80057fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005802:	2112      	movs	r1, #18
 8005804:	f7ff bf86 	b.w	8005714 <std>
 8005808:	200016cc 	.word	0x200016cc
 800580c:	20001594 	.word	0x20001594
 8005810:	08005781 	.word	0x08005781

08005814 <__sfp_lock_acquire>:
 8005814:	4801      	ldr	r0, [pc, #4]	@ (800581c <__sfp_lock_acquire+0x8>)
 8005816:	f000 b952 	b.w	8005abe <__retarget_lock_acquire_recursive>
 800581a:	bf00      	nop
 800581c:	200016d5 	.word	0x200016d5

08005820 <__sfp_lock_release>:
 8005820:	4801      	ldr	r0, [pc, #4]	@ (8005828 <__sfp_lock_release+0x8>)
 8005822:	f000 b94d 	b.w	8005ac0 <__retarget_lock_release_recursive>
 8005826:	bf00      	nop
 8005828:	200016d5 	.word	0x200016d5

0800582c <__sinit>:
 800582c:	b510      	push	{r4, lr}
 800582e:	4604      	mov	r4, r0
 8005830:	f7ff fff0 	bl	8005814 <__sfp_lock_acquire>
 8005834:	6a23      	ldr	r3, [r4, #32]
 8005836:	b11b      	cbz	r3, 8005840 <__sinit+0x14>
 8005838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800583c:	f7ff bff0 	b.w	8005820 <__sfp_lock_release>
 8005840:	4b04      	ldr	r3, [pc, #16]	@ (8005854 <__sinit+0x28>)
 8005842:	6223      	str	r3, [r4, #32]
 8005844:	4b04      	ldr	r3, [pc, #16]	@ (8005858 <__sinit+0x2c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1f5      	bne.n	8005838 <__sinit+0xc>
 800584c:	f7ff ffc4 	bl	80057d8 <global_stdio_init.part.0>
 8005850:	e7f2      	b.n	8005838 <__sinit+0xc>
 8005852:	bf00      	nop
 8005854:	08005799 	.word	0x08005799
 8005858:	200016cc 	.word	0x200016cc

0800585c <_fwalk_sglue>:
 800585c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005860:	4607      	mov	r7, r0
 8005862:	4688      	mov	r8, r1
 8005864:	4614      	mov	r4, r2
 8005866:	2600      	movs	r6, #0
 8005868:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800586c:	f1b9 0901 	subs.w	r9, r9, #1
 8005870:	d505      	bpl.n	800587e <_fwalk_sglue+0x22>
 8005872:	6824      	ldr	r4, [r4, #0]
 8005874:	2c00      	cmp	r4, #0
 8005876:	d1f7      	bne.n	8005868 <_fwalk_sglue+0xc>
 8005878:	4630      	mov	r0, r6
 800587a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800587e:	89ab      	ldrh	r3, [r5, #12]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d907      	bls.n	8005894 <_fwalk_sglue+0x38>
 8005884:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005888:	3301      	adds	r3, #1
 800588a:	d003      	beq.n	8005894 <_fwalk_sglue+0x38>
 800588c:	4629      	mov	r1, r5
 800588e:	4638      	mov	r0, r7
 8005890:	47c0      	blx	r8
 8005892:	4306      	orrs	r6, r0
 8005894:	3568      	adds	r5, #104	@ 0x68
 8005896:	e7e9      	b.n	800586c <_fwalk_sglue+0x10>

08005898 <__sread>:
 8005898:	b510      	push	{r4, lr}
 800589a:	460c      	mov	r4, r1
 800589c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a0:	f000 f8be 	bl	8005a20 <_read_r>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	bfab      	itete	ge
 80058a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80058aa:	89a3      	ldrhlt	r3, [r4, #12]
 80058ac:	181b      	addge	r3, r3, r0
 80058ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80058b2:	bfac      	ite	ge
 80058b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80058b6:	81a3      	strhlt	r3, [r4, #12]
 80058b8:	bd10      	pop	{r4, pc}

080058ba <__swrite>:
 80058ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058be:	461f      	mov	r7, r3
 80058c0:	898b      	ldrh	r3, [r1, #12]
 80058c2:	4605      	mov	r5, r0
 80058c4:	05db      	lsls	r3, r3, #23
 80058c6:	460c      	mov	r4, r1
 80058c8:	4616      	mov	r6, r2
 80058ca:	d505      	bpl.n	80058d8 <__swrite+0x1e>
 80058cc:	2302      	movs	r3, #2
 80058ce:	2200      	movs	r2, #0
 80058d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d4:	f000 f892 	bl	80059fc <_lseek_r>
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	4632      	mov	r2, r6
 80058dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058e0:	81a3      	strh	r3, [r4, #12]
 80058e2:	4628      	mov	r0, r5
 80058e4:	463b      	mov	r3, r7
 80058e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058ee:	f000 b8a9 	b.w	8005a44 <_write_r>

080058f2 <__sseek>:
 80058f2:	b510      	push	{r4, lr}
 80058f4:	460c      	mov	r4, r1
 80058f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058fa:	f000 f87f 	bl	80059fc <_lseek_r>
 80058fe:	1c43      	adds	r3, r0, #1
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	bf15      	itete	ne
 8005904:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005906:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800590a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800590e:	81a3      	strheq	r3, [r4, #12]
 8005910:	bf18      	it	ne
 8005912:	81a3      	strhne	r3, [r4, #12]
 8005914:	bd10      	pop	{r4, pc}

08005916 <__sclose>:
 8005916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800591a:	f000 b809 	b.w	8005930 <_close_r>

0800591e <memset>:
 800591e:	4603      	mov	r3, r0
 8005920:	4402      	add	r2, r0
 8005922:	4293      	cmp	r3, r2
 8005924:	d100      	bne.n	8005928 <memset+0xa>
 8005926:	4770      	bx	lr
 8005928:	f803 1b01 	strb.w	r1, [r3], #1
 800592c:	e7f9      	b.n	8005922 <memset+0x4>
	...

08005930 <_close_r>:
 8005930:	b538      	push	{r3, r4, r5, lr}
 8005932:	2300      	movs	r3, #0
 8005934:	4d05      	ldr	r5, [pc, #20]	@ (800594c <_close_r+0x1c>)
 8005936:	4604      	mov	r4, r0
 8005938:	4608      	mov	r0, r1
 800593a:	602b      	str	r3, [r5, #0]
 800593c:	f7fc f847 	bl	80019ce <_close>
 8005940:	1c43      	adds	r3, r0, #1
 8005942:	d102      	bne.n	800594a <_close_r+0x1a>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	b103      	cbz	r3, 800594a <_close_r+0x1a>
 8005948:	6023      	str	r3, [r4, #0]
 800594a:	bd38      	pop	{r3, r4, r5, pc}
 800594c:	200016d0 	.word	0x200016d0

08005950 <_reclaim_reent>:
 8005950:	4b29      	ldr	r3, [pc, #164]	@ (80059f8 <_reclaim_reent+0xa8>)
 8005952:	b570      	push	{r4, r5, r6, lr}
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4604      	mov	r4, r0
 8005958:	4283      	cmp	r3, r0
 800595a:	d04b      	beq.n	80059f4 <_reclaim_reent+0xa4>
 800595c:	69c3      	ldr	r3, [r0, #28]
 800595e:	b1ab      	cbz	r3, 800598c <_reclaim_reent+0x3c>
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	b16b      	cbz	r3, 8005980 <_reclaim_reent+0x30>
 8005964:	2500      	movs	r5, #0
 8005966:	69e3      	ldr	r3, [r4, #28]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	5959      	ldr	r1, [r3, r5]
 800596c:	2900      	cmp	r1, #0
 800596e:	d13b      	bne.n	80059e8 <_reclaim_reent+0x98>
 8005970:	3504      	adds	r5, #4
 8005972:	2d80      	cmp	r5, #128	@ 0x80
 8005974:	d1f7      	bne.n	8005966 <_reclaim_reent+0x16>
 8005976:	69e3      	ldr	r3, [r4, #28]
 8005978:	4620      	mov	r0, r4
 800597a:	68d9      	ldr	r1, [r3, #12]
 800597c:	f000 f8b0 	bl	8005ae0 <_free_r>
 8005980:	69e3      	ldr	r3, [r4, #28]
 8005982:	6819      	ldr	r1, [r3, #0]
 8005984:	b111      	cbz	r1, 800598c <_reclaim_reent+0x3c>
 8005986:	4620      	mov	r0, r4
 8005988:	f000 f8aa 	bl	8005ae0 <_free_r>
 800598c:	6961      	ldr	r1, [r4, #20]
 800598e:	b111      	cbz	r1, 8005996 <_reclaim_reent+0x46>
 8005990:	4620      	mov	r0, r4
 8005992:	f000 f8a5 	bl	8005ae0 <_free_r>
 8005996:	69e1      	ldr	r1, [r4, #28]
 8005998:	b111      	cbz	r1, 80059a0 <_reclaim_reent+0x50>
 800599a:	4620      	mov	r0, r4
 800599c:	f000 f8a0 	bl	8005ae0 <_free_r>
 80059a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80059a2:	b111      	cbz	r1, 80059aa <_reclaim_reent+0x5a>
 80059a4:	4620      	mov	r0, r4
 80059a6:	f000 f89b 	bl	8005ae0 <_free_r>
 80059aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059ac:	b111      	cbz	r1, 80059b4 <_reclaim_reent+0x64>
 80059ae:	4620      	mov	r0, r4
 80059b0:	f000 f896 	bl	8005ae0 <_free_r>
 80059b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80059b6:	b111      	cbz	r1, 80059be <_reclaim_reent+0x6e>
 80059b8:	4620      	mov	r0, r4
 80059ba:	f000 f891 	bl	8005ae0 <_free_r>
 80059be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80059c0:	b111      	cbz	r1, 80059c8 <_reclaim_reent+0x78>
 80059c2:	4620      	mov	r0, r4
 80059c4:	f000 f88c 	bl	8005ae0 <_free_r>
 80059c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80059ca:	b111      	cbz	r1, 80059d2 <_reclaim_reent+0x82>
 80059cc:	4620      	mov	r0, r4
 80059ce:	f000 f887 	bl	8005ae0 <_free_r>
 80059d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80059d4:	b111      	cbz	r1, 80059dc <_reclaim_reent+0x8c>
 80059d6:	4620      	mov	r0, r4
 80059d8:	f000 f882 	bl	8005ae0 <_free_r>
 80059dc:	6a23      	ldr	r3, [r4, #32]
 80059de:	b14b      	cbz	r3, 80059f4 <_reclaim_reent+0xa4>
 80059e0:	4620      	mov	r0, r4
 80059e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80059e6:	4718      	bx	r3
 80059e8:	680e      	ldr	r6, [r1, #0]
 80059ea:	4620      	mov	r0, r4
 80059ec:	f000 f878 	bl	8005ae0 <_free_r>
 80059f0:	4631      	mov	r1, r6
 80059f2:	e7bb      	b.n	800596c <_reclaim_reent+0x1c>
 80059f4:	bd70      	pop	{r4, r5, r6, pc}
 80059f6:	bf00      	nop
 80059f8:	20000024 	.word	0x20000024

080059fc <_lseek_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	4604      	mov	r4, r0
 8005a00:	4608      	mov	r0, r1
 8005a02:	4611      	mov	r1, r2
 8005a04:	2200      	movs	r2, #0
 8005a06:	4d05      	ldr	r5, [pc, #20]	@ (8005a1c <_lseek_r+0x20>)
 8005a08:	602a      	str	r2, [r5, #0]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f7fc f803 	bl	8001a16 <_lseek>
 8005a10:	1c43      	adds	r3, r0, #1
 8005a12:	d102      	bne.n	8005a1a <_lseek_r+0x1e>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	b103      	cbz	r3, 8005a1a <_lseek_r+0x1e>
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
 8005a1c:	200016d0 	.word	0x200016d0

08005a20 <_read_r>:
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	4604      	mov	r4, r0
 8005a24:	4608      	mov	r0, r1
 8005a26:	4611      	mov	r1, r2
 8005a28:	2200      	movs	r2, #0
 8005a2a:	4d05      	ldr	r5, [pc, #20]	@ (8005a40 <_read_r+0x20>)
 8005a2c:	602a      	str	r2, [r5, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f7fb ff94 	bl	800195c <_read>
 8005a34:	1c43      	adds	r3, r0, #1
 8005a36:	d102      	bne.n	8005a3e <_read_r+0x1e>
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	b103      	cbz	r3, 8005a3e <_read_r+0x1e>
 8005a3c:	6023      	str	r3, [r4, #0]
 8005a3e:	bd38      	pop	{r3, r4, r5, pc}
 8005a40:	200016d0 	.word	0x200016d0

08005a44 <_write_r>:
 8005a44:	b538      	push	{r3, r4, r5, lr}
 8005a46:	4604      	mov	r4, r0
 8005a48:	4608      	mov	r0, r1
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	4d05      	ldr	r5, [pc, #20]	@ (8005a64 <_write_r+0x20>)
 8005a50:	602a      	str	r2, [r5, #0]
 8005a52:	461a      	mov	r2, r3
 8005a54:	f7fb ff9f 	bl	8001996 <_write>
 8005a58:	1c43      	adds	r3, r0, #1
 8005a5a:	d102      	bne.n	8005a62 <_write_r+0x1e>
 8005a5c:	682b      	ldr	r3, [r5, #0]
 8005a5e:	b103      	cbz	r3, 8005a62 <_write_r+0x1e>
 8005a60:	6023      	str	r3, [r4, #0]
 8005a62:	bd38      	pop	{r3, r4, r5, pc}
 8005a64:	200016d0 	.word	0x200016d0

08005a68 <__errno>:
 8005a68:	4b01      	ldr	r3, [pc, #4]	@ (8005a70 <__errno+0x8>)
 8005a6a:	6818      	ldr	r0, [r3, #0]
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	20000024 	.word	0x20000024

08005a74 <__libc_init_array>:
 8005a74:	b570      	push	{r4, r5, r6, lr}
 8005a76:	2600      	movs	r6, #0
 8005a78:	4d0c      	ldr	r5, [pc, #48]	@ (8005aac <__libc_init_array+0x38>)
 8005a7a:	4c0d      	ldr	r4, [pc, #52]	@ (8005ab0 <__libc_init_array+0x3c>)
 8005a7c:	1b64      	subs	r4, r4, r5
 8005a7e:	10a4      	asrs	r4, r4, #2
 8005a80:	42a6      	cmp	r6, r4
 8005a82:	d109      	bne.n	8005a98 <__libc_init_array+0x24>
 8005a84:	f002 f99a 	bl	8007dbc <_init>
 8005a88:	2600      	movs	r6, #0
 8005a8a:	4d0a      	ldr	r5, [pc, #40]	@ (8005ab4 <__libc_init_array+0x40>)
 8005a8c:	4c0a      	ldr	r4, [pc, #40]	@ (8005ab8 <__libc_init_array+0x44>)
 8005a8e:	1b64      	subs	r4, r4, r5
 8005a90:	10a4      	asrs	r4, r4, #2
 8005a92:	42a6      	cmp	r6, r4
 8005a94:	d105      	bne.n	8005aa2 <__libc_init_array+0x2e>
 8005a96:	bd70      	pop	{r4, r5, r6, pc}
 8005a98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a9c:	4798      	blx	r3
 8005a9e:	3601      	adds	r6, #1
 8005aa0:	e7ee      	b.n	8005a80 <__libc_init_array+0xc>
 8005aa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005aa6:	4798      	blx	r3
 8005aa8:	3601      	adds	r6, #1
 8005aaa:	e7f2      	b.n	8005a92 <__libc_init_array+0x1e>
 8005aac:	080088d0 	.word	0x080088d0
 8005ab0:	080088d0 	.word	0x080088d0
 8005ab4:	080088d0 	.word	0x080088d0
 8005ab8:	080088d4 	.word	0x080088d4

08005abc <__retarget_lock_init_recursive>:
 8005abc:	4770      	bx	lr

08005abe <__retarget_lock_acquire_recursive>:
 8005abe:	4770      	bx	lr

08005ac0 <__retarget_lock_release_recursive>:
 8005ac0:	4770      	bx	lr

08005ac2 <memcpy>:
 8005ac2:	440a      	add	r2, r1
 8005ac4:	4291      	cmp	r1, r2
 8005ac6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005aca:	d100      	bne.n	8005ace <memcpy+0xc>
 8005acc:	4770      	bx	lr
 8005ace:	b510      	push	{r4, lr}
 8005ad0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ad4:	4291      	cmp	r1, r2
 8005ad6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ada:	d1f9      	bne.n	8005ad0 <memcpy+0xe>
 8005adc:	bd10      	pop	{r4, pc}
	...

08005ae0 <_free_r>:
 8005ae0:	b538      	push	{r3, r4, r5, lr}
 8005ae2:	4605      	mov	r5, r0
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	d040      	beq.n	8005b6a <_free_r+0x8a>
 8005ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005aec:	1f0c      	subs	r4, r1, #4
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	bfb8      	it	lt
 8005af2:	18e4      	addlt	r4, r4, r3
 8005af4:	f000 f8de 	bl	8005cb4 <__malloc_lock>
 8005af8:	4a1c      	ldr	r2, [pc, #112]	@ (8005b6c <_free_r+0x8c>)
 8005afa:	6813      	ldr	r3, [r2, #0]
 8005afc:	b933      	cbnz	r3, 8005b0c <_free_r+0x2c>
 8005afe:	6063      	str	r3, [r4, #4]
 8005b00:	6014      	str	r4, [r2, #0]
 8005b02:	4628      	mov	r0, r5
 8005b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b08:	f000 b8da 	b.w	8005cc0 <__malloc_unlock>
 8005b0c:	42a3      	cmp	r3, r4
 8005b0e:	d908      	bls.n	8005b22 <_free_r+0x42>
 8005b10:	6820      	ldr	r0, [r4, #0]
 8005b12:	1821      	adds	r1, r4, r0
 8005b14:	428b      	cmp	r3, r1
 8005b16:	bf01      	itttt	eq
 8005b18:	6819      	ldreq	r1, [r3, #0]
 8005b1a:	685b      	ldreq	r3, [r3, #4]
 8005b1c:	1809      	addeq	r1, r1, r0
 8005b1e:	6021      	streq	r1, [r4, #0]
 8005b20:	e7ed      	b.n	8005afe <_free_r+0x1e>
 8005b22:	461a      	mov	r2, r3
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	b10b      	cbz	r3, 8005b2c <_free_r+0x4c>
 8005b28:	42a3      	cmp	r3, r4
 8005b2a:	d9fa      	bls.n	8005b22 <_free_r+0x42>
 8005b2c:	6811      	ldr	r1, [r2, #0]
 8005b2e:	1850      	adds	r0, r2, r1
 8005b30:	42a0      	cmp	r0, r4
 8005b32:	d10b      	bne.n	8005b4c <_free_r+0x6c>
 8005b34:	6820      	ldr	r0, [r4, #0]
 8005b36:	4401      	add	r1, r0
 8005b38:	1850      	adds	r0, r2, r1
 8005b3a:	4283      	cmp	r3, r0
 8005b3c:	6011      	str	r1, [r2, #0]
 8005b3e:	d1e0      	bne.n	8005b02 <_free_r+0x22>
 8005b40:	6818      	ldr	r0, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	4408      	add	r0, r1
 8005b46:	6010      	str	r0, [r2, #0]
 8005b48:	6053      	str	r3, [r2, #4]
 8005b4a:	e7da      	b.n	8005b02 <_free_r+0x22>
 8005b4c:	d902      	bls.n	8005b54 <_free_r+0x74>
 8005b4e:	230c      	movs	r3, #12
 8005b50:	602b      	str	r3, [r5, #0]
 8005b52:	e7d6      	b.n	8005b02 <_free_r+0x22>
 8005b54:	6820      	ldr	r0, [r4, #0]
 8005b56:	1821      	adds	r1, r4, r0
 8005b58:	428b      	cmp	r3, r1
 8005b5a:	bf01      	itttt	eq
 8005b5c:	6819      	ldreq	r1, [r3, #0]
 8005b5e:	685b      	ldreq	r3, [r3, #4]
 8005b60:	1809      	addeq	r1, r1, r0
 8005b62:	6021      	streq	r1, [r4, #0]
 8005b64:	6063      	str	r3, [r4, #4]
 8005b66:	6054      	str	r4, [r2, #4]
 8005b68:	e7cb      	b.n	8005b02 <_free_r+0x22>
 8005b6a:	bd38      	pop	{r3, r4, r5, pc}
 8005b6c:	200016dc 	.word	0x200016dc

08005b70 <sbrk_aligned>:
 8005b70:	b570      	push	{r4, r5, r6, lr}
 8005b72:	4e0f      	ldr	r6, [pc, #60]	@ (8005bb0 <sbrk_aligned+0x40>)
 8005b74:	460c      	mov	r4, r1
 8005b76:	6831      	ldr	r1, [r6, #0]
 8005b78:	4605      	mov	r5, r0
 8005b7a:	b911      	cbnz	r1, 8005b82 <sbrk_aligned+0x12>
 8005b7c:	f000 fa8c 	bl	8006098 <_sbrk_r>
 8005b80:	6030      	str	r0, [r6, #0]
 8005b82:	4621      	mov	r1, r4
 8005b84:	4628      	mov	r0, r5
 8005b86:	f000 fa87 	bl	8006098 <_sbrk_r>
 8005b8a:	1c43      	adds	r3, r0, #1
 8005b8c:	d103      	bne.n	8005b96 <sbrk_aligned+0x26>
 8005b8e:	f04f 34ff 	mov.w	r4, #4294967295
 8005b92:	4620      	mov	r0, r4
 8005b94:	bd70      	pop	{r4, r5, r6, pc}
 8005b96:	1cc4      	adds	r4, r0, #3
 8005b98:	f024 0403 	bic.w	r4, r4, #3
 8005b9c:	42a0      	cmp	r0, r4
 8005b9e:	d0f8      	beq.n	8005b92 <sbrk_aligned+0x22>
 8005ba0:	1a21      	subs	r1, r4, r0
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f000 fa78 	bl	8006098 <_sbrk_r>
 8005ba8:	3001      	adds	r0, #1
 8005baa:	d1f2      	bne.n	8005b92 <sbrk_aligned+0x22>
 8005bac:	e7ef      	b.n	8005b8e <sbrk_aligned+0x1e>
 8005bae:	bf00      	nop
 8005bb0:	200016d8 	.word	0x200016d8

08005bb4 <_malloc_r>:
 8005bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bb8:	1ccd      	adds	r5, r1, #3
 8005bba:	f025 0503 	bic.w	r5, r5, #3
 8005bbe:	3508      	adds	r5, #8
 8005bc0:	2d0c      	cmp	r5, #12
 8005bc2:	bf38      	it	cc
 8005bc4:	250c      	movcc	r5, #12
 8005bc6:	2d00      	cmp	r5, #0
 8005bc8:	4606      	mov	r6, r0
 8005bca:	db01      	blt.n	8005bd0 <_malloc_r+0x1c>
 8005bcc:	42a9      	cmp	r1, r5
 8005bce:	d904      	bls.n	8005bda <_malloc_r+0x26>
 8005bd0:	230c      	movs	r3, #12
 8005bd2:	6033      	str	r3, [r6, #0]
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005cb0 <_malloc_r+0xfc>
 8005bde:	f000 f869 	bl	8005cb4 <__malloc_lock>
 8005be2:	f8d8 3000 	ldr.w	r3, [r8]
 8005be6:	461c      	mov	r4, r3
 8005be8:	bb44      	cbnz	r4, 8005c3c <_malloc_r+0x88>
 8005bea:	4629      	mov	r1, r5
 8005bec:	4630      	mov	r0, r6
 8005bee:	f7ff ffbf 	bl	8005b70 <sbrk_aligned>
 8005bf2:	1c43      	adds	r3, r0, #1
 8005bf4:	4604      	mov	r4, r0
 8005bf6:	d158      	bne.n	8005caa <_malloc_r+0xf6>
 8005bf8:	f8d8 4000 	ldr.w	r4, [r8]
 8005bfc:	4627      	mov	r7, r4
 8005bfe:	2f00      	cmp	r7, #0
 8005c00:	d143      	bne.n	8005c8a <_malloc_r+0xd6>
 8005c02:	2c00      	cmp	r4, #0
 8005c04:	d04b      	beq.n	8005c9e <_malloc_r+0xea>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	4639      	mov	r1, r7
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	eb04 0903 	add.w	r9, r4, r3
 8005c10:	f000 fa42 	bl	8006098 <_sbrk_r>
 8005c14:	4581      	cmp	r9, r0
 8005c16:	d142      	bne.n	8005c9e <_malloc_r+0xea>
 8005c18:	6821      	ldr	r1, [r4, #0]
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	1a6d      	subs	r5, r5, r1
 8005c1e:	4629      	mov	r1, r5
 8005c20:	f7ff ffa6 	bl	8005b70 <sbrk_aligned>
 8005c24:	3001      	adds	r0, #1
 8005c26:	d03a      	beq.n	8005c9e <_malloc_r+0xea>
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	442b      	add	r3, r5
 8005c2c:	6023      	str	r3, [r4, #0]
 8005c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8005c32:	685a      	ldr	r2, [r3, #4]
 8005c34:	bb62      	cbnz	r2, 8005c90 <_malloc_r+0xdc>
 8005c36:	f8c8 7000 	str.w	r7, [r8]
 8005c3a:	e00f      	b.n	8005c5c <_malloc_r+0xa8>
 8005c3c:	6822      	ldr	r2, [r4, #0]
 8005c3e:	1b52      	subs	r2, r2, r5
 8005c40:	d420      	bmi.n	8005c84 <_malloc_r+0xd0>
 8005c42:	2a0b      	cmp	r2, #11
 8005c44:	d917      	bls.n	8005c76 <_malloc_r+0xc2>
 8005c46:	1961      	adds	r1, r4, r5
 8005c48:	42a3      	cmp	r3, r4
 8005c4a:	6025      	str	r5, [r4, #0]
 8005c4c:	bf18      	it	ne
 8005c4e:	6059      	strne	r1, [r3, #4]
 8005c50:	6863      	ldr	r3, [r4, #4]
 8005c52:	bf08      	it	eq
 8005c54:	f8c8 1000 	streq.w	r1, [r8]
 8005c58:	5162      	str	r2, [r4, r5]
 8005c5a:	604b      	str	r3, [r1, #4]
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	f000 f82f 	bl	8005cc0 <__malloc_unlock>
 8005c62:	f104 000b 	add.w	r0, r4, #11
 8005c66:	1d23      	adds	r3, r4, #4
 8005c68:	f020 0007 	bic.w	r0, r0, #7
 8005c6c:	1ac2      	subs	r2, r0, r3
 8005c6e:	bf1c      	itt	ne
 8005c70:	1a1b      	subne	r3, r3, r0
 8005c72:	50a3      	strne	r3, [r4, r2]
 8005c74:	e7af      	b.n	8005bd6 <_malloc_r+0x22>
 8005c76:	6862      	ldr	r2, [r4, #4]
 8005c78:	42a3      	cmp	r3, r4
 8005c7a:	bf0c      	ite	eq
 8005c7c:	f8c8 2000 	streq.w	r2, [r8]
 8005c80:	605a      	strne	r2, [r3, #4]
 8005c82:	e7eb      	b.n	8005c5c <_malloc_r+0xa8>
 8005c84:	4623      	mov	r3, r4
 8005c86:	6864      	ldr	r4, [r4, #4]
 8005c88:	e7ae      	b.n	8005be8 <_malloc_r+0x34>
 8005c8a:	463c      	mov	r4, r7
 8005c8c:	687f      	ldr	r7, [r7, #4]
 8005c8e:	e7b6      	b.n	8005bfe <_malloc_r+0x4a>
 8005c90:	461a      	mov	r2, r3
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	42a3      	cmp	r3, r4
 8005c96:	d1fb      	bne.n	8005c90 <_malloc_r+0xdc>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	6053      	str	r3, [r2, #4]
 8005c9c:	e7de      	b.n	8005c5c <_malloc_r+0xa8>
 8005c9e:	230c      	movs	r3, #12
 8005ca0:	4630      	mov	r0, r6
 8005ca2:	6033      	str	r3, [r6, #0]
 8005ca4:	f000 f80c 	bl	8005cc0 <__malloc_unlock>
 8005ca8:	e794      	b.n	8005bd4 <_malloc_r+0x20>
 8005caa:	6005      	str	r5, [r0, #0]
 8005cac:	e7d6      	b.n	8005c5c <_malloc_r+0xa8>
 8005cae:	bf00      	nop
 8005cb0:	200016dc 	.word	0x200016dc

08005cb4 <__malloc_lock>:
 8005cb4:	4801      	ldr	r0, [pc, #4]	@ (8005cbc <__malloc_lock+0x8>)
 8005cb6:	f7ff bf02 	b.w	8005abe <__retarget_lock_acquire_recursive>
 8005cba:	bf00      	nop
 8005cbc:	200016d4 	.word	0x200016d4

08005cc0 <__malloc_unlock>:
 8005cc0:	4801      	ldr	r0, [pc, #4]	@ (8005cc8 <__malloc_unlock+0x8>)
 8005cc2:	f7ff befd 	b.w	8005ac0 <__retarget_lock_release_recursive>
 8005cc6:	bf00      	nop
 8005cc8:	200016d4 	.word	0x200016d4

08005ccc <print_e>:
 8005ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cce:	b08b      	sub	sp, #44	@ 0x2c
 8005cd0:	460d      	mov	r5, r1
 8005cd2:	a908      	add	r1, sp, #32
 8005cd4:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005cd6:	9104      	str	r1, [sp, #16]
 8005cd8:	a907      	add	r1, sp, #28
 8005cda:	9103      	str	r1, [sp, #12]
 8005cdc:	a909      	add	r1, sp, #36	@ 0x24
 8005cde:	9102      	str	r1, [sp, #8]
 8005ce0:	1c71      	adds	r1, r6, #1
 8005ce2:	9101      	str	r1, [sp, #4]
 8005ce4:	2102      	movs	r1, #2
 8005ce6:	9100      	str	r1, [sp, #0]
 8005ce8:	f89d 7044 	ldrb.w	r7, [sp, #68]	@ 0x44
 8005cec:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8005cee:	f000 fa73 	bl	80061d8 <_dtoa_r>
 8005cf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005cf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cf8:	4601      	mov	r1, r0
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d104      	bne.n	8005d08 <print_e+0x3c>
 8005cfe:	4628      	mov	r0, r5
 8005d00:	f000 f9da 	bl	80060b8 <strcpy>
 8005d04:	b00b      	add	sp, #44	@ 0x2c
 8005d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d08:	462b      	mov	r3, r5
 8005d0a:	7800      	ldrb	r0, [r0, #0]
 8005d0c:	2e00      	cmp	r6, #0
 8005d0e:	f803 0b01 	strb.w	r0, [r3], #1
 8005d12:	bfc8      	it	gt
 8005d14:	2401      	movgt	r4, #1
 8005d16:	202e      	movs	r0, #46	@ 0x2e
 8005d18:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8005d1c:	b10d      	cbz	r5, 8005d22 <print_e+0x56>
 8005d1e:	2e00      	cmp	r6, #0
 8005d20:	dc29      	bgt.n	8005d76 <print_e+0xaa>
 8005d22:	2f67      	cmp	r7, #103	@ 0x67
 8005d24:	d038      	beq.n	8005d98 <print_e+0xcc>
 8005d26:	2f47      	cmp	r7, #71	@ 0x47
 8005d28:	d038      	beq.n	8005d9c <print_e+0xd0>
 8005d2a:	212e      	movs	r1, #46	@ 0x2e
 8005d2c:	2030      	movs	r0, #48	@ 0x30
 8005d2e:	2e00      	cmp	r6, #0
 8005d30:	dc2a      	bgt.n	8005d88 <print_e+0xbc>
 8005d32:	1e51      	subs	r1, r2, #1
 8005d34:	2900      	cmp	r1, #0
 8005d36:	bfa8      	it	ge
 8005d38:	222b      	movge	r2, #43	@ 0x2b
 8005d3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d3c:	bfbd      	ittte	lt
 8005d3e:	212d      	movlt	r1, #45	@ 0x2d
 8005d40:	f1c2 0201 	rsblt	r2, r2, #1
 8005d44:	9209      	strlt	r2, [sp, #36]	@ 0x24
 8005d46:	705a      	strbge	r2, [r3, #1]
 8005d48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d4a:	bfb8      	it	lt
 8005d4c:	7059      	strblt	r1, [r3, #1]
 8005d4e:	2a63      	cmp	r2, #99	@ 0x63
 8005d50:	701f      	strb	r7, [r3, #0]
 8005d52:	dc25      	bgt.n	8005da0 <print_e+0xd4>
 8005d54:	1c98      	adds	r0, r3, #2
 8005d56:	220a      	movs	r2, #10
 8005d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d5a:	fb93 f2f2 	sdiv	r2, r3, r2
 8005d5e:	f102 0130 	add.w	r1, r2, #48	@ 0x30
 8005d62:	7001      	strb	r1, [r0, #0]
 8005d64:	f06f 0109 	mvn.w	r1, #9
 8005d68:	fb01 3302 	mla	r3, r1, r2, r3
 8005d6c:	3330      	adds	r3, #48	@ 0x30
 8005d6e:	7043      	strb	r3, [r0, #1]
 8005d70:	2300      	movs	r3, #0
 8005d72:	7083      	strb	r3, [r0, #2]
 8005d74:	e7c6      	b.n	8005d04 <print_e+0x38>
 8005d76:	b10c      	cbz	r4, 8005d7c <print_e+0xb0>
 8005d78:	f803 0b01 	strb.w	r0, [r3], #1
 8005d7c:	780c      	ldrb	r4, [r1, #0]
 8005d7e:	3e01      	subs	r6, #1
 8005d80:	f803 4b01 	strb.w	r4, [r3], #1
 8005d84:	2400      	movs	r4, #0
 8005d86:	e7c7      	b.n	8005d18 <print_e+0x4c>
 8005d88:	b10c      	cbz	r4, 8005d8e <print_e+0xc2>
 8005d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d8e:	2400      	movs	r4, #0
 8005d90:	f803 0b01 	strb.w	r0, [r3], #1
 8005d94:	3e01      	subs	r6, #1
 8005d96:	e7ca      	b.n	8005d2e <print_e+0x62>
 8005d98:	2765      	movs	r7, #101	@ 0x65
 8005d9a:	e7ca      	b.n	8005d32 <print_e+0x66>
 8005d9c:	2745      	movs	r7, #69	@ 0x45
 8005d9e:	e7c8      	b.n	8005d32 <print_e+0x66>
 8005da0:	2164      	movs	r1, #100	@ 0x64
 8005da2:	fb92 f1f1 	sdiv	r1, r2, r1
 8005da6:	f101 0430 	add.w	r4, r1, #48	@ 0x30
 8005daa:	1cd8      	adds	r0, r3, #3
 8005dac:	709c      	strb	r4, [r3, #2]
 8005dae:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8005db2:	fb03 2201 	mla	r2, r3, r1, r2
 8005db6:	9209      	str	r2, [sp, #36]	@ 0x24
 8005db8:	e7cd      	b.n	8005d56 <print_e+0x8a>
 8005dba:	0000      	movs	r0, r0
 8005dbc:	0000      	movs	r0, r0
	...

08005dc0 <_gcvt>:
 8005dc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005dc4:	4690      	mov	r8, r2
 8005dc6:	4699      	mov	r9, r3
 8005dc8:	b08b      	sub	sp, #44	@ 0x2c
 8005dca:	4607      	mov	r7, r0
 8005dcc:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	@ 0x48
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	4640      	mov	r0, r8
 8005dd6:	4649      	mov	r1, r9
 8005dd8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005dda:	f7fa fde7 	bl	80009ac <__aeabi_dcmplt>
 8005dde:	b110      	cbz	r0, 8005de6 <_gcvt+0x26>
 8005de0:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8005de4:	4699      	mov	r9, r3
 8005de6:	2200      	movs	r2, #0
 8005de8:	2300      	movs	r3, #0
 8005dea:	4640      	mov	r0, r8
 8005dec:	4649      	mov	r1, r9
 8005dee:	f7fa fdd3 	bl	8000998 <__aeabi_dcmpeq>
 8005df2:	b138      	cbz	r0, 8005e04 <_gcvt+0x44>
 8005df4:	2330      	movs	r3, #48	@ 0x30
 8005df6:	702b      	strb	r3, [r5, #0]
 8005df8:	2300      	movs	r3, #0
 8005dfa:	706b      	strb	r3, [r5, #1]
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	b00b      	add	sp, #44	@ 0x2c
 8005e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e04:	4640      	mov	r0, r8
 8005e06:	a34e      	add	r3, pc, #312	@ (adr r3, 8005f40 <_gcvt+0x180>)
 8005e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	f7fa fdd7 	bl	80009c0 <__aeabi_dcmple>
 8005e12:	b160      	cbz	r0, 8005e2e <_gcvt+0x6e>
 8005e14:	f89d 3050 	ldrb.w	r3, [sp, #80]	@ 0x50
 8005e18:	3c01      	subs	r4, #1
 8005e1a:	9301      	str	r3, [sp, #4]
 8005e1c:	4642      	mov	r2, r8
 8005e1e:	464b      	mov	r3, r9
 8005e20:	4629      	mov	r1, r5
 8005e22:	4638      	mov	r0, r7
 8005e24:	9602      	str	r6, [sp, #8]
 8005e26:	9400      	str	r4, [sp, #0]
 8005e28:	f7ff ff50 	bl	8005ccc <print_e>
 8005e2c:	e7e6      	b.n	8005dfc <_gcvt+0x3c>
 8005e2e:	4620      	mov	r0, r4
 8005e30:	f001 fb22 	bl	8007478 <_mprec_log10>
 8005e34:	4642      	mov	r2, r8
 8005e36:	464b      	mov	r3, r9
 8005e38:	f7fa fdc2 	bl	80009c0 <__aeabi_dcmple>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d1e9      	bne.n	8005e14 <_gcvt+0x54>
 8005e40:	ab09      	add	r3, sp, #36	@ 0x24
 8005e42:	9304      	str	r3, [sp, #16]
 8005e44:	ab08      	add	r3, sp, #32
 8005e46:	9303      	str	r3, [sp, #12]
 8005e48:	ab07      	add	r3, sp, #28
 8005e4a:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8005e4e:	2302      	movs	r3, #2
 8005e50:	4642      	mov	r2, r8
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	4638      	mov	r0, r7
 8005e56:	464b      	mov	r3, r9
 8005e58:	f000 f9be 	bl	80061d8 <_dtoa_r>
 8005e5c:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e60:	9a07      	ldr	r2, [sp, #28]
 8005e62:	4601      	mov	r1, r0
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d00d      	beq.n	8005e84 <_gcvt+0xc4>
 8005e68:	462b      	mov	r3, r5
 8005e6a:	460f      	mov	r7, r1
 8005e6c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8005e70:	9a07      	ldr	r2, [sp, #28]
 8005e72:	b108      	cbz	r0, 8005e78 <_gcvt+0xb8>
 8005e74:	2a00      	cmp	r2, #0
 8005e76:	dc09      	bgt.n	8005e8c <_gcvt+0xcc>
 8005e78:	1928      	adds	r0, r5, r4
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8005e80:	1ac0      	subs	r0, r0, r3
 8005e82:	e00c      	b.n	8005e9e <_gcvt+0xde>
 8005e84:	4628      	mov	r0, r5
 8005e86:	f000 f917 	bl	80060b8 <strcpy>
 8005e8a:	e7b7      	b.n	8005dfc <_gcvt+0x3c>
 8005e8c:	3a01      	subs	r2, #1
 8005e8e:	f803 0b01 	strb.w	r0, [r3], #1
 8005e92:	9207      	str	r2, [sp, #28]
 8005e94:	e7e9      	b.n	8005e6a <_gcvt+0xaa>
 8005e96:	2101      	movs	r1, #1
 8005e98:	f803 cb01 	strb.w	ip, [r3], #1
 8005e9c:	3801      	subs	r0, #1
 8005e9e:	2a00      	cmp	r2, #0
 8005ea0:	4614      	mov	r4, r2
 8005ea2:	dc2e      	bgt.n	8005f02 <_gcvt+0x142>
 8005ea4:	b101      	cbz	r1, 8005ea8 <_gcvt+0xe8>
 8005ea6:	9207      	str	r2, [sp, #28]
 8005ea8:	b90e      	cbnz	r6, 8005eae <_gcvt+0xee>
 8005eaa:	783a      	ldrb	r2, [r7, #0]
 8005eac:	b332      	cbz	r2, 8005efc <_gcvt+0x13c>
 8005eae:	42ab      	cmp	r3, r5
 8005eb0:	bf04      	itt	eq
 8005eb2:	2230      	moveq	r2, #48	@ 0x30
 8005eb4:	f803 2b01 	strbeq.w	r2, [r3], #1
 8005eb8:	222e      	movs	r2, #46	@ 0x2e
 8005eba:	4619      	mov	r1, r3
 8005ebc:	f04f 0c00 	mov.w	ip, #0
 8005ec0:	f04f 0e30 	mov.w	lr, #48	@ 0x30
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	9a07      	ldr	r2, [sp, #28]
 8005ec8:	1ad4      	subs	r4, r2, r3
 8005eca:	42cc      	cmn	r4, r1
 8005ecc:	d421      	bmi.n	8005f12 <_gcvt+0x152>
 8005ece:	2a00      	cmp	r2, #0
 8005ed0:	f1c2 0100 	rsb	r1, r2, #0
 8005ed4:	bfd4      	ite	le
 8005ed6:	460c      	movle	r4, r1
 8005ed8:	2400      	movgt	r4, #0
 8005eda:	3401      	adds	r4, #1
 8005edc:	4423      	add	r3, r4
 8005ede:	f1bc 0f00 	cmp.w	ip, #0
 8005ee2:	d004      	beq.n	8005eee <_gcvt+0x12e>
 8005ee4:	2a00      	cmp	r2, #0
 8005ee6:	bfc8      	it	gt
 8005ee8:	2100      	movgt	r1, #0
 8005eea:	440a      	add	r2, r1
 8005eec:	9207      	str	r2, [sp, #28]
 8005eee:	1e7a      	subs	r2, r7, #1
 8005ef0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005ef4:	b109      	cbz	r1, 8005efa <_gcvt+0x13a>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	dc10      	bgt.n	8005f1c <_gcvt+0x15c>
 8005efa:	b9e6      	cbnz	r6, 8005f36 <_gcvt+0x176>
 8005efc:	2200      	movs	r2, #0
 8005efe:	701a      	strb	r2, [r3, #0]
 8005f00:	e77c      	b.n	8005dfc <_gcvt+0x3c>
 8005f02:	2800      	cmp	r0, #0
 8005f04:	f102 32ff 	add.w	r2, r2, #4294967295
 8005f08:	dcc5      	bgt.n	8005e96 <_gcvt+0xd6>
 8005f0a:	2900      	cmp	r1, #0
 8005f0c:	d0cc      	beq.n	8005ea8 <_gcvt+0xe8>
 8005f0e:	9407      	str	r4, [sp, #28]
 8005f10:	e7ca      	b.n	8005ea8 <_gcvt+0xe8>
 8005f12:	f04f 0c01 	mov.w	ip, #1
 8005f16:	f801 ef01 	strb.w	lr, [r1, #1]!
 8005f1a:	e7d6      	b.n	8005eca <_gcvt+0x10a>
 8005f1c:	f803 1b01 	strb.w	r1, [r3], #1
 8005f20:	3801      	subs	r0, #1
 8005f22:	e7e5      	b.n	8005ef0 <_gcvt+0x130>
 8005f24:	f802 6b01 	strb.w	r6, [r2], #1
 8005f28:	1aa1      	subs	r1, r4, r2
 8005f2a:	2900      	cmp	r1, #0
 8005f2c:	dcfa      	bgt.n	8005f24 <_gcvt+0x164>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	bfa8      	it	ge
 8005f32:	181b      	addge	r3, r3, r0
 8005f34:	e7e2      	b.n	8005efc <_gcvt+0x13c>
 8005f36:	461a      	mov	r2, r3
 8005f38:	2630      	movs	r6, #48	@ 0x30
 8005f3a:	181c      	adds	r4, r3, r0
 8005f3c:	e7f4      	b.n	8005f28 <_gcvt+0x168>
 8005f3e:	bf00      	nop
 8005f40:	eb1c432d 	.word	0xeb1c432d
 8005f44:	3f1a36e2 	.word	0x3f1a36e2

08005f48 <__sflush_r>:
 8005f48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	0716      	lsls	r6, r2, #28
 8005f50:	4605      	mov	r5, r0
 8005f52:	460c      	mov	r4, r1
 8005f54:	d454      	bmi.n	8006000 <__sflush_r+0xb8>
 8005f56:	684b      	ldr	r3, [r1, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	dc02      	bgt.n	8005f62 <__sflush_r+0x1a>
 8005f5c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	dd48      	ble.n	8005ff4 <__sflush_r+0xac>
 8005f62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f64:	2e00      	cmp	r6, #0
 8005f66:	d045      	beq.n	8005ff4 <__sflush_r+0xac>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005f6e:	682f      	ldr	r7, [r5, #0]
 8005f70:	6a21      	ldr	r1, [r4, #32]
 8005f72:	602b      	str	r3, [r5, #0]
 8005f74:	d030      	beq.n	8005fd8 <__sflush_r+0x90>
 8005f76:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	0759      	lsls	r1, r3, #29
 8005f7c:	d505      	bpl.n	8005f8a <__sflush_r+0x42>
 8005f7e:	6863      	ldr	r3, [r4, #4]
 8005f80:	1ad2      	subs	r2, r2, r3
 8005f82:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f84:	b10b      	cbz	r3, 8005f8a <__sflush_r+0x42>
 8005f86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f88:	1ad2      	subs	r2, r2, r3
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f90:	6a21      	ldr	r1, [r4, #32]
 8005f92:	47b0      	blx	r6
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	89a3      	ldrh	r3, [r4, #12]
 8005f98:	d106      	bne.n	8005fa8 <__sflush_r+0x60>
 8005f9a:	6829      	ldr	r1, [r5, #0]
 8005f9c:	291d      	cmp	r1, #29
 8005f9e:	d82b      	bhi.n	8005ff8 <__sflush_r+0xb0>
 8005fa0:	4a28      	ldr	r2, [pc, #160]	@ (8006044 <__sflush_r+0xfc>)
 8005fa2:	410a      	asrs	r2, r1
 8005fa4:	07d6      	lsls	r6, r2, #31
 8005fa6:	d427      	bmi.n	8005ff8 <__sflush_r+0xb0>
 8005fa8:	2200      	movs	r2, #0
 8005faa:	6062      	str	r2, [r4, #4]
 8005fac:	6922      	ldr	r2, [r4, #16]
 8005fae:	04d9      	lsls	r1, r3, #19
 8005fb0:	6022      	str	r2, [r4, #0]
 8005fb2:	d504      	bpl.n	8005fbe <__sflush_r+0x76>
 8005fb4:	1c42      	adds	r2, r0, #1
 8005fb6:	d101      	bne.n	8005fbc <__sflush_r+0x74>
 8005fb8:	682b      	ldr	r3, [r5, #0]
 8005fba:	b903      	cbnz	r3, 8005fbe <__sflush_r+0x76>
 8005fbc:	6560      	str	r0, [r4, #84]	@ 0x54
 8005fbe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fc0:	602f      	str	r7, [r5, #0]
 8005fc2:	b1b9      	cbz	r1, 8005ff4 <__sflush_r+0xac>
 8005fc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005fc8:	4299      	cmp	r1, r3
 8005fca:	d002      	beq.n	8005fd2 <__sflush_r+0x8a>
 8005fcc:	4628      	mov	r0, r5
 8005fce:	f7ff fd87 	bl	8005ae0 <_free_r>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fd6:	e00d      	b.n	8005ff4 <__sflush_r+0xac>
 8005fd8:	2301      	movs	r3, #1
 8005fda:	4628      	mov	r0, r5
 8005fdc:	47b0      	blx	r6
 8005fde:	4602      	mov	r2, r0
 8005fe0:	1c50      	adds	r0, r2, #1
 8005fe2:	d1c9      	bne.n	8005f78 <__sflush_r+0x30>
 8005fe4:	682b      	ldr	r3, [r5, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d0c6      	beq.n	8005f78 <__sflush_r+0x30>
 8005fea:	2b1d      	cmp	r3, #29
 8005fec:	d001      	beq.n	8005ff2 <__sflush_r+0xaa>
 8005fee:	2b16      	cmp	r3, #22
 8005ff0:	d11d      	bne.n	800602e <__sflush_r+0xe6>
 8005ff2:	602f      	str	r7, [r5, #0]
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	e021      	b.n	800603c <__sflush_r+0xf4>
 8005ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ffc:	b21b      	sxth	r3, r3
 8005ffe:	e01a      	b.n	8006036 <__sflush_r+0xee>
 8006000:	690f      	ldr	r7, [r1, #16]
 8006002:	2f00      	cmp	r7, #0
 8006004:	d0f6      	beq.n	8005ff4 <__sflush_r+0xac>
 8006006:	0793      	lsls	r3, r2, #30
 8006008:	bf18      	it	ne
 800600a:	2300      	movne	r3, #0
 800600c:	680e      	ldr	r6, [r1, #0]
 800600e:	bf08      	it	eq
 8006010:	694b      	ldreq	r3, [r1, #20]
 8006012:	1bf6      	subs	r6, r6, r7
 8006014:	600f      	str	r7, [r1, #0]
 8006016:	608b      	str	r3, [r1, #8]
 8006018:	2e00      	cmp	r6, #0
 800601a:	ddeb      	ble.n	8005ff4 <__sflush_r+0xac>
 800601c:	4633      	mov	r3, r6
 800601e:	463a      	mov	r2, r7
 8006020:	4628      	mov	r0, r5
 8006022:	6a21      	ldr	r1, [r4, #32]
 8006024:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006028:	47e0      	blx	ip
 800602a:	2800      	cmp	r0, #0
 800602c:	dc07      	bgt.n	800603e <__sflush_r+0xf6>
 800602e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006032:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006036:	f04f 30ff 	mov.w	r0, #4294967295
 800603a:	81a3      	strh	r3, [r4, #12]
 800603c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800603e:	4407      	add	r7, r0
 8006040:	1a36      	subs	r6, r6, r0
 8006042:	e7e9      	b.n	8006018 <__sflush_r+0xd0>
 8006044:	dfbffffe 	.word	0xdfbffffe

08006048 <_fflush_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	690b      	ldr	r3, [r1, #16]
 800604c:	4605      	mov	r5, r0
 800604e:	460c      	mov	r4, r1
 8006050:	b913      	cbnz	r3, 8006058 <_fflush_r+0x10>
 8006052:	2500      	movs	r5, #0
 8006054:	4628      	mov	r0, r5
 8006056:	bd38      	pop	{r3, r4, r5, pc}
 8006058:	b118      	cbz	r0, 8006062 <_fflush_r+0x1a>
 800605a:	6a03      	ldr	r3, [r0, #32]
 800605c:	b90b      	cbnz	r3, 8006062 <_fflush_r+0x1a>
 800605e:	f7ff fbe5 	bl	800582c <__sinit>
 8006062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d0f3      	beq.n	8006052 <_fflush_r+0xa>
 800606a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800606c:	07d0      	lsls	r0, r2, #31
 800606e:	d404      	bmi.n	800607a <_fflush_r+0x32>
 8006070:	0599      	lsls	r1, r3, #22
 8006072:	d402      	bmi.n	800607a <_fflush_r+0x32>
 8006074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006076:	f7ff fd22 	bl	8005abe <__retarget_lock_acquire_recursive>
 800607a:	4628      	mov	r0, r5
 800607c:	4621      	mov	r1, r4
 800607e:	f7ff ff63 	bl	8005f48 <__sflush_r>
 8006082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006084:	4605      	mov	r5, r0
 8006086:	07da      	lsls	r2, r3, #31
 8006088:	d4e4      	bmi.n	8006054 <_fflush_r+0xc>
 800608a:	89a3      	ldrh	r3, [r4, #12]
 800608c:	059b      	lsls	r3, r3, #22
 800608e:	d4e1      	bmi.n	8006054 <_fflush_r+0xc>
 8006090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006092:	f7ff fd15 	bl	8005ac0 <__retarget_lock_release_recursive>
 8006096:	e7dd      	b.n	8006054 <_fflush_r+0xc>

08006098 <_sbrk_r>:
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	2300      	movs	r3, #0
 800609c:	4d05      	ldr	r5, [pc, #20]	@ (80060b4 <_sbrk_r+0x1c>)
 800609e:	4604      	mov	r4, r0
 80060a0:	4608      	mov	r0, r1
 80060a2:	602b      	str	r3, [r5, #0]
 80060a4:	f7fb fcc4 	bl	8001a30 <_sbrk>
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	d102      	bne.n	80060b2 <_sbrk_r+0x1a>
 80060ac:	682b      	ldr	r3, [r5, #0]
 80060ae:	b103      	cbz	r3, 80060b2 <_sbrk_r+0x1a>
 80060b0:	6023      	str	r3, [r4, #0]
 80060b2:	bd38      	pop	{r3, r4, r5, pc}
 80060b4:	200016d0 	.word	0x200016d0

080060b8 <strcpy>:
 80060b8:	4603      	mov	r3, r0
 80060ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060be:	f803 2b01 	strb.w	r2, [r3], #1
 80060c2:	2a00      	cmp	r2, #0
 80060c4:	d1f9      	bne.n	80060ba <strcpy+0x2>
 80060c6:	4770      	bx	lr

080060c8 <quorem>:
 80060c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	6903      	ldr	r3, [r0, #16]
 80060ce:	690c      	ldr	r4, [r1, #16]
 80060d0:	4607      	mov	r7, r0
 80060d2:	42a3      	cmp	r3, r4
 80060d4:	db7e      	blt.n	80061d4 <quorem+0x10c>
 80060d6:	3c01      	subs	r4, #1
 80060d8:	00a3      	lsls	r3, r4, #2
 80060da:	f100 0514 	add.w	r5, r0, #20
 80060de:	f101 0814 	add.w	r8, r1, #20
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060e8:	9301      	str	r3, [sp, #4]
 80060ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060f2:	3301      	adds	r3, #1
 80060f4:	429a      	cmp	r2, r3
 80060f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80060fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060fe:	d32e      	bcc.n	800615e <quorem+0x96>
 8006100:	f04f 0a00 	mov.w	sl, #0
 8006104:	46c4      	mov	ip, r8
 8006106:	46ae      	mov	lr, r5
 8006108:	46d3      	mov	fp, sl
 800610a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800610e:	b298      	uxth	r0, r3
 8006110:	fb06 a000 	mla	r0, r6, r0, sl
 8006114:	0c1b      	lsrs	r3, r3, #16
 8006116:	0c02      	lsrs	r2, r0, #16
 8006118:	fb06 2303 	mla	r3, r6, r3, r2
 800611c:	f8de 2000 	ldr.w	r2, [lr]
 8006120:	b280      	uxth	r0, r0
 8006122:	b292      	uxth	r2, r2
 8006124:	1a12      	subs	r2, r2, r0
 8006126:	445a      	add	r2, fp
 8006128:	f8de 0000 	ldr.w	r0, [lr]
 800612c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006130:	b29b      	uxth	r3, r3
 8006132:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006136:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800613a:	b292      	uxth	r2, r2
 800613c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006140:	45e1      	cmp	r9, ip
 8006142:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006146:	f84e 2b04 	str.w	r2, [lr], #4
 800614a:	d2de      	bcs.n	800610a <quorem+0x42>
 800614c:	9b00      	ldr	r3, [sp, #0]
 800614e:	58eb      	ldr	r3, [r5, r3]
 8006150:	b92b      	cbnz	r3, 800615e <quorem+0x96>
 8006152:	9b01      	ldr	r3, [sp, #4]
 8006154:	3b04      	subs	r3, #4
 8006156:	429d      	cmp	r5, r3
 8006158:	461a      	mov	r2, r3
 800615a:	d32f      	bcc.n	80061bc <quorem+0xf4>
 800615c:	613c      	str	r4, [r7, #16]
 800615e:	4638      	mov	r0, r7
 8006160:	f001 f882 	bl	8007268 <__mcmp>
 8006164:	2800      	cmp	r0, #0
 8006166:	db25      	blt.n	80061b4 <quorem+0xec>
 8006168:	4629      	mov	r1, r5
 800616a:	2000      	movs	r0, #0
 800616c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006170:	f8d1 c000 	ldr.w	ip, [r1]
 8006174:	fa1f fe82 	uxth.w	lr, r2
 8006178:	fa1f f38c 	uxth.w	r3, ip
 800617c:	eba3 030e 	sub.w	r3, r3, lr
 8006180:	4403      	add	r3, r0
 8006182:	0c12      	lsrs	r2, r2, #16
 8006184:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006188:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800618c:	b29b      	uxth	r3, r3
 800618e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006192:	45c1      	cmp	r9, r8
 8006194:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006198:	f841 3b04 	str.w	r3, [r1], #4
 800619c:	d2e6      	bcs.n	800616c <quorem+0xa4>
 800619e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061a6:	b922      	cbnz	r2, 80061b2 <quorem+0xea>
 80061a8:	3b04      	subs	r3, #4
 80061aa:	429d      	cmp	r5, r3
 80061ac:	461a      	mov	r2, r3
 80061ae:	d30b      	bcc.n	80061c8 <quorem+0x100>
 80061b0:	613c      	str	r4, [r7, #16]
 80061b2:	3601      	adds	r6, #1
 80061b4:	4630      	mov	r0, r6
 80061b6:	b003      	add	sp, #12
 80061b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061bc:	6812      	ldr	r2, [r2, #0]
 80061be:	3b04      	subs	r3, #4
 80061c0:	2a00      	cmp	r2, #0
 80061c2:	d1cb      	bne.n	800615c <quorem+0x94>
 80061c4:	3c01      	subs	r4, #1
 80061c6:	e7c6      	b.n	8006156 <quorem+0x8e>
 80061c8:	6812      	ldr	r2, [r2, #0]
 80061ca:	3b04      	subs	r3, #4
 80061cc:	2a00      	cmp	r2, #0
 80061ce:	d1ef      	bne.n	80061b0 <quorem+0xe8>
 80061d0:	3c01      	subs	r4, #1
 80061d2:	e7ea      	b.n	80061aa <quorem+0xe2>
 80061d4:	2000      	movs	r0, #0
 80061d6:	e7ee      	b.n	80061b6 <quorem+0xee>

080061d8 <_dtoa_r>:
 80061d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061dc:	4614      	mov	r4, r2
 80061de:	461d      	mov	r5, r3
 80061e0:	69c7      	ldr	r7, [r0, #28]
 80061e2:	b097      	sub	sp, #92	@ 0x5c
 80061e4:	4683      	mov	fp, r0
 80061e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80061ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80061ec:	b97f      	cbnz	r7, 800620e <_dtoa_r+0x36>
 80061ee:	2010      	movs	r0, #16
 80061f0:	f000 fdba 	bl	8006d68 <malloc>
 80061f4:	4602      	mov	r2, r0
 80061f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80061fa:	b920      	cbnz	r0, 8006206 <_dtoa_r+0x2e>
 80061fc:	21ef      	movs	r1, #239	@ 0xef
 80061fe:	4ba8      	ldr	r3, [pc, #672]	@ (80064a0 <_dtoa_r+0x2c8>)
 8006200:	48a8      	ldr	r0, [pc, #672]	@ (80064a4 <_dtoa_r+0x2cc>)
 8006202:	f001 f955 	bl	80074b0 <__assert_func>
 8006206:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800620a:	6007      	str	r7, [r0, #0]
 800620c:	60c7      	str	r7, [r0, #12]
 800620e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006212:	6819      	ldr	r1, [r3, #0]
 8006214:	b159      	cbz	r1, 800622e <_dtoa_r+0x56>
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	2301      	movs	r3, #1
 800621a:	4093      	lsls	r3, r2
 800621c:	604a      	str	r2, [r1, #4]
 800621e:	608b      	str	r3, [r1, #8]
 8006220:	4658      	mov	r0, fp
 8006222:	f000 fde9 	bl	8006df8 <_Bfree>
 8006226:	2200      	movs	r2, #0
 8006228:	f8db 301c 	ldr.w	r3, [fp, #28]
 800622c:	601a      	str	r2, [r3, #0]
 800622e:	1e2b      	subs	r3, r5, #0
 8006230:	bfaf      	iteee	ge
 8006232:	2300      	movge	r3, #0
 8006234:	2201      	movlt	r2, #1
 8006236:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800623a:	9303      	strlt	r3, [sp, #12]
 800623c:	bfa8      	it	ge
 800623e:	6033      	strge	r3, [r6, #0]
 8006240:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006244:	4b98      	ldr	r3, [pc, #608]	@ (80064a8 <_dtoa_r+0x2d0>)
 8006246:	bfb8      	it	lt
 8006248:	6032      	strlt	r2, [r6, #0]
 800624a:	ea33 0308 	bics.w	r3, r3, r8
 800624e:	d112      	bne.n	8006276 <_dtoa_r+0x9e>
 8006250:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006254:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006256:	6013      	str	r3, [r2, #0]
 8006258:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800625c:	4323      	orrs	r3, r4
 800625e:	f000 8550 	beq.w	8006d02 <_dtoa_r+0xb2a>
 8006262:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006264:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80064ac <_dtoa_r+0x2d4>
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 8552 	beq.w	8006d12 <_dtoa_r+0xb3a>
 800626e:	f10a 0303 	add.w	r3, sl, #3
 8006272:	f000 bd4c 	b.w	8006d0e <_dtoa_r+0xb36>
 8006276:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800627a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800627e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006282:	2200      	movs	r2, #0
 8006284:	2300      	movs	r3, #0
 8006286:	f7fa fb87 	bl	8000998 <__aeabi_dcmpeq>
 800628a:	4607      	mov	r7, r0
 800628c:	b158      	cbz	r0, 80062a6 <_dtoa_r+0xce>
 800628e:	2301      	movs	r3, #1
 8006290:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006292:	6013      	str	r3, [r2, #0]
 8006294:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006296:	b113      	cbz	r3, 800629e <_dtoa_r+0xc6>
 8006298:	4b85      	ldr	r3, [pc, #532]	@ (80064b0 <_dtoa_r+0x2d8>)
 800629a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80064b4 <_dtoa_r+0x2dc>
 80062a2:	f000 bd36 	b.w	8006d12 <_dtoa_r+0xb3a>
 80062a6:	ab14      	add	r3, sp, #80	@ 0x50
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	ab15      	add	r3, sp, #84	@ 0x54
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	4658      	mov	r0, fp
 80062b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80062b4:	f001 f888 	bl	80073c8 <__d2b>
 80062b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80062bc:	4681      	mov	r9, r0
 80062be:	2e00      	cmp	r6, #0
 80062c0:	d077      	beq.n	80063b2 <_dtoa_r+0x1da>
 80062c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80062cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80062d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80062d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80062da:	4619      	mov	r1, r3
 80062dc:	2200      	movs	r2, #0
 80062de:	4b76      	ldr	r3, [pc, #472]	@ (80064b8 <_dtoa_r+0x2e0>)
 80062e0:	f7f9 ff3a 	bl	8000158 <__aeabi_dsub>
 80062e4:	a368      	add	r3, pc, #416	@ (adr r3, 8006488 <_dtoa_r+0x2b0>)
 80062e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ea:	f7fa f8ed 	bl	80004c8 <__aeabi_dmul>
 80062ee:	a368      	add	r3, pc, #416	@ (adr r3, 8006490 <_dtoa_r+0x2b8>)
 80062f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f4:	f7f9 ff32 	bl	800015c <__adddf3>
 80062f8:	4604      	mov	r4, r0
 80062fa:	4630      	mov	r0, r6
 80062fc:	460d      	mov	r5, r1
 80062fe:	f7fa f879 	bl	80003f4 <__aeabi_i2d>
 8006302:	a365      	add	r3, pc, #404	@ (adr r3, 8006498 <_dtoa_r+0x2c0>)
 8006304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006308:	f7fa f8de 	bl	80004c8 <__aeabi_dmul>
 800630c:	4602      	mov	r2, r0
 800630e:	460b      	mov	r3, r1
 8006310:	4620      	mov	r0, r4
 8006312:	4629      	mov	r1, r5
 8006314:	f7f9 ff22 	bl	800015c <__adddf3>
 8006318:	4604      	mov	r4, r0
 800631a:	460d      	mov	r5, r1
 800631c:	f7fa fb6e 	bl	80009fc <__aeabi_d2iz>
 8006320:	2200      	movs	r2, #0
 8006322:	4607      	mov	r7, r0
 8006324:	2300      	movs	r3, #0
 8006326:	4620      	mov	r0, r4
 8006328:	4629      	mov	r1, r5
 800632a:	f7fa fb3f 	bl	80009ac <__aeabi_dcmplt>
 800632e:	b140      	cbz	r0, 8006342 <_dtoa_r+0x16a>
 8006330:	4638      	mov	r0, r7
 8006332:	f7fa f85f 	bl	80003f4 <__aeabi_i2d>
 8006336:	4622      	mov	r2, r4
 8006338:	462b      	mov	r3, r5
 800633a:	f7fa fb2d 	bl	8000998 <__aeabi_dcmpeq>
 800633e:	b900      	cbnz	r0, 8006342 <_dtoa_r+0x16a>
 8006340:	3f01      	subs	r7, #1
 8006342:	2f16      	cmp	r7, #22
 8006344:	d853      	bhi.n	80063ee <_dtoa_r+0x216>
 8006346:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800634a:	4b5c      	ldr	r3, [pc, #368]	@ (80064bc <_dtoa_r+0x2e4>)
 800634c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006354:	f7fa fb2a 	bl	80009ac <__aeabi_dcmplt>
 8006358:	2800      	cmp	r0, #0
 800635a:	d04a      	beq.n	80063f2 <_dtoa_r+0x21a>
 800635c:	2300      	movs	r3, #0
 800635e:	3f01      	subs	r7, #1
 8006360:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006362:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006364:	1b9b      	subs	r3, r3, r6
 8006366:	1e5a      	subs	r2, r3, #1
 8006368:	bf46      	itte	mi
 800636a:	f1c3 0801 	rsbmi	r8, r3, #1
 800636e:	2300      	movmi	r3, #0
 8006370:	f04f 0800 	movpl.w	r8, #0
 8006374:	9209      	str	r2, [sp, #36]	@ 0x24
 8006376:	bf48      	it	mi
 8006378:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800637a:	2f00      	cmp	r7, #0
 800637c:	db3b      	blt.n	80063f6 <_dtoa_r+0x21e>
 800637e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006380:	970e      	str	r7, [sp, #56]	@ 0x38
 8006382:	443b      	add	r3, r7
 8006384:	9309      	str	r3, [sp, #36]	@ 0x24
 8006386:	2300      	movs	r3, #0
 8006388:	930a      	str	r3, [sp, #40]	@ 0x28
 800638a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800638c:	2b09      	cmp	r3, #9
 800638e:	d866      	bhi.n	800645e <_dtoa_r+0x286>
 8006390:	2b05      	cmp	r3, #5
 8006392:	bfc4      	itt	gt
 8006394:	3b04      	subgt	r3, #4
 8006396:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006398:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800639a:	bfc8      	it	gt
 800639c:	2400      	movgt	r4, #0
 800639e:	f1a3 0302 	sub.w	r3, r3, #2
 80063a2:	bfd8      	it	le
 80063a4:	2401      	movle	r4, #1
 80063a6:	2b03      	cmp	r3, #3
 80063a8:	d864      	bhi.n	8006474 <_dtoa_r+0x29c>
 80063aa:	e8df f003 	tbb	[pc, r3]
 80063ae:	382b      	.short	0x382b
 80063b0:	5636      	.short	0x5636
 80063b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80063b6:	441e      	add	r6, r3
 80063b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80063bc:	2b20      	cmp	r3, #32
 80063be:	bfc1      	itttt	gt
 80063c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80063c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80063c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80063cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80063d0:	bfd6      	itet	le
 80063d2:	f1c3 0320 	rsble	r3, r3, #32
 80063d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80063da:	fa04 f003 	lslle.w	r0, r4, r3
 80063de:	f7f9 fff9 	bl	80003d4 <__aeabi_ui2d>
 80063e2:	2201      	movs	r2, #1
 80063e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80063e8:	3e01      	subs	r6, #1
 80063ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80063ec:	e775      	b.n	80062da <_dtoa_r+0x102>
 80063ee:	2301      	movs	r3, #1
 80063f0:	e7b6      	b.n	8006360 <_dtoa_r+0x188>
 80063f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80063f4:	e7b5      	b.n	8006362 <_dtoa_r+0x18a>
 80063f6:	427b      	negs	r3, r7
 80063f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80063fa:	2300      	movs	r3, #0
 80063fc:	eba8 0807 	sub.w	r8, r8, r7
 8006400:	930e      	str	r3, [sp, #56]	@ 0x38
 8006402:	e7c2      	b.n	800638a <_dtoa_r+0x1b2>
 8006404:	2300      	movs	r3, #0
 8006406:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006408:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800640a:	2b00      	cmp	r3, #0
 800640c:	dc35      	bgt.n	800647a <_dtoa_r+0x2a2>
 800640e:	2301      	movs	r3, #1
 8006410:	461a      	mov	r2, r3
 8006412:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006416:	9221      	str	r2, [sp, #132]	@ 0x84
 8006418:	e00b      	b.n	8006432 <_dtoa_r+0x25a>
 800641a:	2301      	movs	r3, #1
 800641c:	e7f3      	b.n	8006406 <_dtoa_r+0x22e>
 800641e:	2300      	movs	r3, #0
 8006420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006422:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006424:	18fb      	adds	r3, r7, r3
 8006426:	9308      	str	r3, [sp, #32]
 8006428:	3301      	adds	r3, #1
 800642a:	2b01      	cmp	r3, #1
 800642c:	9307      	str	r3, [sp, #28]
 800642e:	bfb8      	it	lt
 8006430:	2301      	movlt	r3, #1
 8006432:	2100      	movs	r1, #0
 8006434:	2204      	movs	r2, #4
 8006436:	f8db 001c 	ldr.w	r0, [fp, #28]
 800643a:	f102 0514 	add.w	r5, r2, #20
 800643e:	429d      	cmp	r5, r3
 8006440:	d91f      	bls.n	8006482 <_dtoa_r+0x2aa>
 8006442:	6041      	str	r1, [r0, #4]
 8006444:	4658      	mov	r0, fp
 8006446:	f000 fc97 	bl	8006d78 <_Balloc>
 800644a:	4682      	mov	sl, r0
 800644c:	2800      	cmp	r0, #0
 800644e:	d139      	bne.n	80064c4 <_dtoa_r+0x2ec>
 8006450:	4602      	mov	r2, r0
 8006452:	f240 11af 	movw	r1, #431	@ 0x1af
 8006456:	4b1a      	ldr	r3, [pc, #104]	@ (80064c0 <_dtoa_r+0x2e8>)
 8006458:	e6d2      	b.n	8006200 <_dtoa_r+0x28>
 800645a:	2301      	movs	r3, #1
 800645c:	e7e0      	b.n	8006420 <_dtoa_r+0x248>
 800645e:	2401      	movs	r4, #1
 8006460:	2300      	movs	r3, #0
 8006462:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006464:	9320      	str	r3, [sp, #128]	@ 0x80
 8006466:	f04f 33ff 	mov.w	r3, #4294967295
 800646a:	2200      	movs	r2, #0
 800646c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006470:	2312      	movs	r3, #18
 8006472:	e7d0      	b.n	8006416 <_dtoa_r+0x23e>
 8006474:	2301      	movs	r3, #1
 8006476:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006478:	e7f5      	b.n	8006466 <_dtoa_r+0x28e>
 800647a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800647c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006480:	e7d7      	b.n	8006432 <_dtoa_r+0x25a>
 8006482:	3101      	adds	r1, #1
 8006484:	0052      	lsls	r2, r2, #1
 8006486:	e7d8      	b.n	800643a <_dtoa_r+0x262>
 8006488:	636f4361 	.word	0x636f4361
 800648c:	3fd287a7 	.word	0x3fd287a7
 8006490:	8b60c8b3 	.word	0x8b60c8b3
 8006494:	3fc68a28 	.word	0x3fc68a28
 8006498:	509f79fb 	.word	0x509f79fb
 800649c:	3fd34413 	.word	0x3fd34413
 80064a0:	08008689 	.word	0x08008689
 80064a4:	080086a0 	.word	0x080086a0
 80064a8:	7ff00000 	.word	0x7ff00000
 80064ac:	08008683 	.word	0x08008683
 80064b0:	08008688 	.word	0x08008688
 80064b4:	08008687 	.word	0x08008687
 80064b8:	3ff80000 	.word	0x3ff80000
 80064bc:	08008798 	.word	0x08008798
 80064c0:	080086f8 	.word	0x080086f8
 80064c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064c8:	6018      	str	r0, [r3, #0]
 80064ca:	9b07      	ldr	r3, [sp, #28]
 80064cc:	2b0e      	cmp	r3, #14
 80064ce:	f200 80a4 	bhi.w	800661a <_dtoa_r+0x442>
 80064d2:	2c00      	cmp	r4, #0
 80064d4:	f000 80a1 	beq.w	800661a <_dtoa_r+0x442>
 80064d8:	2f00      	cmp	r7, #0
 80064da:	dd33      	ble.n	8006544 <_dtoa_r+0x36c>
 80064dc:	4b86      	ldr	r3, [pc, #536]	@ (80066f8 <_dtoa_r+0x520>)
 80064de:	f007 020f 	and.w	r2, r7, #15
 80064e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064e6:	05f8      	lsls	r0, r7, #23
 80064e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80064ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80064f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80064f4:	d516      	bpl.n	8006524 <_dtoa_r+0x34c>
 80064f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064fa:	4b80      	ldr	r3, [pc, #512]	@ (80066fc <_dtoa_r+0x524>)
 80064fc:	2603      	movs	r6, #3
 80064fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006502:	f7fa f90b 	bl	800071c <__aeabi_ddiv>
 8006506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800650a:	f004 040f 	and.w	r4, r4, #15
 800650e:	4d7b      	ldr	r5, [pc, #492]	@ (80066fc <_dtoa_r+0x524>)
 8006510:	b954      	cbnz	r4, 8006528 <_dtoa_r+0x350>
 8006512:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800651a:	f7fa f8ff 	bl	800071c <__aeabi_ddiv>
 800651e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006522:	e028      	b.n	8006576 <_dtoa_r+0x39e>
 8006524:	2602      	movs	r6, #2
 8006526:	e7f2      	b.n	800650e <_dtoa_r+0x336>
 8006528:	07e1      	lsls	r1, r4, #31
 800652a:	d508      	bpl.n	800653e <_dtoa_r+0x366>
 800652c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006530:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006534:	f7f9 ffc8 	bl	80004c8 <__aeabi_dmul>
 8006538:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800653c:	3601      	adds	r6, #1
 800653e:	1064      	asrs	r4, r4, #1
 8006540:	3508      	adds	r5, #8
 8006542:	e7e5      	b.n	8006510 <_dtoa_r+0x338>
 8006544:	f000 80d2 	beq.w	80066ec <_dtoa_r+0x514>
 8006548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800654c:	427c      	negs	r4, r7
 800654e:	4b6a      	ldr	r3, [pc, #424]	@ (80066f8 <_dtoa_r+0x520>)
 8006550:	f004 020f 	and.w	r2, r4, #15
 8006554:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655c:	f7f9 ffb4 	bl	80004c8 <__aeabi_dmul>
 8006560:	2602      	movs	r6, #2
 8006562:	2300      	movs	r3, #0
 8006564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006568:	4d64      	ldr	r5, [pc, #400]	@ (80066fc <_dtoa_r+0x524>)
 800656a:	1124      	asrs	r4, r4, #4
 800656c:	2c00      	cmp	r4, #0
 800656e:	f040 80b2 	bne.w	80066d6 <_dtoa_r+0x4fe>
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1d3      	bne.n	800651e <_dtoa_r+0x346>
 8006576:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800657a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 80b7 	beq.w	80066f0 <_dtoa_r+0x518>
 8006582:	2200      	movs	r2, #0
 8006584:	4620      	mov	r0, r4
 8006586:	4629      	mov	r1, r5
 8006588:	4b5d      	ldr	r3, [pc, #372]	@ (8006700 <_dtoa_r+0x528>)
 800658a:	f7fa fa0f 	bl	80009ac <__aeabi_dcmplt>
 800658e:	2800      	cmp	r0, #0
 8006590:	f000 80ae 	beq.w	80066f0 <_dtoa_r+0x518>
 8006594:	9b07      	ldr	r3, [sp, #28]
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 80aa 	beq.w	80066f0 <_dtoa_r+0x518>
 800659c:	9b08      	ldr	r3, [sp, #32]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	dd37      	ble.n	8006612 <_dtoa_r+0x43a>
 80065a2:	1e7b      	subs	r3, r7, #1
 80065a4:	4620      	mov	r0, r4
 80065a6:	9304      	str	r3, [sp, #16]
 80065a8:	2200      	movs	r2, #0
 80065aa:	4629      	mov	r1, r5
 80065ac:	4b55      	ldr	r3, [pc, #340]	@ (8006704 <_dtoa_r+0x52c>)
 80065ae:	f7f9 ff8b 	bl	80004c8 <__aeabi_dmul>
 80065b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065b6:	9c08      	ldr	r4, [sp, #32]
 80065b8:	3601      	adds	r6, #1
 80065ba:	4630      	mov	r0, r6
 80065bc:	f7f9 ff1a 	bl	80003f4 <__aeabi_i2d>
 80065c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065c4:	f7f9 ff80 	bl	80004c8 <__aeabi_dmul>
 80065c8:	2200      	movs	r2, #0
 80065ca:	4b4f      	ldr	r3, [pc, #316]	@ (8006708 <_dtoa_r+0x530>)
 80065cc:	f7f9 fdc6 	bl	800015c <__adddf3>
 80065d0:	4605      	mov	r5, r0
 80065d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80065d6:	2c00      	cmp	r4, #0
 80065d8:	f040 809a 	bne.w	8006710 <_dtoa_r+0x538>
 80065dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065e0:	2200      	movs	r2, #0
 80065e2:	4b4a      	ldr	r3, [pc, #296]	@ (800670c <_dtoa_r+0x534>)
 80065e4:	f7f9 fdb8 	bl	8000158 <__aeabi_dsub>
 80065e8:	4602      	mov	r2, r0
 80065ea:	460b      	mov	r3, r1
 80065ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065f0:	462a      	mov	r2, r5
 80065f2:	4633      	mov	r3, r6
 80065f4:	f7fa f9f8 	bl	80009e8 <__aeabi_dcmpgt>
 80065f8:	2800      	cmp	r0, #0
 80065fa:	f040 828e 	bne.w	8006b1a <_dtoa_r+0x942>
 80065fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006602:	462a      	mov	r2, r5
 8006604:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006608:	f7fa f9d0 	bl	80009ac <__aeabi_dcmplt>
 800660c:	2800      	cmp	r0, #0
 800660e:	f040 8127 	bne.w	8006860 <_dtoa_r+0x688>
 8006612:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006616:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800661a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800661c:	2b00      	cmp	r3, #0
 800661e:	f2c0 8163 	blt.w	80068e8 <_dtoa_r+0x710>
 8006622:	2f0e      	cmp	r7, #14
 8006624:	f300 8160 	bgt.w	80068e8 <_dtoa_r+0x710>
 8006628:	4b33      	ldr	r3, [pc, #204]	@ (80066f8 <_dtoa_r+0x520>)
 800662a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800662e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006632:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006636:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006638:	2b00      	cmp	r3, #0
 800663a:	da03      	bge.n	8006644 <_dtoa_r+0x46c>
 800663c:	9b07      	ldr	r3, [sp, #28]
 800663e:	2b00      	cmp	r3, #0
 8006640:	f340 8100 	ble.w	8006844 <_dtoa_r+0x66c>
 8006644:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006648:	4656      	mov	r6, sl
 800664a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800664e:	4620      	mov	r0, r4
 8006650:	4629      	mov	r1, r5
 8006652:	f7fa f863 	bl	800071c <__aeabi_ddiv>
 8006656:	f7fa f9d1 	bl	80009fc <__aeabi_d2iz>
 800665a:	4680      	mov	r8, r0
 800665c:	f7f9 feca 	bl	80003f4 <__aeabi_i2d>
 8006660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006664:	f7f9 ff30 	bl	80004c8 <__aeabi_dmul>
 8006668:	4602      	mov	r2, r0
 800666a:	460b      	mov	r3, r1
 800666c:	4620      	mov	r0, r4
 800666e:	4629      	mov	r1, r5
 8006670:	f7f9 fd72 	bl	8000158 <__aeabi_dsub>
 8006674:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006678:	9d07      	ldr	r5, [sp, #28]
 800667a:	f806 4b01 	strb.w	r4, [r6], #1
 800667e:	eba6 040a 	sub.w	r4, r6, sl
 8006682:	42a5      	cmp	r5, r4
 8006684:	4602      	mov	r2, r0
 8006686:	460b      	mov	r3, r1
 8006688:	f040 8116 	bne.w	80068b8 <_dtoa_r+0x6e0>
 800668c:	f7f9 fd66 	bl	800015c <__adddf3>
 8006690:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006694:	4604      	mov	r4, r0
 8006696:	460d      	mov	r5, r1
 8006698:	f7fa f9a6 	bl	80009e8 <__aeabi_dcmpgt>
 800669c:	2800      	cmp	r0, #0
 800669e:	f040 80f8 	bne.w	8006892 <_dtoa_r+0x6ba>
 80066a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066a6:	4620      	mov	r0, r4
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7fa f975 	bl	8000998 <__aeabi_dcmpeq>
 80066ae:	b118      	cbz	r0, 80066b8 <_dtoa_r+0x4e0>
 80066b0:	f018 0f01 	tst.w	r8, #1
 80066b4:	f040 80ed 	bne.w	8006892 <_dtoa_r+0x6ba>
 80066b8:	4649      	mov	r1, r9
 80066ba:	4658      	mov	r0, fp
 80066bc:	f000 fb9c 	bl	8006df8 <_Bfree>
 80066c0:	2300      	movs	r3, #0
 80066c2:	7033      	strb	r3, [r6, #0]
 80066c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80066c6:	3701      	adds	r7, #1
 80066c8:	601f      	str	r7, [r3, #0]
 80066ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	f000 8320 	beq.w	8006d12 <_dtoa_r+0xb3a>
 80066d2:	601e      	str	r6, [r3, #0]
 80066d4:	e31d      	b.n	8006d12 <_dtoa_r+0xb3a>
 80066d6:	07e2      	lsls	r2, r4, #31
 80066d8:	d505      	bpl.n	80066e6 <_dtoa_r+0x50e>
 80066da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80066de:	f7f9 fef3 	bl	80004c8 <__aeabi_dmul>
 80066e2:	2301      	movs	r3, #1
 80066e4:	3601      	adds	r6, #1
 80066e6:	1064      	asrs	r4, r4, #1
 80066e8:	3508      	adds	r5, #8
 80066ea:	e73f      	b.n	800656c <_dtoa_r+0x394>
 80066ec:	2602      	movs	r6, #2
 80066ee:	e742      	b.n	8006576 <_dtoa_r+0x39e>
 80066f0:	9c07      	ldr	r4, [sp, #28]
 80066f2:	9704      	str	r7, [sp, #16]
 80066f4:	e761      	b.n	80065ba <_dtoa_r+0x3e2>
 80066f6:	bf00      	nop
 80066f8:	08008798 	.word	0x08008798
 80066fc:	08008770 	.word	0x08008770
 8006700:	3ff00000 	.word	0x3ff00000
 8006704:	40240000 	.word	0x40240000
 8006708:	401c0000 	.word	0x401c0000
 800670c:	40140000 	.word	0x40140000
 8006710:	4b70      	ldr	r3, [pc, #448]	@ (80068d4 <_dtoa_r+0x6fc>)
 8006712:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006714:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006718:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800671c:	4454      	add	r4, sl
 800671e:	2900      	cmp	r1, #0
 8006720:	d045      	beq.n	80067ae <_dtoa_r+0x5d6>
 8006722:	2000      	movs	r0, #0
 8006724:	496c      	ldr	r1, [pc, #432]	@ (80068d8 <_dtoa_r+0x700>)
 8006726:	f7f9 fff9 	bl	800071c <__aeabi_ddiv>
 800672a:	4633      	mov	r3, r6
 800672c:	462a      	mov	r2, r5
 800672e:	f7f9 fd13 	bl	8000158 <__aeabi_dsub>
 8006732:	4656      	mov	r6, sl
 8006734:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006738:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800673c:	f7fa f95e 	bl	80009fc <__aeabi_d2iz>
 8006740:	4605      	mov	r5, r0
 8006742:	f7f9 fe57 	bl	80003f4 <__aeabi_i2d>
 8006746:	4602      	mov	r2, r0
 8006748:	460b      	mov	r3, r1
 800674a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800674e:	f7f9 fd03 	bl	8000158 <__aeabi_dsub>
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	3530      	adds	r5, #48	@ 0x30
 8006758:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800675c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006760:	f806 5b01 	strb.w	r5, [r6], #1
 8006764:	f7fa f922 	bl	80009ac <__aeabi_dcmplt>
 8006768:	2800      	cmp	r0, #0
 800676a:	d163      	bne.n	8006834 <_dtoa_r+0x65c>
 800676c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006770:	2000      	movs	r0, #0
 8006772:	495a      	ldr	r1, [pc, #360]	@ (80068dc <_dtoa_r+0x704>)
 8006774:	f7f9 fcf0 	bl	8000158 <__aeabi_dsub>
 8006778:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800677c:	f7fa f916 	bl	80009ac <__aeabi_dcmplt>
 8006780:	2800      	cmp	r0, #0
 8006782:	f040 8087 	bne.w	8006894 <_dtoa_r+0x6bc>
 8006786:	42a6      	cmp	r6, r4
 8006788:	f43f af43 	beq.w	8006612 <_dtoa_r+0x43a>
 800678c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006790:	2200      	movs	r2, #0
 8006792:	4b53      	ldr	r3, [pc, #332]	@ (80068e0 <_dtoa_r+0x708>)
 8006794:	f7f9 fe98 	bl	80004c8 <__aeabi_dmul>
 8006798:	2200      	movs	r2, #0
 800679a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800679e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067a2:	4b4f      	ldr	r3, [pc, #316]	@ (80068e0 <_dtoa_r+0x708>)
 80067a4:	f7f9 fe90 	bl	80004c8 <__aeabi_dmul>
 80067a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ac:	e7c4      	b.n	8006738 <_dtoa_r+0x560>
 80067ae:	4631      	mov	r1, r6
 80067b0:	4628      	mov	r0, r5
 80067b2:	f7f9 fe89 	bl	80004c8 <__aeabi_dmul>
 80067b6:	4656      	mov	r6, sl
 80067b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80067be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067c2:	f7fa f91b 	bl	80009fc <__aeabi_d2iz>
 80067c6:	4605      	mov	r5, r0
 80067c8:	f7f9 fe14 	bl	80003f4 <__aeabi_i2d>
 80067cc:	4602      	mov	r2, r0
 80067ce:	460b      	mov	r3, r1
 80067d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067d4:	f7f9 fcc0 	bl	8000158 <__aeabi_dsub>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	3530      	adds	r5, #48	@ 0x30
 80067de:	f806 5b01 	strb.w	r5, [r6], #1
 80067e2:	42a6      	cmp	r6, r4
 80067e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067e8:	f04f 0200 	mov.w	r2, #0
 80067ec:	d124      	bne.n	8006838 <_dtoa_r+0x660>
 80067ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80067f2:	4b39      	ldr	r3, [pc, #228]	@ (80068d8 <_dtoa_r+0x700>)
 80067f4:	f7f9 fcb2 	bl	800015c <__adddf3>
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006800:	f7fa f8f2 	bl	80009e8 <__aeabi_dcmpgt>
 8006804:	2800      	cmp	r0, #0
 8006806:	d145      	bne.n	8006894 <_dtoa_r+0x6bc>
 8006808:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800680c:	2000      	movs	r0, #0
 800680e:	4932      	ldr	r1, [pc, #200]	@ (80068d8 <_dtoa_r+0x700>)
 8006810:	f7f9 fca2 	bl	8000158 <__aeabi_dsub>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800681c:	f7fa f8c6 	bl	80009ac <__aeabi_dcmplt>
 8006820:	2800      	cmp	r0, #0
 8006822:	f43f aef6 	beq.w	8006612 <_dtoa_r+0x43a>
 8006826:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006828:	1e73      	subs	r3, r6, #1
 800682a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800682c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006830:	2b30      	cmp	r3, #48	@ 0x30
 8006832:	d0f8      	beq.n	8006826 <_dtoa_r+0x64e>
 8006834:	9f04      	ldr	r7, [sp, #16]
 8006836:	e73f      	b.n	80066b8 <_dtoa_r+0x4e0>
 8006838:	4b29      	ldr	r3, [pc, #164]	@ (80068e0 <_dtoa_r+0x708>)
 800683a:	f7f9 fe45 	bl	80004c8 <__aeabi_dmul>
 800683e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006842:	e7bc      	b.n	80067be <_dtoa_r+0x5e6>
 8006844:	d10c      	bne.n	8006860 <_dtoa_r+0x688>
 8006846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800684a:	2200      	movs	r2, #0
 800684c:	4b25      	ldr	r3, [pc, #148]	@ (80068e4 <_dtoa_r+0x70c>)
 800684e:	f7f9 fe3b 	bl	80004c8 <__aeabi_dmul>
 8006852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006856:	f7fa f8bd 	bl	80009d4 <__aeabi_dcmpge>
 800685a:	2800      	cmp	r0, #0
 800685c:	f000 815b 	beq.w	8006b16 <_dtoa_r+0x93e>
 8006860:	2400      	movs	r4, #0
 8006862:	4625      	mov	r5, r4
 8006864:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006866:	4656      	mov	r6, sl
 8006868:	43db      	mvns	r3, r3
 800686a:	9304      	str	r3, [sp, #16]
 800686c:	2700      	movs	r7, #0
 800686e:	4621      	mov	r1, r4
 8006870:	4658      	mov	r0, fp
 8006872:	f000 fac1 	bl	8006df8 <_Bfree>
 8006876:	2d00      	cmp	r5, #0
 8006878:	d0dc      	beq.n	8006834 <_dtoa_r+0x65c>
 800687a:	b12f      	cbz	r7, 8006888 <_dtoa_r+0x6b0>
 800687c:	42af      	cmp	r7, r5
 800687e:	d003      	beq.n	8006888 <_dtoa_r+0x6b0>
 8006880:	4639      	mov	r1, r7
 8006882:	4658      	mov	r0, fp
 8006884:	f000 fab8 	bl	8006df8 <_Bfree>
 8006888:	4629      	mov	r1, r5
 800688a:	4658      	mov	r0, fp
 800688c:	f000 fab4 	bl	8006df8 <_Bfree>
 8006890:	e7d0      	b.n	8006834 <_dtoa_r+0x65c>
 8006892:	9704      	str	r7, [sp, #16]
 8006894:	4633      	mov	r3, r6
 8006896:	461e      	mov	r6, r3
 8006898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800689c:	2a39      	cmp	r2, #57	@ 0x39
 800689e:	d107      	bne.n	80068b0 <_dtoa_r+0x6d8>
 80068a0:	459a      	cmp	sl, r3
 80068a2:	d1f8      	bne.n	8006896 <_dtoa_r+0x6be>
 80068a4:	9a04      	ldr	r2, [sp, #16]
 80068a6:	3201      	adds	r2, #1
 80068a8:	9204      	str	r2, [sp, #16]
 80068aa:	2230      	movs	r2, #48	@ 0x30
 80068ac:	f88a 2000 	strb.w	r2, [sl]
 80068b0:	781a      	ldrb	r2, [r3, #0]
 80068b2:	3201      	adds	r2, #1
 80068b4:	701a      	strb	r2, [r3, #0]
 80068b6:	e7bd      	b.n	8006834 <_dtoa_r+0x65c>
 80068b8:	2200      	movs	r2, #0
 80068ba:	4b09      	ldr	r3, [pc, #36]	@ (80068e0 <_dtoa_r+0x708>)
 80068bc:	f7f9 fe04 	bl	80004c8 <__aeabi_dmul>
 80068c0:	2200      	movs	r2, #0
 80068c2:	2300      	movs	r3, #0
 80068c4:	4604      	mov	r4, r0
 80068c6:	460d      	mov	r5, r1
 80068c8:	f7fa f866 	bl	8000998 <__aeabi_dcmpeq>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	f43f aebc 	beq.w	800664a <_dtoa_r+0x472>
 80068d2:	e6f1      	b.n	80066b8 <_dtoa_r+0x4e0>
 80068d4:	08008798 	.word	0x08008798
 80068d8:	3fe00000 	.word	0x3fe00000
 80068dc:	3ff00000 	.word	0x3ff00000
 80068e0:	40240000 	.word	0x40240000
 80068e4:	40140000 	.word	0x40140000
 80068e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80068ea:	2a00      	cmp	r2, #0
 80068ec:	f000 80db 	beq.w	8006aa6 <_dtoa_r+0x8ce>
 80068f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80068f2:	2a01      	cmp	r2, #1
 80068f4:	f300 80bf 	bgt.w	8006a76 <_dtoa_r+0x89e>
 80068f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	f000 80b7 	beq.w	8006a6e <_dtoa_r+0x896>
 8006900:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006904:	4646      	mov	r6, r8
 8006906:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800690a:	2101      	movs	r1, #1
 800690c:	441a      	add	r2, r3
 800690e:	4658      	mov	r0, fp
 8006910:	4498      	add	r8, r3
 8006912:	9209      	str	r2, [sp, #36]	@ 0x24
 8006914:	f000 fb24 	bl	8006f60 <__i2b>
 8006918:	4605      	mov	r5, r0
 800691a:	b15e      	cbz	r6, 8006934 <_dtoa_r+0x75c>
 800691c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800691e:	2b00      	cmp	r3, #0
 8006920:	dd08      	ble.n	8006934 <_dtoa_r+0x75c>
 8006922:	42b3      	cmp	r3, r6
 8006924:	bfa8      	it	ge
 8006926:	4633      	movge	r3, r6
 8006928:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800692a:	eba8 0803 	sub.w	r8, r8, r3
 800692e:	1af6      	subs	r6, r6, r3
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	9309      	str	r3, [sp, #36]	@ 0x24
 8006934:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006936:	b1f3      	cbz	r3, 8006976 <_dtoa_r+0x79e>
 8006938:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800693a:	2b00      	cmp	r3, #0
 800693c:	f000 80b7 	beq.w	8006aae <_dtoa_r+0x8d6>
 8006940:	b18c      	cbz	r4, 8006966 <_dtoa_r+0x78e>
 8006942:	4629      	mov	r1, r5
 8006944:	4622      	mov	r2, r4
 8006946:	4658      	mov	r0, fp
 8006948:	f000 fbc8 	bl	80070dc <__pow5mult>
 800694c:	464a      	mov	r2, r9
 800694e:	4601      	mov	r1, r0
 8006950:	4605      	mov	r5, r0
 8006952:	4658      	mov	r0, fp
 8006954:	f000 fb1a 	bl	8006f8c <__multiply>
 8006958:	4649      	mov	r1, r9
 800695a:	9004      	str	r0, [sp, #16]
 800695c:	4658      	mov	r0, fp
 800695e:	f000 fa4b 	bl	8006df8 <_Bfree>
 8006962:	9b04      	ldr	r3, [sp, #16]
 8006964:	4699      	mov	r9, r3
 8006966:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006968:	1b1a      	subs	r2, r3, r4
 800696a:	d004      	beq.n	8006976 <_dtoa_r+0x79e>
 800696c:	4649      	mov	r1, r9
 800696e:	4658      	mov	r0, fp
 8006970:	f000 fbb4 	bl	80070dc <__pow5mult>
 8006974:	4681      	mov	r9, r0
 8006976:	2101      	movs	r1, #1
 8006978:	4658      	mov	r0, fp
 800697a:	f000 faf1 	bl	8006f60 <__i2b>
 800697e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006980:	4604      	mov	r4, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 81c9 	beq.w	8006d1a <_dtoa_r+0xb42>
 8006988:	461a      	mov	r2, r3
 800698a:	4601      	mov	r1, r0
 800698c:	4658      	mov	r0, fp
 800698e:	f000 fba5 	bl	80070dc <__pow5mult>
 8006992:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006994:	4604      	mov	r4, r0
 8006996:	2b01      	cmp	r3, #1
 8006998:	f300 808f 	bgt.w	8006aba <_dtoa_r+0x8e2>
 800699c:	9b02      	ldr	r3, [sp, #8]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f040 8087 	bne.w	8006ab2 <_dtoa_r+0x8da>
 80069a4:	9b03      	ldr	r3, [sp, #12]
 80069a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f040 8083 	bne.w	8006ab6 <_dtoa_r+0x8de>
 80069b0:	9b03      	ldr	r3, [sp, #12]
 80069b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069b6:	0d1b      	lsrs	r3, r3, #20
 80069b8:	051b      	lsls	r3, r3, #20
 80069ba:	b12b      	cbz	r3, 80069c8 <_dtoa_r+0x7f0>
 80069bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069be:	f108 0801 	add.w	r8, r8, #1
 80069c2:	3301      	adds	r3, #1
 80069c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069c6:	2301      	movs	r3, #1
 80069c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80069ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 81aa 	beq.w	8006d26 <_dtoa_r+0xb4e>
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069d8:	6918      	ldr	r0, [r3, #16]
 80069da:	f000 fa75 	bl	8006ec8 <__hi0bits>
 80069de:	f1c0 0020 	rsb	r0, r0, #32
 80069e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e4:	4418      	add	r0, r3
 80069e6:	f010 001f 	ands.w	r0, r0, #31
 80069ea:	d071      	beq.n	8006ad0 <_dtoa_r+0x8f8>
 80069ec:	f1c0 0320 	rsb	r3, r0, #32
 80069f0:	2b04      	cmp	r3, #4
 80069f2:	dd65      	ble.n	8006ac0 <_dtoa_r+0x8e8>
 80069f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f6:	f1c0 001c 	rsb	r0, r0, #28
 80069fa:	4403      	add	r3, r0
 80069fc:	4480      	add	r8, r0
 80069fe:	4406      	add	r6, r0
 8006a00:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a02:	f1b8 0f00 	cmp.w	r8, #0
 8006a06:	dd05      	ble.n	8006a14 <_dtoa_r+0x83c>
 8006a08:	4649      	mov	r1, r9
 8006a0a:	4642      	mov	r2, r8
 8006a0c:	4658      	mov	r0, fp
 8006a0e:	f000 fbbf 	bl	8007190 <__lshift>
 8006a12:	4681      	mov	r9, r0
 8006a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	dd05      	ble.n	8006a26 <_dtoa_r+0x84e>
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	4658      	mov	r0, fp
 8006a20:	f000 fbb6 	bl	8007190 <__lshift>
 8006a24:	4604      	mov	r4, r0
 8006a26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d053      	beq.n	8006ad4 <_dtoa_r+0x8fc>
 8006a2c:	4621      	mov	r1, r4
 8006a2e:	4648      	mov	r0, r9
 8006a30:	f000 fc1a 	bl	8007268 <__mcmp>
 8006a34:	2800      	cmp	r0, #0
 8006a36:	da4d      	bge.n	8006ad4 <_dtoa_r+0x8fc>
 8006a38:	1e7b      	subs	r3, r7, #1
 8006a3a:	4649      	mov	r1, r9
 8006a3c:	9304      	str	r3, [sp, #16]
 8006a3e:	220a      	movs	r2, #10
 8006a40:	2300      	movs	r3, #0
 8006a42:	4658      	mov	r0, fp
 8006a44:	f000 f9fa 	bl	8006e3c <__multadd>
 8006a48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a4a:	4681      	mov	r9, r0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f000 816c 	beq.w	8006d2a <_dtoa_r+0xb52>
 8006a52:	2300      	movs	r3, #0
 8006a54:	4629      	mov	r1, r5
 8006a56:	220a      	movs	r2, #10
 8006a58:	4658      	mov	r0, fp
 8006a5a:	f000 f9ef 	bl	8006e3c <__multadd>
 8006a5e:	9b08      	ldr	r3, [sp, #32]
 8006a60:	4605      	mov	r5, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	dc61      	bgt.n	8006b2a <_dtoa_r+0x952>
 8006a66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	dc3b      	bgt.n	8006ae4 <_dtoa_r+0x90c>
 8006a6c:	e05d      	b.n	8006b2a <_dtoa_r+0x952>
 8006a6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006a74:	e746      	b.n	8006904 <_dtoa_r+0x72c>
 8006a76:	9b07      	ldr	r3, [sp, #28]
 8006a78:	1e5c      	subs	r4, r3, #1
 8006a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a7c:	42a3      	cmp	r3, r4
 8006a7e:	bfbf      	itttt	lt
 8006a80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006a82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006a84:	1ae3      	sublt	r3, r4, r3
 8006a86:	18d2      	addlt	r2, r2, r3
 8006a88:	bfa8      	it	ge
 8006a8a:	1b1c      	subge	r4, r3, r4
 8006a8c:	9b07      	ldr	r3, [sp, #28]
 8006a8e:	bfbe      	ittt	lt
 8006a90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006a92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006a94:	2400      	movlt	r4, #0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	bfb5      	itete	lt
 8006a9a:	eba8 0603 	sublt.w	r6, r8, r3
 8006a9e:	4646      	movge	r6, r8
 8006aa0:	2300      	movlt	r3, #0
 8006aa2:	9b07      	ldrge	r3, [sp, #28]
 8006aa4:	e730      	b.n	8006908 <_dtoa_r+0x730>
 8006aa6:	4646      	mov	r6, r8
 8006aa8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006aaa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006aac:	e735      	b.n	800691a <_dtoa_r+0x742>
 8006aae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ab0:	e75c      	b.n	800696c <_dtoa_r+0x794>
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	e788      	b.n	80069c8 <_dtoa_r+0x7f0>
 8006ab6:	9b02      	ldr	r3, [sp, #8]
 8006ab8:	e786      	b.n	80069c8 <_dtoa_r+0x7f0>
 8006aba:	2300      	movs	r3, #0
 8006abc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006abe:	e788      	b.n	80069d2 <_dtoa_r+0x7fa>
 8006ac0:	d09f      	beq.n	8006a02 <_dtoa_r+0x82a>
 8006ac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ac4:	331c      	adds	r3, #28
 8006ac6:	441a      	add	r2, r3
 8006ac8:	4498      	add	r8, r3
 8006aca:	441e      	add	r6, r3
 8006acc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ace:	e798      	b.n	8006a02 <_dtoa_r+0x82a>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	e7f6      	b.n	8006ac2 <_dtoa_r+0x8ea>
 8006ad4:	9b07      	ldr	r3, [sp, #28]
 8006ad6:	9704      	str	r7, [sp, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	dc20      	bgt.n	8006b1e <_dtoa_r+0x946>
 8006adc:	9308      	str	r3, [sp, #32]
 8006ade:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	dd1e      	ble.n	8006b22 <_dtoa_r+0x94a>
 8006ae4:	9b08      	ldr	r3, [sp, #32]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f47f aebc 	bne.w	8006864 <_dtoa_r+0x68c>
 8006aec:	4621      	mov	r1, r4
 8006aee:	2205      	movs	r2, #5
 8006af0:	4658      	mov	r0, fp
 8006af2:	f000 f9a3 	bl	8006e3c <__multadd>
 8006af6:	4601      	mov	r1, r0
 8006af8:	4604      	mov	r4, r0
 8006afa:	4648      	mov	r0, r9
 8006afc:	f000 fbb4 	bl	8007268 <__mcmp>
 8006b00:	2800      	cmp	r0, #0
 8006b02:	f77f aeaf 	ble.w	8006864 <_dtoa_r+0x68c>
 8006b06:	2331      	movs	r3, #49	@ 0x31
 8006b08:	4656      	mov	r6, sl
 8006b0a:	f806 3b01 	strb.w	r3, [r6], #1
 8006b0e:	9b04      	ldr	r3, [sp, #16]
 8006b10:	3301      	adds	r3, #1
 8006b12:	9304      	str	r3, [sp, #16]
 8006b14:	e6aa      	b.n	800686c <_dtoa_r+0x694>
 8006b16:	9c07      	ldr	r4, [sp, #28]
 8006b18:	9704      	str	r7, [sp, #16]
 8006b1a:	4625      	mov	r5, r4
 8006b1c:	e7f3      	b.n	8006b06 <_dtoa_r+0x92e>
 8006b1e:	9b07      	ldr	r3, [sp, #28]
 8006b20:	9308      	str	r3, [sp, #32]
 8006b22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f000 8104 	beq.w	8006d32 <_dtoa_r+0xb5a>
 8006b2a:	2e00      	cmp	r6, #0
 8006b2c:	dd05      	ble.n	8006b3a <_dtoa_r+0x962>
 8006b2e:	4629      	mov	r1, r5
 8006b30:	4632      	mov	r2, r6
 8006b32:	4658      	mov	r0, fp
 8006b34:	f000 fb2c 	bl	8007190 <__lshift>
 8006b38:	4605      	mov	r5, r0
 8006b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d05a      	beq.n	8006bf6 <_dtoa_r+0xa1e>
 8006b40:	4658      	mov	r0, fp
 8006b42:	6869      	ldr	r1, [r5, #4]
 8006b44:	f000 f918 	bl	8006d78 <_Balloc>
 8006b48:	4606      	mov	r6, r0
 8006b4a:	b928      	cbnz	r0, 8006b58 <_dtoa_r+0x980>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006b52:	4b83      	ldr	r3, [pc, #524]	@ (8006d60 <_dtoa_r+0xb88>)
 8006b54:	f7ff bb54 	b.w	8006200 <_dtoa_r+0x28>
 8006b58:	692a      	ldr	r2, [r5, #16]
 8006b5a:	f105 010c 	add.w	r1, r5, #12
 8006b5e:	3202      	adds	r2, #2
 8006b60:	0092      	lsls	r2, r2, #2
 8006b62:	300c      	adds	r0, #12
 8006b64:	f7fe ffad 	bl	8005ac2 <memcpy>
 8006b68:	2201      	movs	r2, #1
 8006b6a:	4631      	mov	r1, r6
 8006b6c:	4658      	mov	r0, fp
 8006b6e:	f000 fb0f 	bl	8007190 <__lshift>
 8006b72:	462f      	mov	r7, r5
 8006b74:	4605      	mov	r5, r0
 8006b76:	f10a 0301 	add.w	r3, sl, #1
 8006b7a:	9307      	str	r3, [sp, #28]
 8006b7c:	9b08      	ldr	r3, [sp, #32]
 8006b7e:	4453      	add	r3, sl
 8006b80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b82:	9b02      	ldr	r3, [sp, #8]
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b8a:	9b07      	ldr	r3, [sp, #28]
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	4648      	mov	r0, r9
 8006b92:	9302      	str	r3, [sp, #8]
 8006b94:	f7ff fa98 	bl	80060c8 <quorem>
 8006b98:	4639      	mov	r1, r7
 8006b9a:	9008      	str	r0, [sp, #32]
 8006b9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006ba0:	4648      	mov	r0, r9
 8006ba2:	f000 fb61 	bl	8007268 <__mcmp>
 8006ba6:	462a      	mov	r2, r5
 8006ba8:	9009      	str	r0, [sp, #36]	@ 0x24
 8006baa:	4621      	mov	r1, r4
 8006bac:	4658      	mov	r0, fp
 8006bae:	f000 fb77 	bl	80072a0 <__mdiff>
 8006bb2:	68c2      	ldr	r2, [r0, #12]
 8006bb4:	4606      	mov	r6, r0
 8006bb6:	bb02      	cbnz	r2, 8006bfa <_dtoa_r+0xa22>
 8006bb8:	4601      	mov	r1, r0
 8006bba:	4648      	mov	r0, r9
 8006bbc:	f000 fb54 	bl	8007268 <__mcmp>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	4631      	mov	r1, r6
 8006bc4:	4658      	mov	r0, fp
 8006bc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006bc8:	f000 f916 	bl	8006df8 <_Bfree>
 8006bcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006bce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006bd0:	9e07      	ldr	r6, [sp, #28]
 8006bd2:	ea43 0102 	orr.w	r1, r3, r2
 8006bd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bd8:	4319      	orrs	r1, r3
 8006bda:	d110      	bne.n	8006bfe <_dtoa_r+0xa26>
 8006bdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006be0:	d029      	beq.n	8006c36 <_dtoa_r+0xa5e>
 8006be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	dd02      	ble.n	8006bee <_dtoa_r+0xa16>
 8006be8:	9b08      	ldr	r3, [sp, #32]
 8006bea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006bee:	9b02      	ldr	r3, [sp, #8]
 8006bf0:	f883 8000 	strb.w	r8, [r3]
 8006bf4:	e63b      	b.n	800686e <_dtoa_r+0x696>
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	e7bb      	b.n	8006b72 <_dtoa_r+0x99a>
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	e7e1      	b.n	8006bc2 <_dtoa_r+0x9ea>
 8006bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	db04      	blt.n	8006c0e <_dtoa_r+0xa36>
 8006c04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006c06:	430b      	orrs	r3, r1
 8006c08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c0a:	430b      	orrs	r3, r1
 8006c0c:	d120      	bne.n	8006c50 <_dtoa_r+0xa78>
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	dded      	ble.n	8006bee <_dtoa_r+0xa16>
 8006c12:	4649      	mov	r1, r9
 8006c14:	2201      	movs	r2, #1
 8006c16:	4658      	mov	r0, fp
 8006c18:	f000 faba 	bl	8007190 <__lshift>
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	4681      	mov	r9, r0
 8006c20:	f000 fb22 	bl	8007268 <__mcmp>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	dc03      	bgt.n	8006c30 <_dtoa_r+0xa58>
 8006c28:	d1e1      	bne.n	8006bee <_dtoa_r+0xa16>
 8006c2a:	f018 0f01 	tst.w	r8, #1
 8006c2e:	d0de      	beq.n	8006bee <_dtoa_r+0xa16>
 8006c30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c34:	d1d8      	bne.n	8006be8 <_dtoa_r+0xa10>
 8006c36:	2339      	movs	r3, #57	@ 0x39
 8006c38:	9a02      	ldr	r2, [sp, #8]
 8006c3a:	7013      	strb	r3, [r2, #0]
 8006c3c:	4633      	mov	r3, r6
 8006c3e:	461e      	mov	r6, r3
 8006c40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006c44:	3b01      	subs	r3, #1
 8006c46:	2a39      	cmp	r2, #57	@ 0x39
 8006c48:	d052      	beq.n	8006cf0 <_dtoa_r+0xb18>
 8006c4a:	3201      	adds	r2, #1
 8006c4c:	701a      	strb	r2, [r3, #0]
 8006c4e:	e60e      	b.n	800686e <_dtoa_r+0x696>
 8006c50:	2a00      	cmp	r2, #0
 8006c52:	dd07      	ble.n	8006c64 <_dtoa_r+0xa8c>
 8006c54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c58:	d0ed      	beq.n	8006c36 <_dtoa_r+0xa5e>
 8006c5a:	9a02      	ldr	r2, [sp, #8]
 8006c5c:	f108 0301 	add.w	r3, r8, #1
 8006c60:	7013      	strb	r3, [r2, #0]
 8006c62:	e604      	b.n	800686e <_dtoa_r+0x696>
 8006c64:	9b07      	ldr	r3, [sp, #28]
 8006c66:	9a07      	ldr	r2, [sp, #28]
 8006c68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006c6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d028      	beq.n	8006cc4 <_dtoa_r+0xaec>
 8006c72:	4649      	mov	r1, r9
 8006c74:	2300      	movs	r3, #0
 8006c76:	220a      	movs	r2, #10
 8006c78:	4658      	mov	r0, fp
 8006c7a:	f000 f8df 	bl	8006e3c <__multadd>
 8006c7e:	42af      	cmp	r7, r5
 8006c80:	4681      	mov	r9, r0
 8006c82:	f04f 0300 	mov.w	r3, #0
 8006c86:	f04f 020a 	mov.w	r2, #10
 8006c8a:	4639      	mov	r1, r7
 8006c8c:	4658      	mov	r0, fp
 8006c8e:	d107      	bne.n	8006ca0 <_dtoa_r+0xac8>
 8006c90:	f000 f8d4 	bl	8006e3c <__multadd>
 8006c94:	4607      	mov	r7, r0
 8006c96:	4605      	mov	r5, r0
 8006c98:	9b07      	ldr	r3, [sp, #28]
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	9307      	str	r3, [sp, #28]
 8006c9e:	e774      	b.n	8006b8a <_dtoa_r+0x9b2>
 8006ca0:	f000 f8cc 	bl	8006e3c <__multadd>
 8006ca4:	4629      	mov	r1, r5
 8006ca6:	4607      	mov	r7, r0
 8006ca8:	2300      	movs	r3, #0
 8006caa:	220a      	movs	r2, #10
 8006cac:	4658      	mov	r0, fp
 8006cae:	f000 f8c5 	bl	8006e3c <__multadd>
 8006cb2:	4605      	mov	r5, r0
 8006cb4:	e7f0      	b.n	8006c98 <_dtoa_r+0xac0>
 8006cb6:	9b08      	ldr	r3, [sp, #32]
 8006cb8:	2700      	movs	r7, #0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	bfcc      	ite	gt
 8006cbe:	461e      	movgt	r6, r3
 8006cc0:	2601      	movle	r6, #1
 8006cc2:	4456      	add	r6, sl
 8006cc4:	4649      	mov	r1, r9
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	4658      	mov	r0, fp
 8006cca:	f000 fa61 	bl	8007190 <__lshift>
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4681      	mov	r9, r0
 8006cd2:	f000 fac9 	bl	8007268 <__mcmp>
 8006cd6:	2800      	cmp	r0, #0
 8006cd8:	dcb0      	bgt.n	8006c3c <_dtoa_r+0xa64>
 8006cda:	d102      	bne.n	8006ce2 <_dtoa_r+0xb0a>
 8006cdc:	f018 0f01 	tst.w	r8, #1
 8006ce0:	d1ac      	bne.n	8006c3c <_dtoa_r+0xa64>
 8006ce2:	4633      	mov	r3, r6
 8006ce4:	461e      	mov	r6, r3
 8006ce6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cea:	2a30      	cmp	r2, #48	@ 0x30
 8006cec:	d0fa      	beq.n	8006ce4 <_dtoa_r+0xb0c>
 8006cee:	e5be      	b.n	800686e <_dtoa_r+0x696>
 8006cf0:	459a      	cmp	sl, r3
 8006cf2:	d1a4      	bne.n	8006c3e <_dtoa_r+0xa66>
 8006cf4:	9b04      	ldr	r3, [sp, #16]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	9304      	str	r3, [sp, #16]
 8006cfa:	2331      	movs	r3, #49	@ 0x31
 8006cfc:	f88a 3000 	strb.w	r3, [sl]
 8006d00:	e5b5      	b.n	800686e <_dtoa_r+0x696>
 8006d02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006d64 <_dtoa_r+0xb8c>
 8006d08:	b11b      	cbz	r3, 8006d12 <_dtoa_r+0xb3a>
 8006d0a:	f10a 0308 	add.w	r3, sl, #8
 8006d0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d10:	6013      	str	r3, [r2, #0]
 8006d12:	4650      	mov	r0, sl
 8006d14:	b017      	add	sp, #92	@ 0x5c
 8006d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	f77f ae3d 	ble.w	800699c <_dtoa_r+0x7c4>
 8006d22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d24:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d26:	2001      	movs	r0, #1
 8006d28:	e65b      	b.n	80069e2 <_dtoa_r+0x80a>
 8006d2a:	9b08      	ldr	r3, [sp, #32]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f77f aed6 	ble.w	8006ade <_dtoa_r+0x906>
 8006d32:	4656      	mov	r6, sl
 8006d34:	4621      	mov	r1, r4
 8006d36:	4648      	mov	r0, r9
 8006d38:	f7ff f9c6 	bl	80060c8 <quorem>
 8006d3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d40:	9b08      	ldr	r3, [sp, #32]
 8006d42:	f806 8b01 	strb.w	r8, [r6], #1
 8006d46:	eba6 020a 	sub.w	r2, r6, sl
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	ddb3      	ble.n	8006cb6 <_dtoa_r+0xade>
 8006d4e:	4649      	mov	r1, r9
 8006d50:	2300      	movs	r3, #0
 8006d52:	220a      	movs	r2, #10
 8006d54:	4658      	mov	r0, fp
 8006d56:	f000 f871 	bl	8006e3c <__multadd>
 8006d5a:	4681      	mov	r9, r0
 8006d5c:	e7ea      	b.n	8006d34 <_dtoa_r+0xb5c>
 8006d5e:	bf00      	nop
 8006d60:	080086f8 	.word	0x080086f8
 8006d64:	0800867a 	.word	0x0800867a

08006d68 <malloc>:
 8006d68:	4b02      	ldr	r3, [pc, #8]	@ (8006d74 <malloc+0xc>)
 8006d6a:	4601      	mov	r1, r0
 8006d6c:	6818      	ldr	r0, [r3, #0]
 8006d6e:	f7fe bf21 	b.w	8005bb4 <_malloc_r>
 8006d72:	bf00      	nop
 8006d74:	20000024 	.word	0x20000024

08006d78 <_Balloc>:
 8006d78:	b570      	push	{r4, r5, r6, lr}
 8006d7a:	69c6      	ldr	r6, [r0, #28]
 8006d7c:	4604      	mov	r4, r0
 8006d7e:	460d      	mov	r5, r1
 8006d80:	b976      	cbnz	r6, 8006da0 <_Balloc+0x28>
 8006d82:	2010      	movs	r0, #16
 8006d84:	f7ff fff0 	bl	8006d68 <malloc>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	61e0      	str	r0, [r4, #28]
 8006d8c:	b920      	cbnz	r0, 8006d98 <_Balloc+0x20>
 8006d8e:	216b      	movs	r1, #107	@ 0x6b
 8006d90:	4b17      	ldr	r3, [pc, #92]	@ (8006df0 <_Balloc+0x78>)
 8006d92:	4818      	ldr	r0, [pc, #96]	@ (8006df4 <_Balloc+0x7c>)
 8006d94:	f000 fb8c 	bl	80074b0 <__assert_func>
 8006d98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d9c:	6006      	str	r6, [r0, #0]
 8006d9e:	60c6      	str	r6, [r0, #12]
 8006da0:	69e6      	ldr	r6, [r4, #28]
 8006da2:	68f3      	ldr	r3, [r6, #12]
 8006da4:	b183      	cbz	r3, 8006dc8 <_Balloc+0x50>
 8006da6:	69e3      	ldr	r3, [r4, #28]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dae:	b9b8      	cbnz	r0, 8006de0 <_Balloc+0x68>
 8006db0:	2101      	movs	r1, #1
 8006db2:	fa01 f605 	lsl.w	r6, r1, r5
 8006db6:	1d72      	adds	r2, r6, #5
 8006db8:	4620      	mov	r0, r4
 8006dba:	0092      	lsls	r2, r2, #2
 8006dbc:	f000 fb96 	bl	80074ec <_calloc_r>
 8006dc0:	b160      	cbz	r0, 8006ddc <_Balloc+0x64>
 8006dc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006dc6:	e00e      	b.n	8006de6 <_Balloc+0x6e>
 8006dc8:	2221      	movs	r2, #33	@ 0x21
 8006dca:	2104      	movs	r1, #4
 8006dcc:	4620      	mov	r0, r4
 8006dce:	f000 fb8d 	bl	80074ec <_calloc_r>
 8006dd2:	69e3      	ldr	r3, [r4, #28]
 8006dd4:	60f0      	str	r0, [r6, #12]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d1e4      	bne.n	8006da6 <_Balloc+0x2e>
 8006ddc:	2000      	movs	r0, #0
 8006dde:	bd70      	pop	{r4, r5, r6, pc}
 8006de0:	6802      	ldr	r2, [r0, #0]
 8006de2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006de6:	2300      	movs	r3, #0
 8006de8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006dec:	e7f7      	b.n	8006dde <_Balloc+0x66>
 8006dee:	bf00      	nop
 8006df0:	08008689 	.word	0x08008689
 8006df4:	08008709 	.word	0x08008709

08006df8 <_Bfree>:
 8006df8:	b570      	push	{r4, r5, r6, lr}
 8006dfa:	69c6      	ldr	r6, [r0, #28]
 8006dfc:	4605      	mov	r5, r0
 8006dfe:	460c      	mov	r4, r1
 8006e00:	b976      	cbnz	r6, 8006e20 <_Bfree+0x28>
 8006e02:	2010      	movs	r0, #16
 8006e04:	f7ff ffb0 	bl	8006d68 <malloc>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	61e8      	str	r0, [r5, #28]
 8006e0c:	b920      	cbnz	r0, 8006e18 <_Bfree+0x20>
 8006e0e:	218f      	movs	r1, #143	@ 0x8f
 8006e10:	4b08      	ldr	r3, [pc, #32]	@ (8006e34 <_Bfree+0x3c>)
 8006e12:	4809      	ldr	r0, [pc, #36]	@ (8006e38 <_Bfree+0x40>)
 8006e14:	f000 fb4c 	bl	80074b0 <__assert_func>
 8006e18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e1c:	6006      	str	r6, [r0, #0]
 8006e1e:	60c6      	str	r6, [r0, #12]
 8006e20:	b13c      	cbz	r4, 8006e32 <_Bfree+0x3a>
 8006e22:	69eb      	ldr	r3, [r5, #28]
 8006e24:	6862      	ldr	r2, [r4, #4]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e2c:	6021      	str	r1, [r4, #0]
 8006e2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e32:	bd70      	pop	{r4, r5, r6, pc}
 8006e34:	08008689 	.word	0x08008689
 8006e38:	08008709 	.word	0x08008709

08006e3c <__multadd>:
 8006e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e40:	4607      	mov	r7, r0
 8006e42:	460c      	mov	r4, r1
 8006e44:	461e      	mov	r6, r3
 8006e46:	2000      	movs	r0, #0
 8006e48:	690d      	ldr	r5, [r1, #16]
 8006e4a:	f101 0c14 	add.w	ip, r1, #20
 8006e4e:	f8dc 3000 	ldr.w	r3, [ip]
 8006e52:	3001      	adds	r0, #1
 8006e54:	b299      	uxth	r1, r3
 8006e56:	fb02 6101 	mla	r1, r2, r1, r6
 8006e5a:	0c1e      	lsrs	r6, r3, #16
 8006e5c:	0c0b      	lsrs	r3, r1, #16
 8006e5e:	fb02 3306 	mla	r3, r2, r6, r3
 8006e62:	b289      	uxth	r1, r1
 8006e64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e68:	4285      	cmp	r5, r0
 8006e6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e6e:	f84c 1b04 	str.w	r1, [ip], #4
 8006e72:	dcec      	bgt.n	8006e4e <__multadd+0x12>
 8006e74:	b30e      	cbz	r6, 8006eba <__multadd+0x7e>
 8006e76:	68a3      	ldr	r3, [r4, #8]
 8006e78:	42ab      	cmp	r3, r5
 8006e7a:	dc19      	bgt.n	8006eb0 <__multadd+0x74>
 8006e7c:	6861      	ldr	r1, [r4, #4]
 8006e7e:	4638      	mov	r0, r7
 8006e80:	3101      	adds	r1, #1
 8006e82:	f7ff ff79 	bl	8006d78 <_Balloc>
 8006e86:	4680      	mov	r8, r0
 8006e88:	b928      	cbnz	r0, 8006e96 <__multadd+0x5a>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	21ba      	movs	r1, #186	@ 0xba
 8006e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec0 <__multadd+0x84>)
 8006e90:	480c      	ldr	r0, [pc, #48]	@ (8006ec4 <__multadd+0x88>)
 8006e92:	f000 fb0d 	bl	80074b0 <__assert_func>
 8006e96:	6922      	ldr	r2, [r4, #16]
 8006e98:	f104 010c 	add.w	r1, r4, #12
 8006e9c:	3202      	adds	r2, #2
 8006e9e:	0092      	lsls	r2, r2, #2
 8006ea0:	300c      	adds	r0, #12
 8006ea2:	f7fe fe0e 	bl	8005ac2 <memcpy>
 8006ea6:	4621      	mov	r1, r4
 8006ea8:	4638      	mov	r0, r7
 8006eaa:	f7ff ffa5 	bl	8006df8 <_Bfree>
 8006eae:	4644      	mov	r4, r8
 8006eb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006eb4:	3501      	adds	r5, #1
 8006eb6:	615e      	str	r6, [r3, #20]
 8006eb8:	6125      	str	r5, [r4, #16]
 8006eba:	4620      	mov	r0, r4
 8006ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec0:	080086f8 	.word	0x080086f8
 8006ec4:	08008709 	.word	0x08008709

08006ec8 <__hi0bits>:
 8006ec8:	4603      	mov	r3, r0
 8006eca:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006ece:	bf3a      	itte	cc
 8006ed0:	0403      	lslcc	r3, r0, #16
 8006ed2:	2010      	movcc	r0, #16
 8006ed4:	2000      	movcs	r0, #0
 8006ed6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eda:	bf3c      	itt	cc
 8006edc:	021b      	lslcc	r3, r3, #8
 8006ede:	3008      	addcc	r0, #8
 8006ee0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ee4:	bf3c      	itt	cc
 8006ee6:	011b      	lslcc	r3, r3, #4
 8006ee8:	3004      	addcc	r0, #4
 8006eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eee:	bf3c      	itt	cc
 8006ef0:	009b      	lslcc	r3, r3, #2
 8006ef2:	3002      	addcc	r0, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	db05      	blt.n	8006f04 <__hi0bits+0x3c>
 8006ef8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006efc:	f100 0001 	add.w	r0, r0, #1
 8006f00:	bf08      	it	eq
 8006f02:	2020      	moveq	r0, #32
 8006f04:	4770      	bx	lr

08006f06 <__lo0bits>:
 8006f06:	6803      	ldr	r3, [r0, #0]
 8006f08:	4602      	mov	r2, r0
 8006f0a:	f013 0007 	ands.w	r0, r3, #7
 8006f0e:	d00b      	beq.n	8006f28 <__lo0bits+0x22>
 8006f10:	07d9      	lsls	r1, r3, #31
 8006f12:	d421      	bmi.n	8006f58 <__lo0bits+0x52>
 8006f14:	0798      	lsls	r0, r3, #30
 8006f16:	bf49      	itett	mi
 8006f18:	085b      	lsrmi	r3, r3, #1
 8006f1a:	089b      	lsrpl	r3, r3, #2
 8006f1c:	2001      	movmi	r0, #1
 8006f1e:	6013      	strmi	r3, [r2, #0]
 8006f20:	bf5c      	itt	pl
 8006f22:	2002      	movpl	r0, #2
 8006f24:	6013      	strpl	r3, [r2, #0]
 8006f26:	4770      	bx	lr
 8006f28:	b299      	uxth	r1, r3
 8006f2a:	b909      	cbnz	r1, 8006f30 <__lo0bits+0x2a>
 8006f2c:	2010      	movs	r0, #16
 8006f2e:	0c1b      	lsrs	r3, r3, #16
 8006f30:	b2d9      	uxtb	r1, r3
 8006f32:	b909      	cbnz	r1, 8006f38 <__lo0bits+0x32>
 8006f34:	3008      	adds	r0, #8
 8006f36:	0a1b      	lsrs	r3, r3, #8
 8006f38:	0719      	lsls	r1, r3, #28
 8006f3a:	bf04      	itt	eq
 8006f3c:	091b      	lsreq	r3, r3, #4
 8006f3e:	3004      	addeq	r0, #4
 8006f40:	0799      	lsls	r1, r3, #30
 8006f42:	bf04      	itt	eq
 8006f44:	089b      	lsreq	r3, r3, #2
 8006f46:	3002      	addeq	r0, #2
 8006f48:	07d9      	lsls	r1, r3, #31
 8006f4a:	d403      	bmi.n	8006f54 <__lo0bits+0x4e>
 8006f4c:	085b      	lsrs	r3, r3, #1
 8006f4e:	f100 0001 	add.w	r0, r0, #1
 8006f52:	d003      	beq.n	8006f5c <__lo0bits+0x56>
 8006f54:	6013      	str	r3, [r2, #0]
 8006f56:	4770      	bx	lr
 8006f58:	2000      	movs	r0, #0
 8006f5a:	4770      	bx	lr
 8006f5c:	2020      	movs	r0, #32
 8006f5e:	4770      	bx	lr

08006f60 <__i2b>:
 8006f60:	b510      	push	{r4, lr}
 8006f62:	460c      	mov	r4, r1
 8006f64:	2101      	movs	r1, #1
 8006f66:	f7ff ff07 	bl	8006d78 <_Balloc>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	b928      	cbnz	r0, 8006f7a <__i2b+0x1a>
 8006f6e:	f240 1145 	movw	r1, #325	@ 0x145
 8006f72:	4b04      	ldr	r3, [pc, #16]	@ (8006f84 <__i2b+0x24>)
 8006f74:	4804      	ldr	r0, [pc, #16]	@ (8006f88 <__i2b+0x28>)
 8006f76:	f000 fa9b 	bl	80074b0 <__assert_func>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	6144      	str	r4, [r0, #20]
 8006f7e:	6103      	str	r3, [r0, #16]
 8006f80:	bd10      	pop	{r4, pc}
 8006f82:	bf00      	nop
 8006f84:	080086f8 	.word	0x080086f8
 8006f88:	08008709 	.word	0x08008709

08006f8c <__multiply>:
 8006f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f90:	4614      	mov	r4, r2
 8006f92:	690a      	ldr	r2, [r1, #16]
 8006f94:	6923      	ldr	r3, [r4, #16]
 8006f96:	460f      	mov	r7, r1
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	bfa2      	ittt	ge
 8006f9c:	4623      	movge	r3, r4
 8006f9e:	460c      	movge	r4, r1
 8006fa0:	461f      	movge	r7, r3
 8006fa2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006fa6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006faa:	68a3      	ldr	r3, [r4, #8]
 8006fac:	6861      	ldr	r1, [r4, #4]
 8006fae:	eb0a 0609 	add.w	r6, sl, r9
 8006fb2:	42b3      	cmp	r3, r6
 8006fb4:	b085      	sub	sp, #20
 8006fb6:	bfb8      	it	lt
 8006fb8:	3101      	addlt	r1, #1
 8006fba:	f7ff fedd 	bl	8006d78 <_Balloc>
 8006fbe:	b930      	cbnz	r0, 8006fce <__multiply+0x42>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006fc6:	4b43      	ldr	r3, [pc, #268]	@ (80070d4 <__multiply+0x148>)
 8006fc8:	4843      	ldr	r0, [pc, #268]	@ (80070d8 <__multiply+0x14c>)
 8006fca:	f000 fa71 	bl	80074b0 <__assert_func>
 8006fce:	f100 0514 	add.w	r5, r0, #20
 8006fd2:	462b      	mov	r3, r5
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006fda:	4543      	cmp	r3, r8
 8006fdc:	d321      	bcc.n	8007022 <__multiply+0x96>
 8006fde:	f107 0114 	add.w	r1, r7, #20
 8006fe2:	f104 0214 	add.w	r2, r4, #20
 8006fe6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006fea:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006fee:	9302      	str	r3, [sp, #8]
 8006ff0:	1b13      	subs	r3, r2, r4
 8006ff2:	3b15      	subs	r3, #21
 8006ff4:	f023 0303 	bic.w	r3, r3, #3
 8006ff8:	3304      	adds	r3, #4
 8006ffa:	f104 0715 	add.w	r7, r4, #21
 8006ffe:	42ba      	cmp	r2, r7
 8007000:	bf38      	it	cc
 8007002:	2304      	movcc	r3, #4
 8007004:	9301      	str	r3, [sp, #4]
 8007006:	9b02      	ldr	r3, [sp, #8]
 8007008:	9103      	str	r1, [sp, #12]
 800700a:	428b      	cmp	r3, r1
 800700c:	d80c      	bhi.n	8007028 <__multiply+0x9c>
 800700e:	2e00      	cmp	r6, #0
 8007010:	dd03      	ble.n	800701a <__multiply+0x8e>
 8007012:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007016:	2b00      	cmp	r3, #0
 8007018:	d05a      	beq.n	80070d0 <__multiply+0x144>
 800701a:	6106      	str	r6, [r0, #16]
 800701c:	b005      	add	sp, #20
 800701e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007022:	f843 2b04 	str.w	r2, [r3], #4
 8007026:	e7d8      	b.n	8006fda <__multiply+0x4e>
 8007028:	f8b1 a000 	ldrh.w	sl, [r1]
 800702c:	f1ba 0f00 	cmp.w	sl, #0
 8007030:	d023      	beq.n	800707a <__multiply+0xee>
 8007032:	46a9      	mov	r9, r5
 8007034:	f04f 0c00 	mov.w	ip, #0
 8007038:	f104 0e14 	add.w	lr, r4, #20
 800703c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007040:	f8d9 3000 	ldr.w	r3, [r9]
 8007044:	fa1f fb87 	uxth.w	fp, r7
 8007048:	b29b      	uxth	r3, r3
 800704a:	fb0a 330b 	mla	r3, sl, fp, r3
 800704e:	4463      	add	r3, ip
 8007050:	f8d9 c000 	ldr.w	ip, [r9]
 8007054:	0c3f      	lsrs	r7, r7, #16
 8007056:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800705a:	fb0a c707 	mla	r7, sl, r7, ip
 800705e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007062:	b29b      	uxth	r3, r3
 8007064:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007068:	4572      	cmp	r2, lr
 800706a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800706e:	f849 3b04 	str.w	r3, [r9], #4
 8007072:	d8e3      	bhi.n	800703c <__multiply+0xb0>
 8007074:	9b01      	ldr	r3, [sp, #4]
 8007076:	f845 c003 	str.w	ip, [r5, r3]
 800707a:	9b03      	ldr	r3, [sp, #12]
 800707c:	3104      	adds	r1, #4
 800707e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007082:	f1b9 0f00 	cmp.w	r9, #0
 8007086:	d021      	beq.n	80070cc <__multiply+0x140>
 8007088:	46ae      	mov	lr, r5
 800708a:	f04f 0a00 	mov.w	sl, #0
 800708e:	682b      	ldr	r3, [r5, #0]
 8007090:	f104 0c14 	add.w	ip, r4, #20
 8007094:	f8bc b000 	ldrh.w	fp, [ip]
 8007098:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800709c:	b29b      	uxth	r3, r3
 800709e:	fb09 770b 	mla	r7, r9, fp, r7
 80070a2:	4457      	add	r7, sl
 80070a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80070a8:	f84e 3b04 	str.w	r3, [lr], #4
 80070ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070b4:	f8be 3000 	ldrh.w	r3, [lr]
 80070b8:	4562      	cmp	r2, ip
 80070ba:	fb09 330a 	mla	r3, r9, sl, r3
 80070be:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80070c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070c6:	d8e5      	bhi.n	8007094 <__multiply+0x108>
 80070c8:	9f01      	ldr	r7, [sp, #4]
 80070ca:	51eb      	str	r3, [r5, r7]
 80070cc:	3504      	adds	r5, #4
 80070ce:	e79a      	b.n	8007006 <__multiply+0x7a>
 80070d0:	3e01      	subs	r6, #1
 80070d2:	e79c      	b.n	800700e <__multiply+0x82>
 80070d4:	080086f8 	.word	0x080086f8
 80070d8:	08008709 	.word	0x08008709

080070dc <__pow5mult>:
 80070dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070e0:	4615      	mov	r5, r2
 80070e2:	f012 0203 	ands.w	r2, r2, #3
 80070e6:	4607      	mov	r7, r0
 80070e8:	460e      	mov	r6, r1
 80070ea:	d007      	beq.n	80070fc <__pow5mult+0x20>
 80070ec:	4c25      	ldr	r4, [pc, #148]	@ (8007184 <__pow5mult+0xa8>)
 80070ee:	3a01      	subs	r2, #1
 80070f0:	2300      	movs	r3, #0
 80070f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070f6:	f7ff fea1 	bl	8006e3c <__multadd>
 80070fa:	4606      	mov	r6, r0
 80070fc:	10ad      	asrs	r5, r5, #2
 80070fe:	d03d      	beq.n	800717c <__pow5mult+0xa0>
 8007100:	69fc      	ldr	r4, [r7, #28]
 8007102:	b97c      	cbnz	r4, 8007124 <__pow5mult+0x48>
 8007104:	2010      	movs	r0, #16
 8007106:	f7ff fe2f 	bl	8006d68 <malloc>
 800710a:	4602      	mov	r2, r0
 800710c:	61f8      	str	r0, [r7, #28]
 800710e:	b928      	cbnz	r0, 800711c <__pow5mult+0x40>
 8007110:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007114:	4b1c      	ldr	r3, [pc, #112]	@ (8007188 <__pow5mult+0xac>)
 8007116:	481d      	ldr	r0, [pc, #116]	@ (800718c <__pow5mult+0xb0>)
 8007118:	f000 f9ca 	bl	80074b0 <__assert_func>
 800711c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007120:	6004      	str	r4, [r0, #0]
 8007122:	60c4      	str	r4, [r0, #12]
 8007124:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007128:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800712c:	b94c      	cbnz	r4, 8007142 <__pow5mult+0x66>
 800712e:	f240 2171 	movw	r1, #625	@ 0x271
 8007132:	4638      	mov	r0, r7
 8007134:	f7ff ff14 	bl	8006f60 <__i2b>
 8007138:	2300      	movs	r3, #0
 800713a:	4604      	mov	r4, r0
 800713c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007140:	6003      	str	r3, [r0, #0]
 8007142:	f04f 0900 	mov.w	r9, #0
 8007146:	07eb      	lsls	r3, r5, #31
 8007148:	d50a      	bpl.n	8007160 <__pow5mult+0x84>
 800714a:	4631      	mov	r1, r6
 800714c:	4622      	mov	r2, r4
 800714e:	4638      	mov	r0, r7
 8007150:	f7ff ff1c 	bl	8006f8c <__multiply>
 8007154:	4680      	mov	r8, r0
 8007156:	4631      	mov	r1, r6
 8007158:	4638      	mov	r0, r7
 800715a:	f7ff fe4d 	bl	8006df8 <_Bfree>
 800715e:	4646      	mov	r6, r8
 8007160:	106d      	asrs	r5, r5, #1
 8007162:	d00b      	beq.n	800717c <__pow5mult+0xa0>
 8007164:	6820      	ldr	r0, [r4, #0]
 8007166:	b938      	cbnz	r0, 8007178 <__pow5mult+0x9c>
 8007168:	4622      	mov	r2, r4
 800716a:	4621      	mov	r1, r4
 800716c:	4638      	mov	r0, r7
 800716e:	f7ff ff0d 	bl	8006f8c <__multiply>
 8007172:	6020      	str	r0, [r4, #0]
 8007174:	f8c0 9000 	str.w	r9, [r0]
 8007178:	4604      	mov	r4, r0
 800717a:	e7e4      	b.n	8007146 <__pow5mult+0x6a>
 800717c:	4630      	mov	r0, r6
 800717e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007182:	bf00      	nop
 8007184:	08008764 	.word	0x08008764
 8007188:	08008689 	.word	0x08008689
 800718c:	08008709 	.word	0x08008709

08007190 <__lshift>:
 8007190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007194:	460c      	mov	r4, r1
 8007196:	4607      	mov	r7, r0
 8007198:	4691      	mov	r9, r2
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	6849      	ldr	r1, [r1, #4]
 800719e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071a2:	68a3      	ldr	r3, [r4, #8]
 80071a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071a8:	f108 0601 	add.w	r6, r8, #1
 80071ac:	42b3      	cmp	r3, r6
 80071ae:	db0b      	blt.n	80071c8 <__lshift+0x38>
 80071b0:	4638      	mov	r0, r7
 80071b2:	f7ff fde1 	bl	8006d78 <_Balloc>
 80071b6:	4605      	mov	r5, r0
 80071b8:	b948      	cbnz	r0, 80071ce <__lshift+0x3e>
 80071ba:	4602      	mov	r2, r0
 80071bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80071c0:	4b27      	ldr	r3, [pc, #156]	@ (8007260 <__lshift+0xd0>)
 80071c2:	4828      	ldr	r0, [pc, #160]	@ (8007264 <__lshift+0xd4>)
 80071c4:	f000 f974 	bl	80074b0 <__assert_func>
 80071c8:	3101      	adds	r1, #1
 80071ca:	005b      	lsls	r3, r3, #1
 80071cc:	e7ee      	b.n	80071ac <__lshift+0x1c>
 80071ce:	2300      	movs	r3, #0
 80071d0:	f100 0114 	add.w	r1, r0, #20
 80071d4:	f100 0210 	add.w	r2, r0, #16
 80071d8:	4618      	mov	r0, r3
 80071da:	4553      	cmp	r3, sl
 80071dc:	db33      	blt.n	8007246 <__lshift+0xb6>
 80071de:	6920      	ldr	r0, [r4, #16]
 80071e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071e4:	f104 0314 	add.w	r3, r4, #20
 80071e8:	f019 091f 	ands.w	r9, r9, #31
 80071ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071f4:	d02b      	beq.n	800724e <__lshift+0xbe>
 80071f6:	468a      	mov	sl, r1
 80071f8:	2200      	movs	r2, #0
 80071fa:	f1c9 0e20 	rsb	lr, r9, #32
 80071fe:	6818      	ldr	r0, [r3, #0]
 8007200:	fa00 f009 	lsl.w	r0, r0, r9
 8007204:	4310      	orrs	r0, r2
 8007206:	f84a 0b04 	str.w	r0, [sl], #4
 800720a:	f853 2b04 	ldr.w	r2, [r3], #4
 800720e:	459c      	cmp	ip, r3
 8007210:	fa22 f20e 	lsr.w	r2, r2, lr
 8007214:	d8f3      	bhi.n	80071fe <__lshift+0x6e>
 8007216:	ebac 0304 	sub.w	r3, ip, r4
 800721a:	3b15      	subs	r3, #21
 800721c:	f023 0303 	bic.w	r3, r3, #3
 8007220:	3304      	adds	r3, #4
 8007222:	f104 0015 	add.w	r0, r4, #21
 8007226:	4584      	cmp	ip, r0
 8007228:	bf38      	it	cc
 800722a:	2304      	movcc	r3, #4
 800722c:	50ca      	str	r2, [r1, r3]
 800722e:	b10a      	cbz	r2, 8007234 <__lshift+0xa4>
 8007230:	f108 0602 	add.w	r6, r8, #2
 8007234:	3e01      	subs	r6, #1
 8007236:	4638      	mov	r0, r7
 8007238:	4621      	mov	r1, r4
 800723a:	612e      	str	r6, [r5, #16]
 800723c:	f7ff fddc 	bl	8006df8 <_Bfree>
 8007240:	4628      	mov	r0, r5
 8007242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007246:	f842 0f04 	str.w	r0, [r2, #4]!
 800724a:	3301      	adds	r3, #1
 800724c:	e7c5      	b.n	80071da <__lshift+0x4a>
 800724e:	3904      	subs	r1, #4
 8007250:	f853 2b04 	ldr.w	r2, [r3], #4
 8007254:	459c      	cmp	ip, r3
 8007256:	f841 2f04 	str.w	r2, [r1, #4]!
 800725a:	d8f9      	bhi.n	8007250 <__lshift+0xc0>
 800725c:	e7ea      	b.n	8007234 <__lshift+0xa4>
 800725e:	bf00      	nop
 8007260:	080086f8 	.word	0x080086f8
 8007264:	08008709 	.word	0x08008709

08007268 <__mcmp>:
 8007268:	4603      	mov	r3, r0
 800726a:	690a      	ldr	r2, [r1, #16]
 800726c:	6900      	ldr	r0, [r0, #16]
 800726e:	b530      	push	{r4, r5, lr}
 8007270:	1a80      	subs	r0, r0, r2
 8007272:	d10e      	bne.n	8007292 <__mcmp+0x2a>
 8007274:	3314      	adds	r3, #20
 8007276:	3114      	adds	r1, #20
 8007278:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800727c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007280:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007284:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007288:	4295      	cmp	r5, r2
 800728a:	d003      	beq.n	8007294 <__mcmp+0x2c>
 800728c:	d205      	bcs.n	800729a <__mcmp+0x32>
 800728e:	f04f 30ff 	mov.w	r0, #4294967295
 8007292:	bd30      	pop	{r4, r5, pc}
 8007294:	42a3      	cmp	r3, r4
 8007296:	d3f3      	bcc.n	8007280 <__mcmp+0x18>
 8007298:	e7fb      	b.n	8007292 <__mcmp+0x2a>
 800729a:	2001      	movs	r0, #1
 800729c:	e7f9      	b.n	8007292 <__mcmp+0x2a>
	...

080072a0 <__mdiff>:
 80072a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a4:	4689      	mov	r9, r1
 80072a6:	4606      	mov	r6, r0
 80072a8:	4611      	mov	r1, r2
 80072aa:	4648      	mov	r0, r9
 80072ac:	4614      	mov	r4, r2
 80072ae:	f7ff ffdb 	bl	8007268 <__mcmp>
 80072b2:	1e05      	subs	r5, r0, #0
 80072b4:	d112      	bne.n	80072dc <__mdiff+0x3c>
 80072b6:	4629      	mov	r1, r5
 80072b8:	4630      	mov	r0, r6
 80072ba:	f7ff fd5d 	bl	8006d78 <_Balloc>
 80072be:	4602      	mov	r2, r0
 80072c0:	b928      	cbnz	r0, 80072ce <__mdiff+0x2e>
 80072c2:	f240 2137 	movw	r1, #567	@ 0x237
 80072c6:	4b3e      	ldr	r3, [pc, #248]	@ (80073c0 <__mdiff+0x120>)
 80072c8:	483e      	ldr	r0, [pc, #248]	@ (80073c4 <__mdiff+0x124>)
 80072ca:	f000 f8f1 	bl	80074b0 <__assert_func>
 80072ce:	2301      	movs	r3, #1
 80072d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072d4:	4610      	mov	r0, r2
 80072d6:	b003      	add	sp, #12
 80072d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072dc:	bfbc      	itt	lt
 80072de:	464b      	movlt	r3, r9
 80072e0:	46a1      	movlt	r9, r4
 80072e2:	4630      	mov	r0, r6
 80072e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80072e8:	bfba      	itte	lt
 80072ea:	461c      	movlt	r4, r3
 80072ec:	2501      	movlt	r5, #1
 80072ee:	2500      	movge	r5, #0
 80072f0:	f7ff fd42 	bl	8006d78 <_Balloc>
 80072f4:	4602      	mov	r2, r0
 80072f6:	b918      	cbnz	r0, 8007300 <__mdiff+0x60>
 80072f8:	f240 2145 	movw	r1, #581	@ 0x245
 80072fc:	4b30      	ldr	r3, [pc, #192]	@ (80073c0 <__mdiff+0x120>)
 80072fe:	e7e3      	b.n	80072c8 <__mdiff+0x28>
 8007300:	f100 0b14 	add.w	fp, r0, #20
 8007304:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007308:	f109 0310 	add.w	r3, r9, #16
 800730c:	60c5      	str	r5, [r0, #12]
 800730e:	f04f 0c00 	mov.w	ip, #0
 8007312:	f109 0514 	add.w	r5, r9, #20
 8007316:	46d9      	mov	r9, fp
 8007318:	6926      	ldr	r6, [r4, #16]
 800731a:	f104 0e14 	add.w	lr, r4, #20
 800731e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007322:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	9b01      	ldr	r3, [sp, #4]
 800732a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800732e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007332:	b281      	uxth	r1, r0
 8007334:	9301      	str	r3, [sp, #4]
 8007336:	fa1f f38a 	uxth.w	r3, sl
 800733a:	1a5b      	subs	r3, r3, r1
 800733c:	0c00      	lsrs	r0, r0, #16
 800733e:	4463      	add	r3, ip
 8007340:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007344:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007348:	b29b      	uxth	r3, r3
 800734a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800734e:	4576      	cmp	r6, lr
 8007350:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007354:	f849 3b04 	str.w	r3, [r9], #4
 8007358:	d8e6      	bhi.n	8007328 <__mdiff+0x88>
 800735a:	1b33      	subs	r3, r6, r4
 800735c:	3b15      	subs	r3, #21
 800735e:	f023 0303 	bic.w	r3, r3, #3
 8007362:	3415      	adds	r4, #21
 8007364:	3304      	adds	r3, #4
 8007366:	42a6      	cmp	r6, r4
 8007368:	bf38      	it	cc
 800736a:	2304      	movcc	r3, #4
 800736c:	441d      	add	r5, r3
 800736e:	445b      	add	r3, fp
 8007370:	461e      	mov	r6, r3
 8007372:	462c      	mov	r4, r5
 8007374:	4544      	cmp	r4, r8
 8007376:	d30e      	bcc.n	8007396 <__mdiff+0xf6>
 8007378:	f108 0103 	add.w	r1, r8, #3
 800737c:	1b49      	subs	r1, r1, r5
 800737e:	f021 0103 	bic.w	r1, r1, #3
 8007382:	3d03      	subs	r5, #3
 8007384:	45a8      	cmp	r8, r5
 8007386:	bf38      	it	cc
 8007388:	2100      	movcc	r1, #0
 800738a:	440b      	add	r3, r1
 800738c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007390:	b199      	cbz	r1, 80073ba <__mdiff+0x11a>
 8007392:	6117      	str	r7, [r2, #16]
 8007394:	e79e      	b.n	80072d4 <__mdiff+0x34>
 8007396:	46e6      	mov	lr, ip
 8007398:	f854 1b04 	ldr.w	r1, [r4], #4
 800739c:	fa1f fc81 	uxth.w	ip, r1
 80073a0:	44f4      	add	ip, lr
 80073a2:	0c08      	lsrs	r0, r1, #16
 80073a4:	4471      	add	r1, lr
 80073a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80073aa:	b289      	uxth	r1, r1
 80073ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80073b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073b4:	f846 1b04 	str.w	r1, [r6], #4
 80073b8:	e7dc      	b.n	8007374 <__mdiff+0xd4>
 80073ba:	3f01      	subs	r7, #1
 80073bc:	e7e6      	b.n	800738c <__mdiff+0xec>
 80073be:	bf00      	nop
 80073c0:	080086f8 	.word	0x080086f8
 80073c4:	08008709 	.word	0x08008709

080073c8 <__d2b>:
 80073c8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80073cc:	2101      	movs	r1, #1
 80073ce:	4690      	mov	r8, r2
 80073d0:	4699      	mov	r9, r3
 80073d2:	9e08      	ldr	r6, [sp, #32]
 80073d4:	f7ff fcd0 	bl	8006d78 <_Balloc>
 80073d8:	4604      	mov	r4, r0
 80073da:	b930      	cbnz	r0, 80073ea <__d2b+0x22>
 80073dc:	4602      	mov	r2, r0
 80073de:	f240 310f 	movw	r1, #783	@ 0x30f
 80073e2:	4b23      	ldr	r3, [pc, #140]	@ (8007470 <__d2b+0xa8>)
 80073e4:	4823      	ldr	r0, [pc, #140]	@ (8007474 <__d2b+0xac>)
 80073e6:	f000 f863 	bl	80074b0 <__assert_func>
 80073ea:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80073ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073f2:	b10d      	cbz	r5, 80073f8 <__d2b+0x30>
 80073f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073f8:	9301      	str	r3, [sp, #4]
 80073fa:	f1b8 0300 	subs.w	r3, r8, #0
 80073fe:	d024      	beq.n	800744a <__d2b+0x82>
 8007400:	4668      	mov	r0, sp
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	f7ff fd7f 	bl	8006f06 <__lo0bits>
 8007408:	e9dd 1200 	ldrd	r1, r2, [sp]
 800740c:	b1d8      	cbz	r0, 8007446 <__d2b+0x7e>
 800740e:	f1c0 0320 	rsb	r3, r0, #32
 8007412:	fa02 f303 	lsl.w	r3, r2, r3
 8007416:	430b      	orrs	r3, r1
 8007418:	40c2      	lsrs	r2, r0
 800741a:	6163      	str	r3, [r4, #20]
 800741c:	9201      	str	r2, [sp, #4]
 800741e:	9b01      	ldr	r3, [sp, #4]
 8007420:	2b00      	cmp	r3, #0
 8007422:	bf0c      	ite	eq
 8007424:	2201      	moveq	r2, #1
 8007426:	2202      	movne	r2, #2
 8007428:	61a3      	str	r3, [r4, #24]
 800742a:	6122      	str	r2, [r4, #16]
 800742c:	b1ad      	cbz	r5, 800745a <__d2b+0x92>
 800742e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007432:	4405      	add	r5, r0
 8007434:	6035      	str	r5, [r6, #0]
 8007436:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800743a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800743c:	6018      	str	r0, [r3, #0]
 800743e:	4620      	mov	r0, r4
 8007440:	b002      	add	sp, #8
 8007442:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007446:	6161      	str	r1, [r4, #20]
 8007448:	e7e9      	b.n	800741e <__d2b+0x56>
 800744a:	a801      	add	r0, sp, #4
 800744c:	f7ff fd5b 	bl	8006f06 <__lo0bits>
 8007450:	9b01      	ldr	r3, [sp, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	6163      	str	r3, [r4, #20]
 8007456:	3020      	adds	r0, #32
 8007458:	e7e7      	b.n	800742a <__d2b+0x62>
 800745a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800745e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007462:	6030      	str	r0, [r6, #0]
 8007464:	6918      	ldr	r0, [r3, #16]
 8007466:	f7ff fd2f 	bl	8006ec8 <__hi0bits>
 800746a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800746e:	e7e4      	b.n	800743a <__d2b+0x72>
 8007470:	080086f8 	.word	0x080086f8
 8007474:	08008709 	.word	0x08008709

08007478 <_mprec_log10>:
 8007478:	2817      	cmp	r0, #23
 800747a:	b5d0      	push	{r4, r6, r7, lr}
 800747c:	4604      	mov	r4, r0
 800747e:	dc05      	bgt.n	800748c <_mprec_log10+0x14>
 8007480:	4b08      	ldr	r3, [pc, #32]	@ (80074a4 <_mprec_log10+0x2c>)
 8007482:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8007486:	e9d3 0100 	ldrd	r0, r1, [r3]
 800748a:	bdd0      	pop	{r4, r6, r7, pc}
 800748c:	2000      	movs	r0, #0
 800748e:	2600      	movs	r6, #0
 8007490:	4905      	ldr	r1, [pc, #20]	@ (80074a8 <_mprec_log10+0x30>)
 8007492:	4f06      	ldr	r7, [pc, #24]	@ (80074ac <_mprec_log10+0x34>)
 8007494:	4632      	mov	r2, r6
 8007496:	463b      	mov	r3, r7
 8007498:	f7f9 f816 	bl	80004c8 <__aeabi_dmul>
 800749c:	3c01      	subs	r4, #1
 800749e:	d1f9      	bne.n	8007494 <_mprec_log10+0x1c>
 80074a0:	e7f3      	b.n	800748a <_mprec_log10+0x12>
 80074a2:	bf00      	nop
 80074a4:	08008798 	.word	0x08008798
 80074a8:	3ff00000 	.word	0x3ff00000
 80074ac:	40240000 	.word	0x40240000

080074b0 <__assert_func>:
 80074b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80074b2:	4614      	mov	r4, r2
 80074b4:	461a      	mov	r2, r3
 80074b6:	4b09      	ldr	r3, [pc, #36]	@ (80074dc <__assert_func+0x2c>)
 80074b8:	4605      	mov	r5, r0
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68d8      	ldr	r0, [r3, #12]
 80074be:	b954      	cbnz	r4, 80074d6 <__assert_func+0x26>
 80074c0:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <__assert_func+0x30>)
 80074c2:	461c      	mov	r4, r3
 80074c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80074c8:	9100      	str	r1, [sp, #0]
 80074ca:	462b      	mov	r3, r5
 80074cc:	4905      	ldr	r1, [pc, #20]	@ (80074e4 <__assert_func+0x34>)
 80074ce:	f000 f821 	bl	8007514 <fiprintf>
 80074d2:	f000 f831 	bl	8007538 <abort>
 80074d6:	4b04      	ldr	r3, [pc, #16]	@ (80074e8 <__assert_func+0x38>)
 80074d8:	e7f4      	b.n	80074c4 <__assert_func+0x14>
 80074da:	bf00      	nop
 80074dc:	20000024 	.word	0x20000024
 80074e0:	0800889b 	.word	0x0800889b
 80074e4:	0800886d 	.word	0x0800886d
 80074e8:	08008860 	.word	0x08008860

080074ec <_calloc_r>:
 80074ec:	b570      	push	{r4, r5, r6, lr}
 80074ee:	fba1 5402 	umull	r5, r4, r1, r2
 80074f2:	b93c      	cbnz	r4, 8007504 <_calloc_r+0x18>
 80074f4:	4629      	mov	r1, r5
 80074f6:	f7fe fb5d 	bl	8005bb4 <_malloc_r>
 80074fa:	4606      	mov	r6, r0
 80074fc:	b928      	cbnz	r0, 800750a <_calloc_r+0x1e>
 80074fe:	2600      	movs	r6, #0
 8007500:	4630      	mov	r0, r6
 8007502:	bd70      	pop	{r4, r5, r6, pc}
 8007504:	220c      	movs	r2, #12
 8007506:	6002      	str	r2, [r0, #0]
 8007508:	e7f9      	b.n	80074fe <_calloc_r+0x12>
 800750a:	462a      	mov	r2, r5
 800750c:	4621      	mov	r1, r4
 800750e:	f7fe fa06 	bl	800591e <memset>
 8007512:	e7f5      	b.n	8007500 <_calloc_r+0x14>

08007514 <fiprintf>:
 8007514:	b40e      	push	{r1, r2, r3}
 8007516:	b503      	push	{r0, r1, lr}
 8007518:	4601      	mov	r1, r0
 800751a:	ab03      	add	r3, sp, #12
 800751c:	4805      	ldr	r0, [pc, #20]	@ (8007534 <fiprintf+0x20>)
 800751e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007522:	6800      	ldr	r0, [r0, #0]
 8007524:	9301      	str	r3, [sp, #4]
 8007526:	f000 f835 	bl	8007594 <_vfiprintf_r>
 800752a:	b002      	add	sp, #8
 800752c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007530:	b003      	add	sp, #12
 8007532:	4770      	bx	lr
 8007534:	20000024 	.word	0x20000024

08007538 <abort>:
 8007538:	2006      	movs	r0, #6
 800753a:	b508      	push	{r3, lr}
 800753c:	f000 fb90 	bl	8007c60 <raise>
 8007540:	2001      	movs	r0, #1
 8007542:	f7fa fa00 	bl	8001946 <_exit>

08007546 <__sfputc_r>:
 8007546:	6893      	ldr	r3, [r2, #8]
 8007548:	b410      	push	{r4}
 800754a:	3b01      	subs	r3, #1
 800754c:	2b00      	cmp	r3, #0
 800754e:	6093      	str	r3, [r2, #8]
 8007550:	da07      	bge.n	8007562 <__sfputc_r+0x1c>
 8007552:	6994      	ldr	r4, [r2, #24]
 8007554:	42a3      	cmp	r3, r4
 8007556:	db01      	blt.n	800755c <__sfputc_r+0x16>
 8007558:	290a      	cmp	r1, #10
 800755a:	d102      	bne.n	8007562 <__sfputc_r+0x1c>
 800755c:	bc10      	pop	{r4}
 800755e:	f000 bac3 	b.w	8007ae8 <__swbuf_r>
 8007562:	6813      	ldr	r3, [r2, #0]
 8007564:	1c58      	adds	r0, r3, #1
 8007566:	6010      	str	r0, [r2, #0]
 8007568:	7019      	strb	r1, [r3, #0]
 800756a:	4608      	mov	r0, r1
 800756c:	bc10      	pop	{r4}
 800756e:	4770      	bx	lr

08007570 <__sfputs_r>:
 8007570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007572:	4606      	mov	r6, r0
 8007574:	460f      	mov	r7, r1
 8007576:	4614      	mov	r4, r2
 8007578:	18d5      	adds	r5, r2, r3
 800757a:	42ac      	cmp	r4, r5
 800757c:	d101      	bne.n	8007582 <__sfputs_r+0x12>
 800757e:	2000      	movs	r0, #0
 8007580:	e007      	b.n	8007592 <__sfputs_r+0x22>
 8007582:	463a      	mov	r2, r7
 8007584:	4630      	mov	r0, r6
 8007586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800758a:	f7ff ffdc 	bl	8007546 <__sfputc_r>
 800758e:	1c43      	adds	r3, r0, #1
 8007590:	d1f3      	bne.n	800757a <__sfputs_r+0xa>
 8007592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007594 <_vfiprintf_r>:
 8007594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007598:	460d      	mov	r5, r1
 800759a:	4614      	mov	r4, r2
 800759c:	4698      	mov	r8, r3
 800759e:	4606      	mov	r6, r0
 80075a0:	b09d      	sub	sp, #116	@ 0x74
 80075a2:	b118      	cbz	r0, 80075ac <_vfiprintf_r+0x18>
 80075a4:	6a03      	ldr	r3, [r0, #32]
 80075a6:	b90b      	cbnz	r3, 80075ac <_vfiprintf_r+0x18>
 80075a8:	f7fe f940 	bl	800582c <__sinit>
 80075ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075ae:	07d9      	lsls	r1, r3, #31
 80075b0:	d405      	bmi.n	80075be <_vfiprintf_r+0x2a>
 80075b2:	89ab      	ldrh	r3, [r5, #12]
 80075b4:	059a      	lsls	r2, r3, #22
 80075b6:	d402      	bmi.n	80075be <_vfiprintf_r+0x2a>
 80075b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075ba:	f7fe fa80 	bl	8005abe <__retarget_lock_acquire_recursive>
 80075be:	89ab      	ldrh	r3, [r5, #12]
 80075c0:	071b      	lsls	r3, r3, #28
 80075c2:	d501      	bpl.n	80075c8 <_vfiprintf_r+0x34>
 80075c4:	692b      	ldr	r3, [r5, #16]
 80075c6:	b99b      	cbnz	r3, 80075f0 <_vfiprintf_r+0x5c>
 80075c8:	4629      	mov	r1, r5
 80075ca:	4630      	mov	r0, r6
 80075cc:	f000 faca 	bl	8007b64 <__swsetup_r>
 80075d0:	b170      	cbz	r0, 80075f0 <_vfiprintf_r+0x5c>
 80075d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075d4:	07dc      	lsls	r4, r3, #31
 80075d6:	d504      	bpl.n	80075e2 <_vfiprintf_r+0x4e>
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295
 80075dc:	b01d      	add	sp, #116	@ 0x74
 80075de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e2:	89ab      	ldrh	r3, [r5, #12]
 80075e4:	0598      	lsls	r0, r3, #22
 80075e6:	d4f7      	bmi.n	80075d8 <_vfiprintf_r+0x44>
 80075e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075ea:	f7fe fa69 	bl	8005ac0 <__retarget_lock_release_recursive>
 80075ee:	e7f3      	b.n	80075d8 <_vfiprintf_r+0x44>
 80075f0:	2300      	movs	r3, #0
 80075f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80075f4:	2320      	movs	r3, #32
 80075f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075fa:	2330      	movs	r3, #48	@ 0x30
 80075fc:	f04f 0901 	mov.w	r9, #1
 8007600:	f8cd 800c 	str.w	r8, [sp, #12]
 8007604:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80077b0 <_vfiprintf_r+0x21c>
 8007608:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800760c:	4623      	mov	r3, r4
 800760e:	469a      	mov	sl, r3
 8007610:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007614:	b10a      	cbz	r2, 800761a <_vfiprintf_r+0x86>
 8007616:	2a25      	cmp	r2, #37	@ 0x25
 8007618:	d1f9      	bne.n	800760e <_vfiprintf_r+0x7a>
 800761a:	ebba 0b04 	subs.w	fp, sl, r4
 800761e:	d00b      	beq.n	8007638 <_vfiprintf_r+0xa4>
 8007620:	465b      	mov	r3, fp
 8007622:	4622      	mov	r2, r4
 8007624:	4629      	mov	r1, r5
 8007626:	4630      	mov	r0, r6
 8007628:	f7ff ffa2 	bl	8007570 <__sfputs_r>
 800762c:	3001      	adds	r0, #1
 800762e:	f000 80a7 	beq.w	8007780 <_vfiprintf_r+0x1ec>
 8007632:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007634:	445a      	add	r2, fp
 8007636:	9209      	str	r2, [sp, #36]	@ 0x24
 8007638:	f89a 3000 	ldrb.w	r3, [sl]
 800763c:	2b00      	cmp	r3, #0
 800763e:	f000 809f 	beq.w	8007780 <_vfiprintf_r+0x1ec>
 8007642:	2300      	movs	r3, #0
 8007644:	f04f 32ff 	mov.w	r2, #4294967295
 8007648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800764c:	f10a 0a01 	add.w	sl, sl, #1
 8007650:	9304      	str	r3, [sp, #16]
 8007652:	9307      	str	r3, [sp, #28]
 8007654:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007658:	931a      	str	r3, [sp, #104]	@ 0x68
 800765a:	4654      	mov	r4, sl
 800765c:	2205      	movs	r2, #5
 800765e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007662:	4853      	ldr	r0, [pc, #332]	@ (80077b0 <_vfiprintf_r+0x21c>)
 8007664:	f000 fb18 	bl	8007c98 <memchr>
 8007668:	9a04      	ldr	r2, [sp, #16]
 800766a:	b9d8      	cbnz	r0, 80076a4 <_vfiprintf_r+0x110>
 800766c:	06d1      	lsls	r1, r2, #27
 800766e:	bf44      	itt	mi
 8007670:	2320      	movmi	r3, #32
 8007672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007676:	0713      	lsls	r3, r2, #28
 8007678:	bf44      	itt	mi
 800767a:	232b      	movmi	r3, #43	@ 0x2b
 800767c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007680:	f89a 3000 	ldrb.w	r3, [sl]
 8007684:	2b2a      	cmp	r3, #42	@ 0x2a
 8007686:	d015      	beq.n	80076b4 <_vfiprintf_r+0x120>
 8007688:	4654      	mov	r4, sl
 800768a:	2000      	movs	r0, #0
 800768c:	f04f 0c0a 	mov.w	ip, #10
 8007690:	9a07      	ldr	r2, [sp, #28]
 8007692:	4621      	mov	r1, r4
 8007694:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007698:	3b30      	subs	r3, #48	@ 0x30
 800769a:	2b09      	cmp	r3, #9
 800769c:	d94b      	bls.n	8007736 <_vfiprintf_r+0x1a2>
 800769e:	b1b0      	cbz	r0, 80076ce <_vfiprintf_r+0x13a>
 80076a0:	9207      	str	r2, [sp, #28]
 80076a2:	e014      	b.n	80076ce <_vfiprintf_r+0x13a>
 80076a4:	eba0 0308 	sub.w	r3, r0, r8
 80076a8:	fa09 f303 	lsl.w	r3, r9, r3
 80076ac:	4313      	orrs	r3, r2
 80076ae:	46a2      	mov	sl, r4
 80076b0:	9304      	str	r3, [sp, #16]
 80076b2:	e7d2      	b.n	800765a <_vfiprintf_r+0xc6>
 80076b4:	9b03      	ldr	r3, [sp, #12]
 80076b6:	1d19      	adds	r1, r3, #4
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	9103      	str	r1, [sp, #12]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	bfbb      	ittet	lt
 80076c0:	425b      	neglt	r3, r3
 80076c2:	f042 0202 	orrlt.w	r2, r2, #2
 80076c6:	9307      	strge	r3, [sp, #28]
 80076c8:	9307      	strlt	r3, [sp, #28]
 80076ca:	bfb8      	it	lt
 80076cc:	9204      	strlt	r2, [sp, #16]
 80076ce:	7823      	ldrb	r3, [r4, #0]
 80076d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80076d2:	d10a      	bne.n	80076ea <_vfiprintf_r+0x156>
 80076d4:	7863      	ldrb	r3, [r4, #1]
 80076d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80076d8:	d132      	bne.n	8007740 <_vfiprintf_r+0x1ac>
 80076da:	9b03      	ldr	r3, [sp, #12]
 80076dc:	3402      	adds	r4, #2
 80076de:	1d1a      	adds	r2, r3, #4
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	9203      	str	r2, [sp, #12]
 80076e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076e8:	9305      	str	r3, [sp, #20]
 80076ea:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80077b4 <_vfiprintf_r+0x220>
 80076ee:	2203      	movs	r2, #3
 80076f0:	4650      	mov	r0, sl
 80076f2:	7821      	ldrb	r1, [r4, #0]
 80076f4:	f000 fad0 	bl	8007c98 <memchr>
 80076f8:	b138      	cbz	r0, 800770a <_vfiprintf_r+0x176>
 80076fa:	2240      	movs	r2, #64	@ 0x40
 80076fc:	9b04      	ldr	r3, [sp, #16]
 80076fe:	eba0 000a 	sub.w	r0, r0, sl
 8007702:	4082      	lsls	r2, r0
 8007704:	4313      	orrs	r3, r2
 8007706:	3401      	adds	r4, #1
 8007708:	9304      	str	r3, [sp, #16]
 800770a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800770e:	2206      	movs	r2, #6
 8007710:	4829      	ldr	r0, [pc, #164]	@ (80077b8 <_vfiprintf_r+0x224>)
 8007712:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007716:	f000 fabf 	bl	8007c98 <memchr>
 800771a:	2800      	cmp	r0, #0
 800771c:	d03f      	beq.n	800779e <_vfiprintf_r+0x20a>
 800771e:	4b27      	ldr	r3, [pc, #156]	@ (80077bc <_vfiprintf_r+0x228>)
 8007720:	bb1b      	cbnz	r3, 800776a <_vfiprintf_r+0x1d6>
 8007722:	9b03      	ldr	r3, [sp, #12]
 8007724:	3307      	adds	r3, #7
 8007726:	f023 0307 	bic.w	r3, r3, #7
 800772a:	3308      	adds	r3, #8
 800772c:	9303      	str	r3, [sp, #12]
 800772e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007730:	443b      	add	r3, r7
 8007732:	9309      	str	r3, [sp, #36]	@ 0x24
 8007734:	e76a      	b.n	800760c <_vfiprintf_r+0x78>
 8007736:	460c      	mov	r4, r1
 8007738:	2001      	movs	r0, #1
 800773a:	fb0c 3202 	mla	r2, ip, r2, r3
 800773e:	e7a8      	b.n	8007692 <_vfiprintf_r+0xfe>
 8007740:	2300      	movs	r3, #0
 8007742:	f04f 0c0a 	mov.w	ip, #10
 8007746:	4619      	mov	r1, r3
 8007748:	3401      	adds	r4, #1
 800774a:	9305      	str	r3, [sp, #20]
 800774c:	4620      	mov	r0, r4
 800774e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007752:	3a30      	subs	r2, #48	@ 0x30
 8007754:	2a09      	cmp	r2, #9
 8007756:	d903      	bls.n	8007760 <_vfiprintf_r+0x1cc>
 8007758:	2b00      	cmp	r3, #0
 800775a:	d0c6      	beq.n	80076ea <_vfiprintf_r+0x156>
 800775c:	9105      	str	r1, [sp, #20]
 800775e:	e7c4      	b.n	80076ea <_vfiprintf_r+0x156>
 8007760:	4604      	mov	r4, r0
 8007762:	2301      	movs	r3, #1
 8007764:	fb0c 2101 	mla	r1, ip, r1, r2
 8007768:	e7f0      	b.n	800774c <_vfiprintf_r+0x1b8>
 800776a:	ab03      	add	r3, sp, #12
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	462a      	mov	r2, r5
 8007770:	4630      	mov	r0, r6
 8007772:	4b13      	ldr	r3, [pc, #76]	@ (80077c0 <_vfiprintf_r+0x22c>)
 8007774:	a904      	add	r1, sp, #16
 8007776:	f3af 8000 	nop.w
 800777a:	4607      	mov	r7, r0
 800777c:	1c78      	adds	r0, r7, #1
 800777e:	d1d6      	bne.n	800772e <_vfiprintf_r+0x19a>
 8007780:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007782:	07d9      	lsls	r1, r3, #31
 8007784:	d405      	bmi.n	8007792 <_vfiprintf_r+0x1fe>
 8007786:	89ab      	ldrh	r3, [r5, #12]
 8007788:	059a      	lsls	r2, r3, #22
 800778a:	d402      	bmi.n	8007792 <_vfiprintf_r+0x1fe>
 800778c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800778e:	f7fe f997 	bl	8005ac0 <__retarget_lock_release_recursive>
 8007792:	89ab      	ldrh	r3, [r5, #12]
 8007794:	065b      	lsls	r3, r3, #25
 8007796:	f53f af1f 	bmi.w	80075d8 <_vfiprintf_r+0x44>
 800779a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800779c:	e71e      	b.n	80075dc <_vfiprintf_r+0x48>
 800779e:	ab03      	add	r3, sp, #12
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	462a      	mov	r2, r5
 80077a4:	4630      	mov	r0, r6
 80077a6:	4b06      	ldr	r3, [pc, #24]	@ (80077c0 <_vfiprintf_r+0x22c>)
 80077a8:	a904      	add	r1, sp, #16
 80077aa:	f000 f87d 	bl	80078a8 <_printf_i>
 80077ae:	e7e4      	b.n	800777a <_vfiprintf_r+0x1e6>
 80077b0:	0800889c 	.word	0x0800889c
 80077b4:	080088a2 	.word	0x080088a2
 80077b8:	080088a6 	.word	0x080088a6
 80077bc:	00000000 	.word	0x00000000
 80077c0:	08007571 	.word	0x08007571

080077c4 <_printf_common>:
 80077c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c8:	4616      	mov	r6, r2
 80077ca:	4698      	mov	r8, r3
 80077cc:	688a      	ldr	r2, [r1, #8]
 80077ce:	690b      	ldr	r3, [r1, #16]
 80077d0:	4607      	mov	r7, r0
 80077d2:	4293      	cmp	r3, r2
 80077d4:	bfb8      	it	lt
 80077d6:	4613      	movlt	r3, r2
 80077d8:	6033      	str	r3, [r6, #0]
 80077da:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077de:	460c      	mov	r4, r1
 80077e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077e4:	b10a      	cbz	r2, 80077ea <_printf_common+0x26>
 80077e6:	3301      	adds	r3, #1
 80077e8:	6033      	str	r3, [r6, #0]
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	0699      	lsls	r1, r3, #26
 80077ee:	bf42      	ittt	mi
 80077f0:	6833      	ldrmi	r3, [r6, #0]
 80077f2:	3302      	addmi	r3, #2
 80077f4:	6033      	strmi	r3, [r6, #0]
 80077f6:	6825      	ldr	r5, [r4, #0]
 80077f8:	f015 0506 	ands.w	r5, r5, #6
 80077fc:	d106      	bne.n	800780c <_printf_common+0x48>
 80077fe:	f104 0a19 	add.w	sl, r4, #25
 8007802:	68e3      	ldr	r3, [r4, #12]
 8007804:	6832      	ldr	r2, [r6, #0]
 8007806:	1a9b      	subs	r3, r3, r2
 8007808:	42ab      	cmp	r3, r5
 800780a:	dc2b      	bgt.n	8007864 <_printf_common+0xa0>
 800780c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007810:	6822      	ldr	r2, [r4, #0]
 8007812:	3b00      	subs	r3, #0
 8007814:	bf18      	it	ne
 8007816:	2301      	movne	r3, #1
 8007818:	0692      	lsls	r2, r2, #26
 800781a:	d430      	bmi.n	800787e <_printf_common+0xba>
 800781c:	4641      	mov	r1, r8
 800781e:	4638      	mov	r0, r7
 8007820:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007824:	47c8      	blx	r9
 8007826:	3001      	adds	r0, #1
 8007828:	d023      	beq.n	8007872 <_printf_common+0xae>
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	6922      	ldr	r2, [r4, #16]
 800782e:	f003 0306 	and.w	r3, r3, #6
 8007832:	2b04      	cmp	r3, #4
 8007834:	bf14      	ite	ne
 8007836:	2500      	movne	r5, #0
 8007838:	6833      	ldreq	r3, [r6, #0]
 800783a:	f04f 0600 	mov.w	r6, #0
 800783e:	bf08      	it	eq
 8007840:	68e5      	ldreq	r5, [r4, #12]
 8007842:	f104 041a 	add.w	r4, r4, #26
 8007846:	bf08      	it	eq
 8007848:	1aed      	subeq	r5, r5, r3
 800784a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800784e:	bf08      	it	eq
 8007850:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007854:	4293      	cmp	r3, r2
 8007856:	bfc4      	itt	gt
 8007858:	1a9b      	subgt	r3, r3, r2
 800785a:	18ed      	addgt	r5, r5, r3
 800785c:	42b5      	cmp	r5, r6
 800785e:	d11a      	bne.n	8007896 <_printf_common+0xd2>
 8007860:	2000      	movs	r0, #0
 8007862:	e008      	b.n	8007876 <_printf_common+0xb2>
 8007864:	2301      	movs	r3, #1
 8007866:	4652      	mov	r2, sl
 8007868:	4641      	mov	r1, r8
 800786a:	4638      	mov	r0, r7
 800786c:	47c8      	blx	r9
 800786e:	3001      	adds	r0, #1
 8007870:	d103      	bne.n	800787a <_printf_common+0xb6>
 8007872:	f04f 30ff 	mov.w	r0, #4294967295
 8007876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800787a:	3501      	adds	r5, #1
 800787c:	e7c1      	b.n	8007802 <_printf_common+0x3e>
 800787e:	2030      	movs	r0, #48	@ 0x30
 8007880:	18e1      	adds	r1, r4, r3
 8007882:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007886:	1c5a      	adds	r2, r3, #1
 8007888:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800788c:	4422      	add	r2, r4
 800788e:	3302      	adds	r3, #2
 8007890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007894:	e7c2      	b.n	800781c <_printf_common+0x58>
 8007896:	2301      	movs	r3, #1
 8007898:	4622      	mov	r2, r4
 800789a:	4641      	mov	r1, r8
 800789c:	4638      	mov	r0, r7
 800789e:	47c8      	blx	r9
 80078a0:	3001      	adds	r0, #1
 80078a2:	d0e6      	beq.n	8007872 <_printf_common+0xae>
 80078a4:	3601      	adds	r6, #1
 80078a6:	e7d9      	b.n	800785c <_printf_common+0x98>

080078a8 <_printf_i>:
 80078a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078ac:	7e0f      	ldrb	r7, [r1, #24]
 80078ae:	4691      	mov	r9, r2
 80078b0:	2f78      	cmp	r7, #120	@ 0x78
 80078b2:	4680      	mov	r8, r0
 80078b4:	460c      	mov	r4, r1
 80078b6:	469a      	mov	sl, r3
 80078b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078be:	d807      	bhi.n	80078d0 <_printf_i+0x28>
 80078c0:	2f62      	cmp	r7, #98	@ 0x62
 80078c2:	d80a      	bhi.n	80078da <_printf_i+0x32>
 80078c4:	2f00      	cmp	r7, #0
 80078c6:	f000 80d3 	beq.w	8007a70 <_printf_i+0x1c8>
 80078ca:	2f58      	cmp	r7, #88	@ 0x58
 80078cc:	f000 80ba 	beq.w	8007a44 <_printf_i+0x19c>
 80078d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078d8:	e03a      	b.n	8007950 <_printf_i+0xa8>
 80078da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078de:	2b15      	cmp	r3, #21
 80078e0:	d8f6      	bhi.n	80078d0 <_printf_i+0x28>
 80078e2:	a101      	add	r1, pc, #4	@ (adr r1, 80078e8 <_printf_i+0x40>)
 80078e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078e8:	08007941 	.word	0x08007941
 80078ec:	08007955 	.word	0x08007955
 80078f0:	080078d1 	.word	0x080078d1
 80078f4:	080078d1 	.word	0x080078d1
 80078f8:	080078d1 	.word	0x080078d1
 80078fc:	080078d1 	.word	0x080078d1
 8007900:	08007955 	.word	0x08007955
 8007904:	080078d1 	.word	0x080078d1
 8007908:	080078d1 	.word	0x080078d1
 800790c:	080078d1 	.word	0x080078d1
 8007910:	080078d1 	.word	0x080078d1
 8007914:	08007a57 	.word	0x08007a57
 8007918:	0800797f 	.word	0x0800797f
 800791c:	08007a11 	.word	0x08007a11
 8007920:	080078d1 	.word	0x080078d1
 8007924:	080078d1 	.word	0x080078d1
 8007928:	08007a79 	.word	0x08007a79
 800792c:	080078d1 	.word	0x080078d1
 8007930:	0800797f 	.word	0x0800797f
 8007934:	080078d1 	.word	0x080078d1
 8007938:	080078d1 	.word	0x080078d1
 800793c:	08007a19 	.word	0x08007a19
 8007940:	6833      	ldr	r3, [r6, #0]
 8007942:	1d1a      	adds	r2, r3, #4
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	6032      	str	r2, [r6, #0]
 8007948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800794c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007950:	2301      	movs	r3, #1
 8007952:	e09e      	b.n	8007a92 <_printf_i+0x1ea>
 8007954:	6833      	ldr	r3, [r6, #0]
 8007956:	6820      	ldr	r0, [r4, #0]
 8007958:	1d19      	adds	r1, r3, #4
 800795a:	6031      	str	r1, [r6, #0]
 800795c:	0606      	lsls	r6, r0, #24
 800795e:	d501      	bpl.n	8007964 <_printf_i+0xbc>
 8007960:	681d      	ldr	r5, [r3, #0]
 8007962:	e003      	b.n	800796c <_printf_i+0xc4>
 8007964:	0645      	lsls	r5, r0, #25
 8007966:	d5fb      	bpl.n	8007960 <_printf_i+0xb8>
 8007968:	f9b3 5000 	ldrsh.w	r5, [r3]
 800796c:	2d00      	cmp	r5, #0
 800796e:	da03      	bge.n	8007978 <_printf_i+0xd0>
 8007970:	232d      	movs	r3, #45	@ 0x2d
 8007972:	426d      	negs	r5, r5
 8007974:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007978:	230a      	movs	r3, #10
 800797a:	4859      	ldr	r0, [pc, #356]	@ (8007ae0 <_printf_i+0x238>)
 800797c:	e011      	b.n	80079a2 <_printf_i+0xfa>
 800797e:	6821      	ldr	r1, [r4, #0]
 8007980:	6833      	ldr	r3, [r6, #0]
 8007982:	0608      	lsls	r0, r1, #24
 8007984:	f853 5b04 	ldr.w	r5, [r3], #4
 8007988:	d402      	bmi.n	8007990 <_printf_i+0xe8>
 800798a:	0649      	lsls	r1, r1, #25
 800798c:	bf48      	it	mi
 800798e:	b2ad      	uxthmi	r5, r5
 8007990:	2f6f      	cmp	r7, #111	@ 0x6f
 8007992:	6033      	str	r3, [r6, #0]
 8007994:	bf14      	ite	ne
 8007996:	230a      	movne	r3, #10
 8007998:	2308      	moveq	r3, #8
 800799a:	4851      	ldr	r0, [pc, #324]	@ (8007ae0 <_printf_i+0x238>)
 800799c:	2100      	movs	r1, #0
 800799e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079a2:	6866      	ldr	r6, [r4, #4]
 80079a4:	2e00      	cmp	r6, #0
 80079a6:	bfa8      	it	ge
 80079a8:	6821      	ldrge	r1, [r4, #0]
 80079aa:	60a6      	str	r6, [r4, #8]
 80079ac:	bfa4      	itt	ge
 80079ae:	f021 0104 	bicge.w	r1, r1, #4
 80079b2:	6021      	strge	r1, [r4, #0]
 80079b4:	b90d      	cbnz	r5, 80079ba <_printf_i+0x112>
 80079b6:	2e00      	cmp	r6, #0
 80079b8:	d04b      	beq.n	8007a52 <_printf_i+0x1aa>
 80079ba:	4616      	mov	r6, r2
 80079bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80079c0:	fb03 5711 	mls	r7, r3, r1, r5
 80079c4:	5dc7      	ldrb	r7, [r0, r7]
 80079c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079ca:	462f      	mov	r7, r5
 80079cc:	42bb      	cmp	r3, r7
 80079ce:	460d      	mov	r5, r1
 80079d0:	d9f4      	bls.n	80079bc <_printf_i+0x114>
 80079d2:	2b08      	cmp	r3, #8
 80079d4:	d10b      	bne.n	80079ee <_printf_i+0x146>
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	07df      	lsls	r7, r3, #31
 80079da:	d508      	bpl.n	80079ee <_printf_i+0x146>
 80079dc:	6923      	ldr	r3, [r4, #16]
 80079de:	6861      	ldr	r1, [r4, #4]
 80079e0:	4299      	cmp	r1, r3
 80079e2:	bfde      	ittt	le
 80079e4:	2330      	movle	r3, #48	@ 0x30
 80079e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079ee:	1b92      	subs	r2, r2, r6
 80079f0:	6122      	str	r2, [r4, #16]
 80079f2:	464b      	mov	r3, r9
 80079f4:	4621      	mov	r1, r4
 80079f6:	4640      	mov	r0, r8
 80079f8:	f8cd a000 	str.w	sl, [sp]
 80079fc:	aa03      	add	r2, sp, #12
 80079fe:	f7ff fee1 	bl	80077c4 <_printf_common>
 8007a02:	3001      	adds	r0, #1
 8007a04:	d14a      	bne.n	8007a9c <_printf_i+0x1f4>
 8007a06:	f04f 30ff 	mov.w	r0, #4294967295
 8007a0a:	b004      	add	sp, #16
 8007a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	f043 0320 	orr.w	r3, r3, #32
 8007a16:	6023      	str	r3, [r4, #0]
 8007a18:	2778      	movs	r7, #120	@ 0x78
 8007a1a:	4832      	ldr	r0, [pc, #200]	@ (8007ae4 <_printf_i+0x23c>)
 8007a1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a20:	6823      	ldr	r3, [r4, #0]
 8007a22:	6831      	ldr	r1, [r6, #0]
 8007a24:	061f      	lsls	r7, r3, #24
 8007a26:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a2a:	d402      	bmi.n	8007a32 <_printf_i+0x18a>
 8007a2c:	065f      	lsls	r7, r3, #25
 8007a2e:	bf48      	it	mi
 8007a30:	b2ad      	uxthmi	r5, r5
 8007a32:	6031      	str	r1, [r6, #0]
 8007a34:	07d9      	lsls	r1, r3, #31
 8007a36:	bf44      	itt	mi
 8007a38:	f043 0320 	orrmi.w	r3, r3, #32
 8007a3c:	6023      	strmi	r3, [r4, #0]
 8007a3e:	b11d      	cbz	r5, 8007a48 <_printf_i+0x1a0>
 8007a40:	2310      	movs	r3, #16
 8007a42:	e7ab      	b.n	800799c <_printf_i+0xf4>
 8007a44:	4826      	ldr	r0, [pc, #152]	@ (8007ae0 <_printf_i+0x238>)
 8007a46:	e7e9      	b.n	8007a1c <_printf_i+0x174>
 8007a48:	6823      	ldr	r3, [r4, #0]
 8007a4a:	f023 0320 	bic.w	r3, r3, #32
 8007a4e:	6023      	str	r3, [r4, #0]
 8007a50:	e7f6      	b.n	8007a40 <_printf_i+0x198>
 8007a52:	4616      	mov	r6, r2
 8007a54:	e7bd      	b.n	80079d2 <_printf_i+0x12a>
 8007a56:	6833      	ldr	r3, [r6, #0]
 8007a58:	6825      	ldr	r5, [r4, #0]
 8007a5a:	1d18      	adds	r0, r3, #4
 8007a5c:	6961      	ldr	r1, [r4, #20]
 8007a5e:	6030      	str	r0, [r6, #0]
 8007a60:	062e      	lsls	r6, r5, #24
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	d501      	bpl.n	8007a6a <_printf_i+0x1c2>
 8007a66:	6019      	str	r1, [r3, #0]
 8007a68:	e002      	b.n	8007a70 <_printf_i+0x1c8>
 8007a6a:	0668      	lsls	r0, r5, #25
 8007a6c:	d5fb      	bpl.n	8007a66 <_printf_i+0x1be>
 8007a6e:	8019      	strh	r1, [r3, #0]
 8007a70:	2300      	movs	r3, #0
 8007a72:	4616      	mov	r6, r2
 8007a74:	6123      	str	r3, [r4, #16]
 8007a76:	e7bc      	b.n	80079f2 <_printf_i+0x14a>
 8007a78:	6833      	ldr	r3, [r6, #0]
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	1d1a      	adds	r2, r3, #4
 8007a7e:	6032      	str	r2, [r6, #0]
 8007a80:	681e      	ldr	r6, [r3, #0]
 8007a82:	6862      	ldr	r2, [r4, #4]
 8007a84:	4630      	mov	r0, r6
 8007a86:	f000 f907 	bl	8007c98 <memchr>
 8007a8a:	b108      	cbz	r0, 8007a90 <_printf_i+0x1e8>
 8007a8c:	1b80      	subs	r0, r0, r6
 8007a8e:	6060      	str	r0, [r4, #4]
 8007a90:	6863      	ldr	r3, [r4, #4]
 8007a92:	6123      	str	r3, [r4, #16]
 8007a94:	2300      	movs	r3, #0
 8007a96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a9a:	e7aa      	b.n	80079f2 <_printf_i+0x14a>
 8007a9c:	4632      	mov	r2, r6
 8007a9e:	4649      	mov	r1, r9
 8007aa0:	4640      	mov	r0, r8
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	47d0      	blx	sl
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d0ad      	beq.n	8007a06 <_printf_i+0x15e>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	079b      	lsls	r3, r3, #30
 8007aae:	d413      	bmi.n	8007ad8 <_printf_i+0x230>
 8007ab0:	68e0      	ldr	r0, [r4, #12]
 8007ab2:	9b03      	ldr	r3, [sp, #12]
 8007ab4:	4298      	cmp	r0, r3
 8007ab6:	bfb8      	it	lt
 8007ab8:	4618      	movlt	r0, r3
 8007aba:	e7a6      	b.n	8007a0a <_printf_i+0x162>
 8007abc:	2301      	movs	r3, #1
 8007abe:	4632      	mov	r2, r6
 8007ac0:	4649      	mov	r1, r9
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	47d0      	blx	sl
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	d09d      	beq.n	8007a06 <_printf_i+0x15e>
 8007aca:	3501      	adds	r5, #1
 8007acc:	68e3      	ldr	r3, [r4, #12]
 8007ace:	9903      	ldr	r1, [sp, #12]
 8007ad0:	1a5b      	subs	r3, r3, r1
 8007ad2:	42ab      	cmp	r3, r5
 8007ad4:	dcf2      	bgt.n	8007abc <_printf_i+0x214>
 8007ad6:	e7eb      	b.n	8007ab0 <_printf_i+0x208>
 8007ad8:	2500      	movs	r5, #0
 8007ada:	f104 0619 	add.w	r6, r4, #25
 8007ade:	e7f5      	b.n	8007acc <_printf_i+0x224>
 8007ae0:	080088ad 	.word	0x080088ad
 8007ae4:	080088be 	.word	0x080088be

08007ae8 <__swbuf_r>:
 8007ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aea:	460e      	mov	r6, r1
 8007aec:	4614      	mov	r4, r2
 8007aee:	4605      	mov	r5, r0
 8007af0:	b118      	cbz	r0, 8007afa <__swbuf_r+0x12>
 8007af2:	6a03      	ldr	r3, [r0, #32]
 8007af4:	b90b      	cbnz	r3, 8007afa <__swbuf_r+0x12>
 8007af6:	f7fd fe99 	bl	800582c <__sinit>
 8007afa:	69a3      	ldr	r3, [r4, #24]
 8007afc:	60a3      	str	r3, [r4, #8]
 8007afe:	89a3      	ldrh	r3, [r4, #12]
 8007b00:	071a      	lsls	r2, r3, #28
 8007b02:	d501      	bpl.n	8007b08 <__swbuf_r+0x20>
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	b943      	cbnz	r3, 8007b1a <__swbuf_r+0x32>
 8007b08:	4621      	mov	r1, r4
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	f000 f82a 	bl	8007b64 <__swsetup_r>
 8007b10:	b118      	cbz	r0, 8007b1a <__swbuf_r+0x32>
 8007b12:	f04f 37ff 	mov.w	r7, #4294967295
 8007b16:	4638      	mov	r0, r7
 8007b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b1a:	6823      	ldr	r3, [r4, #0]
 8007b1c:	6922      	ldr	r2, [r4, #16]
 8007b1e:	b2f6      	uxtb	r6, r6
 8007b20:	1a98      	subs	r0, r3, r2
 8007b22:	6963      	ldr	r3, [r4, #20]
 8007b24:	4637      	mov	r7, r6
 8007b26:	4283      	cmp	r3, r0
 8007b28:	dc05      	bgt.n	8007b36 <__swbuf_r+0x4e>
 8007b2a:	4621      	mov	r1, r4
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	f7fe fa8b 	bl	8006048 <_fflush_r>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	d1ed      	bne.n	8007b12 <__swbuf_r+0x2a>
 8007b36:	68a3      	ldr	r3, [r4, #8]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	60a3      	str	r3, [r4, #8]
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	6022      	str	r2, [r4, #0]
 8007b42:	701e      	strb	r6, [r3, #0]
 8007b44:	6962      	ldr	r2, [r4, #20]
 8007b46:	1c43      	adds	r3, r0, #1
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d004      	beq.n	8007b56 <__swbuf_r+0x6e>
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	07db      	lsls	r3, r3, #31
 8007b50:	d5e1      	bpl.n	8007b16 <__swbuf_r+0x2e>
 8007b52:	2e0a      	cmp	r6, #10
 8007b54:	d1df      	bne.n	8007b16 <__swbuf_r+0x2e>
 8007b56:	4621      	mov	r1, r4
 8007b58:	4628      	mov	r0, r5
 8007b5a:	f7fe fa75 	bl	8006048 <_fflush_r>
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	d0d9      	beq.n	8007b16 <__swbuf_r+0x2e>
 8007b62:	e7d6      	b.n	8007b12 <__swbuf_r+0x2a>

08007b64 <__swsetup_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	4b29      	ldr	r3, [pc, #164]	@ (8007c0c <__swsetup_r+0xa8>)
 8007b68:	4605      	mov	r5, r0
 8007b6a:	6818      	ldr	r0, [r3, #0]
 8007b6c:	460c      	mov	r4, r1
 8007b6e:	b118      	cbz	r0, 8007b78 <__swsetup_r+0x14>
 8007b70:	6a03      	ldr	r3, [r0, #32]
 8007b72:	b90b      	cbnz	r3, 8007b78 <__swsetup_r+0x14>
 8007b74:	f7fd fe5a 	bl	800582c <__sinit>
 8007b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b7c:	0719      	lsls	r1, r3, #28
 8007b7e:	d422      	bmi.n	8007bc6 <__swsetup_r+0x62>
 8007b80:	06da      	lsls	r2, r3, #27
 8007b82:	d407      	bmi.n	8007b94 <__swsetup_r+0x30>
 8007b84:	2209      	movs	r2, #9
 8007b86:	602a      	str	r2, [r5, #0]
 8007b88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b90:	81a3      	strh	r3, [r4, #12]
 8007b92:	e033      	b.n	8007bfc <__swsetup_r+0x98>
 8007b94:	0758      	lsls	r0, r3, #29
 8007b96:	d512      	bpl.n	8007bbe <__swsetup_r+0x5a>
 8007b98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b9a:	b141      	cbz	r1, 8007bae <__swsetup_r+0x4a>
 8007b9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ba0:	4299      	cmp	r1, r3
 8007ba2:	d002      	beq.n	8007baa <__swsetup_r+0x46>
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	f7fd ff9b 	bl	8005ae0 <_free_r>
 8007baa:	2300      	movs	r3, #0
 8007bac:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007bb4:	81a3      	strh	r3, [r4, #12]
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	6063      	str	r3, [r4, #4]
 8007bba:	6923      	ldr	r3, [r4, #16]
 8007bbc:	6023      	str	r3, [r4, #0]
 8007bbe:	89a3      	ldrh	r3, [r4, #12]
 8007bc0:	f043 0308 	orr.w	r3, r3, #8
 8007bc4:	81a3      	strh	r3, [r4, #12]
 8007bc6:	6923      	ldr	r3, [r4, #16]
 8007bc8:	b94b      	cbnz	r3, 8007bde <__swsetup_r+0x7a>
 8007bca:	89a3      	ldrh	r3, [r4, #12]
 8007bcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bd4:	d003      	beq.n	8007bde <__swsetup_r+0x7a>
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	4628      	mov	r0, r5
 8007bda:	f000 f890 	bl	8007cfe <__smakebuf_r>
 8007bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007be2:	f013 0201 	ands.w	r2, r3, #1
 8007be6:	d00a      	beq.n	8007bfe <__swsetup_r+0x9a>
 8007be8:	2200      	movs	r2, #0
 8007bea:	60a2      	str	r2, [r4, #8]
 8007bec:	6962      	ldr	r2, [r4, #20]
 8007bee:	4252      	negs	r2, r2
 8007bf0:	61a2      	str	r2, [r4, #24]
 8007bf2:	6922      	ldr	r2, [r4, #16]
 8007bf4:	b942      	cbnz	r2, 8007c08 <__swsetup_r+0xa4>
 8007bf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007bfa:	d1c5      	bne.n	8007b88 <__swsetup_r+0x24>
 8007bfc:	bd38      	pop	{r3, r4, r5, pc}
 8007bfe:	0799      	lsls	r1, r3, #30
 8007c00:	bf58      	it	pl
 8007c02:	6962      	ldrpl	r2, [r4, #20]
 8007c04:	60a2      	str	r2, [r4, #8]
 8007c06:	e7f4      	b.n	8007bf2 <__swsetup_r+0x8e>
 8007c08:	2000      	movs	r0, #0
 8007c0a:	e7f7      	b.n	8007bfc <__swsetup_r+0x98>
 8007c0c:	20000024 	.word	0x20000024

08007c10 <_raise_r>:
 8007c10:	291f      	cmp	r1, #31
 8007c12:	b538      	push	{r3, r4, r5, lr}
 8007c14:	4605      	mov	r5, r0
 8007c16:	460c      	mov	r4, r1
 8007c18:	d904      	bls.n	8007c24 <_raise_r+0x14>
 8007c1a:	2316      	movs	r3, #22
 8007c1c:	6003      	str	r3, [r0, #0]
 8007c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c22:	bd38      	pop	{r3, r4, r5, pc}
 8007c24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007c26:	b112      	cbz	r2, 8007c2e <_raise_r+0x1e>
 8007c28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c2c:	b94b      	cbnz	r3, 8007c42 <_raise_r+0x32>
 8007c2e:	4628      	mov	r0, r5
 8007c30:	f000 f830 	bl	8007c94 <_getpid_r>
 8007c34:	4622      	mov	r2, r4
 8007c36:	4601      	mov	r1, r0
 8007c38:	4628      	mov	r0, r5
 8007c3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c3e:	f000 b817 	b.w	8007c70 <_kill_r>
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d00a      	beq.n	8007c5c <_raise_r+0x4c>
 8007c46:	1c59      	adds	r1, r3, #1
 8007c48:	d103      	bne.n	8007c52 <_raise_r+0x42>
 8007c4a:	2316      	movs	r3, #22
 8007c4c:	6003      	str	r3, [r0, #0]
 8007c4e:	2001      	movs	r0, #1
 8007c50:	e7e7      	b.n	8007c22 <_raise_r+0x12>
 8007c52:	2100      	movs	r1, #0
 8007c54:	4620      	mov	r0, r4
 8007c56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007c5a:	4798      	blx	r3
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	e7e0      	b.n	8007c22 <_raise_r+0x12>

08007c60 <raise>:
 8007c60:	4b02      	ldr	r3, [pc, #8]	@ (8007c6c <raise+0xc>)
 8007c62:	4601      	mov	r1, r0
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	f7ff bfd3 	b.w	8007c10 <_raise_r>
 8007c6a:	bf00      	nop
 8007c6c:	20000024 	.word	0x20000024

08007c70 <_kill_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	2300      	movs	r3, #0
 8007c74:	4d06      	ldr	r5, [pc, #24]	@ (8007c90 <_kill_r+0x20>)
 8007c76:	4604      	mov	r4, r0
 8007c78:	4608      	mov	r0, r1
 8007c7a:	4611      	mov	r1, r2
 8007c7c:	602b      	str	r3, [r5, #0]
 8007c7e:	f7f9 fe52 	bl	8001926 <_kill>
 8007c82:	1c43      	adds	r3, r0, #1
 8007c84:	d102      	bne.n	8007c8c <_kill_r+0x1c>
 8007c86:	682b      	ldr	r3, [r5, #0]
 8007c88:	b103      	cbz	r3, 8007c8c <_kill_r+0x1c>
 8007c8a:	6023      	str	r3, [r4, #0]
 8007c8c:	bd38      	pop	{r3, r4, r5, pc}
 8007c8e:	bf00      	nop
 8007c90:	200016d0 	.word	0x200016d0

08007c94 <_getpid_r>:
 8007c94:	f7f9 be40 	b.w	8001918 <_getpid>

08007c98 <memchr>:
 8007c98:	4603      	mov	r3, r0
 8007c9a:	b510      	push	{r4, lr}
 8007c9c:	b2c9      	uxtb	r1, r1
 8007c9e:	4402      	add	r2, r0
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	d101      	bne.n	8007caa <memchr+0x12>
 8007ca6:	2000      	movs	r0, #0
 8007ca8:	e003      	b.n	8007cb2 <memchr+0x1a>
 8007caa:	7804      	ldrb	r4, [r0, #0]
 8007cac:	3301      	adds	r3, #1
 8007cae:	428c      	cmp	r4, r1
 8007cb0:	d1f6      	bne.n	8007ca0 <memchr+0x8>
 8007cb2:	bd10      	pop	{r4, pc}

08007cb4 <__swhatbuf_r>:
 8007cb4:	b570      	push	{r4, r5, r6, lr}
 8007cb6:	460c      	mov	r4, r1
 8007cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cbc:	4615      	mov	r5, r2
 8007cbe:	2900      	cmp	r1, #0
 8007cc0:	461e      	mov	r6, r3
 8007cc2:	b096      	sub	sp, #88	@ 0x58
 8007cc4:	da0c      	bge.n	8007ce0 <__swhatbuf_r+0x2c>
 8007cc6:	89a3      	ldrh	r3, [r4, #12]
 8007cc8:	2100      	movs	r1, #0
 8007cca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007cce:	bf14      	ite	ne
 8007cd0:	2340      	movne	r3, #64	@ 0x40
 8007cd2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	6031      	str	r1, [r6, #0]
 8007cda:	602b      	str	r3, [r5, #0]
 8007cdc:	b016      	add	sp, #88	@ 0x58
 8007cde:	bd70      	pop	{r4, r5, r6, pc}
 8007ce0:	466a      	mov	r2, sp
 8007ce2:	f000 f849 	bl	8007d78 <_fstat_r>
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	dbed      	blt.n	8007cc6 <__swhatbuf_r+0x12>
 8007cea:	9901      	ldr	r1, [sp, #4]
 8007cec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007cf0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cf4:	4259      	negs	r1, r3
 8007cf6:	4159      	adcs	r1, r3
 8007cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cfc:	e7eb      	b.n	8007cd6 <__swhatbuf_r+0x22>

08007cfe <__smakebuf_r>:
 8007cfe:	898b      	ldrh	r3, [r1, #12]
 8007d00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d02:	079d      	lsls	r5, r3, #30
 8007d04:	4606      	mov	r6, r0
 8007d06:	460c      	mov	r4, r1
 8007d08:	d507      	bpl.n	8007d1a <__smakebuf_r+0x1c>
 8007d0a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d0e:	6023      	str	r3, [r4, #0]
 8007d10:	6123      	str	r3, [r4, #16]
 8007d12:	2301      	movs	r3, #1
 8007d14:	6163      	str	r3, [r4, #20]
 8007d16:	b003      	add	sp, #12
 8007d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d1a:	466a      	mov	r2, sp
 8007d1c:	ab01      	add	r3, sp, #4
 8007d1e:	f7ff ffc9 	bl	8007cb4 <__swhatbuf_r>
 8007d22:	9f00      	ldr	r7, [sp, #0]
 8007d24:	4605      	mov	r5, r0
 8007d26:	4639      	mov	r1, r7
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f7fd ff43 	bl	8005bb4 <_malloc_r>
 8007d2e:	b948      	cbnz	r0, 8007d44 <__smakebuf_r+0x46>
 8007d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d34:	059a      	lsls	r2, r3, #22
 8007d36:	d4ee      	bmi.n	8007d16 <__smakebuf_r+0x18>
 8007d38:	f023 0303 	bic.w	r3, r3, #3
 8007d3c:	f043 0302 	orr.w	r3, r3, #2
 8007d40:	81a3      	strh	r3, [r4, #12]
 8007d42:	e7e2      	b.n	8007d0a <__smakebuf_r+0xc>
 8007d44:	89a3      	ldrh	r3, [r4, #12]
 8007d46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d4e:	81a3      	strh	r3, [r4, #12]
 8007d50:	9b01      	ldr	r3, [sp, #4]
 8007d52:	6020      	str	r0, [r4, #0]
 8007d54:	b15b      	cbz	r3, 8007d6e <__smakebuf_r+0x70>
 8007d56:	4630      	mov	r0, r6
 8007d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d5c:	f000 f81e 	bl	8007d9c <_isatty_r>
 8007d60:	b128      	cbz	r0, 8007d6e <__smakebuf_r+0x70>
 8007d62:	89a3      	ldrh	r3, [r4, #12]
 8007d64:	f023 0303 	bic.w	r3, r3, #3
 8007d68:	f043 0301 	orr.w	r3, r3, #1
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	89a3      	ldrh	r3, [r4, #12]
 8007d70:	431d      	orrs	r5, r3
 8007d72:	81a5      	strh	r5, [r4, #12]
 8007d74:	e7cf      	b.n	8007d16 <__smakebuf_r+0x18>
	...

08007d78 <_fstat_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	4d06      	ldr	r5, [pc, #24]	@ (8007d98 <_fstat_r+0x20>)
 8007d7e:	4604      	mov	r4, r0
 8007d80:	4608      	mov	r0, r1
 8007d82:	4611      	mov	r1, r2
 8007d84:	602b      	str	r3, [r5, #0]
 8007d86:	f7f9 fe2d 	bl	80019e4 <_fstat>
 8007d8a:	1c43      	adds	r3, r0, #1
 8007d8c:	d102      	bne.n	8007d94 <_fstat_r+0x1c>
 8007d8e:	682b      	ldr	r3, [r5, #0]
 8007d90:	b103      	cbz	r3, 8007d94 <_fstat_r+0x1c>
 8007d92:	6023      	str	r3, [r4, #0]
 8007d94:	bd38      	pop	{r3, r4, r5, pc}
 8007d96:	bf00      	nop
 8007d98:	200016d0 	.word	0x200016d0

08007d9c <_isatty_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	2300      	movs	r3, #0
 8007da0:	4d05      	ldr	r5, [pc, #20]	@ (8007db8 <_isatty_r+0x1c>)
 8007da2:	4604      	mov	r4, r0
 8007da4:	4608      	mov	r0, r1
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	f7f9 fe2b 	bl	8001a02 <_isatty>
 8007dac:	1c43      	adds	r3, r0, #1
 8007dae:	d102      	bne.n	8007db6 <_isatty_r+0x1a>
 8007db0:	682b      	ldr	r3, [r5, #0]
 8007db2:	b103      	cbz	r3, 8007db6 <_isatty_r+0x1a>
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	bd38      	pop	{r3, r4, r5, pc}
 8007db8:	200016d0 	.word	0x200016d0

08007dbc <_init>:
 8007dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dbe:	bf00      	nop
 8007dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dc2:	bc08      	pop	{r3}
 8007dc4:	469e      	mov	lr, r3
 8007dc6:	4770      	bx	lr

08007dc8 <_fini>:
 8007dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dca:	bf00      	nop
 8007dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dce:	bc08      	pop	{r3}
 8007dd0:	469e      	mov	lr, r3
 8007dd2:	4770      	bx	lr
