# RISC-V--pipeline-processor

There are five pipeline stages:

1.Instruction Fetch 2.Instruction Decode 3.Execution 4.Memory 5.Write Back

with hazard detection and forwarding unit


![image](https://github.com/uday-b-n/RISC-V--pipeline-processor/assets/106739416/a6c56bbe-1341-4ebd-a908-4e3f6bbeffd5)



![image](https://github.com/uday-b-n/RISC-V--pipeline-processor/assets/106739416/914009ad-3cb2-4b78-805f-11d9e5c184e0)
