// Seed: 3825595644
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4
);
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply1 id_10
);
  assign id_5 = 1'b0;
  module_0(
      id_2, id_7, id_1, id_9, id_7
  );
endmodule
