/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [27:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [18:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_0z ? celloutsig_1_16z[0] : celloutsig_1_14z;
  assign celloutsig_0_24z = _00_ ? celloutsig_0_0z[1] : celloutsig_0_21z;
  assign celloutsig_1_18z = !(celloutsig_1_5z ? celloutsig_1_6z : celloutsig_1_2z[2]);
  assign celloutsig_0_29z = !(celloutsig_0_22z ? celloutsig_0_26z[1] : celloutsig_0_21z);
  assign celloutsig_0_27z = ~(celloutsig_0_22z | celloutsig_0_13z);
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_1_12z = ~celloutsig_1_7z;
  assign celloutsig_1_14z = ~in_data[151];
  assign celloutsig_0_23z = ~celloutsig_0_8z[5];
  assign celloutsig_0_31z = ~celloutsig_0_27z;
  assign celloutsig_0_44z = ~((celloutsig_0_0z[0] | celloutsig_0_28z) & celloutsig_0_29z);
  assign celloutsig_1_0z = ~((in_data[171] | in_data[119]) & in_data[188]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[5] | celloutsig_0_0z[7]) & celloutsig_0_2z);
  assign celloutsig_1_5z = ~((in_data[169] | celloutsig_1_2z[2]) & celloutsig_1_1z);
  assign celloutsig_0_21z = ~((celloutsig_0_8z[5] | celloutsig_0_17z[0]) & _01_);
  assign celloutsig_0_38z = ~((celloutsig_0_0z[1] | celloutsig_0_18z) & (celloutsig_0_32z[7] | celloutsig_0_4z[0]));
  assign celloutsig_1_7z = celloutsig_1_5z | celloutsig_1_4z;
  assign celloutsig_0_2z = in_data[11] ^ in_data[6];
  reg [18:0] _22_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 19'h00000;
    else _22_ <= { in_data[16:12], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_5z };
  assign { _02_[18:10], _00_, _02_[8:2], _01_, _02_[0] } = _22_;
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z } === { celloutsig_0_7z[17:14], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_10z } === celloutsig_0_9z;
  assign celloutsig_0_15z = celloutsig_0_9z[2:0] > { celloutsig_0_3z[7:6], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_14z[6:4], celloutsig_0_12z, celloutsig_0_9z } > { celloutsig_0_8z[3:0], celloutsig_0_11z };
  assign celloutsig_0_6z = { in_data[6:3], celloutsig_0_5z, celloutsig_0_3z } <= { 5'h00, celloutsig_0_3z };
  assign celloutsig_1_6z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_16z = in_data[139] ? celloutsig_1_2z : { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_30z = celloutsig_0_5z ? { celloutsig_0_7z[18:4], celloutsig_0_6z, 1'h1, celloutsig_0_20z } : { _02_[14:10], _00_, _02_[8:2], _01_, _02_[0], celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_14z[3], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_20z } !== { celloutsig_0_16z[6:3], celloutsig_0_24z };
  assign celloutsig_0_8z = celloutsig_0_3z[6:1] | celloutsig_0_0z[5:0];
  assign celloutsig_0_3z = { celloutsig_0_0z[7:3], celloutsig_0_0z } | { celloutsig_0_0z[5:1], celloutsig_0_0z };
  assign celloutsig_0_25z = & { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_5z, in_data[59:52] };
  assign celloutsig_0_40z = celloutsig_0_31z & in_data[35];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_0_10z = celloutsig_0_7z[8] & celloutsig_0_5z;
  assign celloutsig_0_12z = celloutsig_0_2z & celloutsig_0_7z[13];
  assign celloutsig_0_18z = celloutsig_0_6z & celloutsig_0_12z;
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[8:6];
  assign celloutsig_0_9z = celloutsig_0_7z[15:12] >> celloutsig_0_3z[12:9];
  assign celloutsig_0_26z = { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_10z } >> { _00_, _02_[8], celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_7z[7:6], celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_9z } <<< celloutsig_0_32z[8:1];
  assign celloutsig_0_16z = { celloutsig_0_3z[7:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z } <<< celloutsig_0_0z[9:3];
  assign celloutsig_0_0z = in_data[61:52] - in_data[75:66];
  assign celloutsig_0_41z = { celloutsig_0_7z[15:3], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_34z } - { celloutsig_0_14z[13], celloutsig_0_20z, celloutsig_0_38z, _02_[18:10], _00_, _02_[8:2], _01_, _02_[0], celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_11z = celloutsig_0_7z[16:13] - { celloutsig_0_0z[9:7], celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_9z[2:0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } ~^ { celloutsig_0_3z[13:0], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_0z[9:6], celloutsig_0_15z } ~^ { celloutsig_0_7z[12:10], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_32z = { in_data[91:83], celloutsig_0_24z } ^ { celloutsig_0_30z[10], celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_1_2z = in_data[108:105] ^ { in_data[99:98], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_3z[11:6], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_43z = ~((celloutsig_0_3z[14] & celloutsig_0_41z[21]) | (celloutsig_0_16z[4] & celloutsig_0_17z[2]));
  assign celloutsig_0_4z[0] = celloutsig_0_1z ^ celloutsig_0_0z[0];
  assign { _02_[9], _02_[1] } = { _00_, _01_ };
  assign celloutsig_0_4z[8:1] = 8'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
