[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
INPUT_PROTOINST_FILTER=true
OUTPUT_PROTOINST_FILTER=true
INOUT_PROTOINST_FILTER=true
INTERNAL_PROTOINST_FILTER=true
CONSTANT_PROTOINST_FILTER=true
VARIABLE_PROTOINST_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=118
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=96
OBJECT_NAME_COLUMN_WIDTH=75
OBJECT_VALUE_COLUMN_WIDTH=75
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=75
LOCAL_NAME_COLUMN_WIDTH=75
LOCAL_VALUE_COLUMN_WIDTH=75
LOCAL_DATA_TYPE_COLUMN_WIDTH=0
PROTO_NAME_COLUMN_WIDTH=0
PROTO_VALUE_COLUMN_WIDTH=0
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=unsigned /exp_1_sim/Exp1_inst/RAM/memory[2];
RADIX_1=unsigned /exp_1_sim/Exp1_inst/RAM/memory[13];
RADIX_2=unsigned /exp_1_sim/Exp1_inst/RAM/memory[15];
RADIX_3=unsigned /exp_1_sim/Exp1_inst/RAM/memory[6];
RADIX_4=unsigned /exp_1_sim/Exp1_inst/RAM/memory[4];
RADIX_5=unsigned /exp_1_sim/Exp1_inst/RAM/memory[14];
RADIX_6=unsigned /exp_1_sim/Exp1_inst/RAM/memory[9];
RADIX_7=unsigned /exp_1_sim/Exp1_inst/RAM/memory[10];
RADIX_8=unsigned /exp_1_sim/Exp1_inst/RAM/memory[5];
RADIX_9=unsigned /exp_1_sim/Exp1_inst/RAM/memory[1];
RADIX_10=unsigned /exp_1_sim/Exp1_inst/RAM/memory[8];
RADIX_11=unsigned /exp_1_sim/Exp1_inst/RAM/memory[12];
RADIX_12=unsigned /exp_1_sim/Exp1_inst/RAM/memory[3];
RADIX_13=unsigned /exp_1_sim/Exp1_inst/RAM/memory[11];
RADIX_14=unsigned /exp_1_sim/Exp1_inst/RAM/memory[7];
RADIX_15=unsigned /exp_1_sim/Exp1_inst/RAM/memory[0];
