
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008460  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08008660  08008660  00018660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c80  08008c80  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008c80  08008c80  00018c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c88  08008c88  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c88  08008c88  00018c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c8c  08008c8c  00018c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008c90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f0  200001d8  08008e68  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c8  08008e68  000205c8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011962  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031ac  00000000  00000000  00031bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001208  00000000  00000000  00034d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000de1  00000000  00000000  00035f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a99b  00000000  00000000  00036d41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000173b7  00000000  00000000  000616dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ffe92  00000000  00000000  00078a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005bb4  00000000  00000000  00178928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0017e4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08008648 	.word	0x08008648

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08008648 	.word	0x08008648

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08e      	sub	sp, #56	; 0x38
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000602:	4b8d      	ldr	r3, [pc, #564]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a8c      	ldr	r2, [pc, #560]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000608:	f043 0310 	orr.w	r3, r3, #16
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b8a      	ldr	r3, [pc, #552]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0310 	and.w	r3, r3, #16
 8000616:	623b      	str	r3, [r7, #32]
 8000618:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061a:	4b87      	ldr	r3, [pc, #540]	; (8000838 <MX_GPIO_Init+0x24c>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061e:	4a86      	ldr	r2, [pc, #536]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000620:	f043 0304 	orr.w	r3, r3, #4
 8000624:	6313      	str	r3, [r2, #48]	; 0x30
 8000626:	4b84      	ldr	r3, [pc, #528]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	f003 0304 	and.w	r3, r3, #4
 800062e:	61fb      	str	r3, [r7, #28]
 8000630:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000632:	4b81      	ldr	r3, [pc, #516]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a80      	ldr	r2, [pc, #512]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000638:	f043 0320 	orr.w	r3, r3, #32
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b7e      	ldr	r3, [pc, #504]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0320 	and.w	r3, r3, #32
 8000646:	61bb      	str	r3, [r7, #24]
 8000648:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800064a:	4b7b      	ldr	r3, [pc, #492]	; (8000838 <MX_GPIO_Init+0x24c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	4a7a      	ldr	r2, [pc, #488]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000654:	6313      	str	r3, [r2, #48]	; 0x30
 8000656:	4b78      	ldr	r3, [pc, #480]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	4b75      	ldr	r3, [pc, #468]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a74      	ldr	r2, [pc, #464]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b72      	ldr	r3, [pc, #456]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067a:	4b6f      	ldr	r3, [pc, #444]	; (8000838 <MX_GPIO_Init+0x24c>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	4a6e      	ldr	r2, [pc, #440]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000680:	f043 0302 	orr.w	r3, r3, #2
 8000684:	6313      	str	r3, [r2, #48]	; 0x30
 8000686:	4b6c      	ldr	r3, [pc, #432]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f003 0302 	and.w	r3, r3, #2
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000692:	4b69      	ldr	r3, [pc, #420]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a68      	ldr	r2, [pc, #416]	; (8000838 <MX_GPIO_Init+0x24c>)
 8000698:	f043 0308 	orr.w	r3, r3, #8
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b66      	ldr	r3, [pc, #408]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0308 	and.w	r3, r3, #8
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006aa:	4b63      	ldr	r3, [pc, #396]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a62      	ldr	r2, [pc, #392]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
 80006b6:	4b60      	ldr	r3, [pc, #384]	; (8000838 <MX_GPIO_Init+0x24c>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2168      	movs	r1, #104	; 0x68
 80006c6:	485d      	ldr	r0, [pc, #372]	; (800083c <MX_GPIO_Init+0x250>)
 80006c8:	f002 f926 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80006d2:	485b      	ldr	r0, [pc, #364]	; (8000840 <MX_GPIO_Init+0x254>)
 80006d4:	f002 f920 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	2140      	movs	r1, #64	; 0x40
 80006dc:	4859      	ldr	r0, [pc, #356]	; (8000844 <MX_GPIO_Init+0x258>)
 80006de:	f002 f91b 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80006e8:	4857      	ldr	r0, [pc, #348]	; (8000848 <MX_GPIO_Init+0x25c>)
 80006ea:	f002 f915 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 80006ee:	2314      	movs	r3, #20
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006fe:	4619      	mov	r1, r3
 8000700:	484e      	ldr	r0, [pc, #312]	; (800083c <MX_GPIO_Init+0x250>)
 8000702:	f001 ff45 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000706:	2368      	movs	r3, #104	; 0x68
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070a:	2301      	movs	r3, #1
 800070c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000712:	2303      	movs	r3, #3
 8000714:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800071a:	4619      	mov	r1, r3
 800071c:	4847      	ldr	r0, [pc, #284]	; (800083c <MX_GPIO_Init+0x250>)
 800071e:	f001 ff37 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 8000722:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000726:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000734:	4619      	mov	r1, r3
 8000736:	4844      	ldr	r0, [pc, #272]	; (8000848 <MX_GPIO_Init+0x25c>)
 8000738:	f001 ff2a 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800073c:	2332      	movs	r3, #50	; 0x32
 800073e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000740:	2302      	movs	r3, #2
 8000742:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000748:	2303      	movs	r3, #3
 800074a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800074c:	230b      	movs	r3, #11
 800074e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000754:	4619      	mov	r1, r3
 8000756:	483c      	ldr	r0, [pc, #240]	; (8000848 <MX_GPIO_Init+0x25c>)
 8000758:	f001 ff1a 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800075c:	2386      	movs	r3, #134	; 0x86
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000760:	2302      	movs	r3, #2
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000768:	2303      	movs	r3, #3
 800076a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800076c:	230b      	movs	r3, #11
 800076e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000774:	4619      	mov	r1, r3
 8000776:	4835      	ldr	r0, [pc, #212]	; (800084c <MX_GPIO_Init+0x260>)
 8000778:	f001 ff0a 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800077c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000780:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000782:	2302      	movs	r3, #2
 8000784:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078a:	2303      	movs	r3, #3
 800078c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800078e:	230b      	movs	r3, #11
 8000790:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000796:	4619      	mov	r1, r3
 8000798:	4829      	ldr	r0, [pc, #164]	; (8000840 <MX_GPIO_Init+0x254>)
 800079a:	f001 fef9 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800079e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80007a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a4:	2301      	movs	r3, #1
 80007a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b4:	4619      	mov	r1, r3
 80007b6:	4822      	ldr	r0, [pc, #136]	; (8000840 <MX_GPIO_Init+0x254>)
 80007b8:	f001 feea 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007bc:	2340      	movs	r3, #64	; 0x40
 80007be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d0:	4619      	mov	r1, r3
 80007d2:	481c      	ldr	r0, [pc, #112]	; (8000844 <MX_GPIO_Init+0x258>)
 80007d4:	f001 fedc 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d8:	2380      	movs	r3, #128	; 0x80
 80007da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007dc:	2300      	movs	r3, #0
 80007de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e8:	4619      	mov	r1, r3
 80007ea:	4816      	ldr	r0, [pc, #88]	; (8000844 <MX_GPIO_Init+0x258>)
 80007ec:	f001 fed0 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 80007f0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fe:	2303      	movs	r3, #3
 8000800:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000806:	4619      	mov	r1, r3
 8000808:	480f      	ldr	r0, [pc, #60]	; (8000848 <MX_GPIO_Init+0x25c>)
 800080a:	f001 fec1 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800080e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000814:	2302      	movs	r3, #2
 8000816:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081c:	2303      	movs	r3, #3
 800081e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000820:	230b      	movs	r3, #11
 8000822:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000824:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000828:	4619      	mov	r1, r3
 800082a:	4806      	ldr	r0, [pc, #24]	; (8000844 <MX_GPIO_Init+0x258>)
 800082c:	f001 feb0 	bl	8002590 <HAL_GPIO_Init>

}
 8000830:	bf00      	nop
 8000832:	3738      	adds	r7, #56	; 0x38
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40023800 	.word	0x40023800
 800083c:	40021000 	.word	0x40021000
 8000840:	40020400 	.word	0x40020400
 8000844:	40021800 	.word	0x40021800
 8000848:	40020800 	.word	0x40020800
 800084c:	40020000 	.word	0x40020000

08000850 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000854:	f3bf 8f4f 	dsb	sy
}
 8000858:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800085a:	f3bf 8f6f 	isb	sy
}
 800085e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000860:	4b0d      	ldr	r3, [pc, #52]	; (8000898 <SCB_EnableICache+0x48>)
 8000862:	2200      	movs	r2, #0
 8000864:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000868:	f3bf 8f4f 	dsb	sy
}
 800086c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800086e:	f3bf 8f6f 	isb	sy
}
 8000872:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <SCB_EnableICache+0x48>)
 8000876:	695b      	ldr	r3, [r3, #20]
 8000878:	4a07      	ldr	r2, [pc, #28]	; (8000898 <SCB_EnableICache+0x48>)
 800087a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800087e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000880:	f3bf 8f4f 	dsb	sy
}
 8000884:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000886:	f3bf 8f6f 	isb	sy
}
 800088a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	e000ed00 	.word	0xe000ed00

0800089c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <SCB_EnableDCache+0x84>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80008aa:	f3bf 8f4f 	dsb	sy
}
 80008ae:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	; (8000920 <SCB_EnableDCache+0x84>)
 80008b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008b6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	0b5b      	lsrs	r3, r3, #13
 80008bc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80008c0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	08db      	lsrs	r3, r3, #3
 80008c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80008ca:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	015a      	lsls	r2, r3, #5
 80008d0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80008d4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80008d6:	68ba      	ldr	r2, [r7, #8]
 80008d8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008da:	4911      	ldr	r1, [pc, #68]	; (8000920 <SCB_EnableDCache+0x84>)
 80008dc:	4313      	orrs	r3, r2
 80008de:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	1e5a      	subs	r2, r3, #1
 80008e6:	60ba      	str	r2, [r7, #8]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1ef      	bne.n	80008cc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	1e5a      	subs	r2, r3, #1
 80008f0:	60fa      	str	r2, [r7, #12]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1e5      	bne.n	80008c2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80008f6:	f3bf 8f4f 	dsb	sy
}
 80008fa:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008fc:	4b08      	ldr	r3, [pc, #32]	; (8000920 <SCB_EnableDCache+0x84>)
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	4a07      	ldr	r2, [pc, #28]	; (8000920 <SCB_EnableDCache+0x84>)
 8000902:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000906:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000908:	f3bf 8f4f 	dsb	sy
}
 800090c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800090e:	f3bf 8f6f 	isb	sy
}
 8000912:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000914:	bf00      	nop
 8000916:	3714      	adds	r7, #20
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	e000ed00 	.word	0xe000ed00
 8000924:	00000000 	.word	0x00000000

08000928 <rgb888_to_rgb565>:
/* USER CODE BEGIN 0 */
//void displayHEX(uint32_t myNumber){
//	sprintf(toHex,"0x%08X",myNumber);
//};

uint16_t rgb888_to_rgb565(uint8_t red8, uint8_t green8, uint8_t blue8) {
 8000928:	b480      	push	{r7}
 800092a:	b087      	sub	sp, #28
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
 8000932:	460b      	mov	r3, r1
 8000934:	71bb      	strb	r3, [r7, #6]
 8000936:	4613      	mov	r3, r2
 8000938:	717b      	strb	r3, [r7, #5]
    // Convert 8-bit red to 5-bit red.
    uint8_t red5 = (uint8_t)((red8 / 255.0) * 31);
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	ee07 3a90 	vmov	s15, r3
 8000940:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000944:	ed9f 5b26 	vldr	d5, [pc, #152]	; 80009e0 <rgb888_to_rgb565+0xb8>
 8000948:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800094c:	eeb3 6b0f 	vmov.f64	d6, #63	; 0x41f80000  31.0
 8000950:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000954:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000958:	edc7 7a00 	vstr	s15, [r7]
 800095c:	783b      	ldrb	r3, [r7, #0]
 800095e:	75fb      	strb	r3, [r7, #23]
    // Convert 8-bit green to 6-bit green.
    uint8_t green6 = (uint8_t)((green8 / 255.0) * 63);
 8000960:	79bb      	ldrb	r3, [r7, #6]
 8000962:	ee07 3a90 	vmov	s15, r3
 8000966:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800096a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 80009e0 <rgb888_to_rgb565+0xb8>
 800096e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000972:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 80009e8 <rgb888_to_rgb565+0xc0>
 8000976:	ee27 7b06 	vmul.f64	d7, d7, d6
 800097a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800097e:	edc7 7a00 	vstr	s15, [r7]
 8000982:	783b      	ldrb	r3, [r7, #0]
 8000984:	75bb      	strb	r3, [r7, #22]
    // Convert 8-bit blue to 5-bit blue.
    uint8_t blue5 = (uint8_t)((blue8 / 255.0) * 31);
 8000986:	797b      	ldrb	r3, [r7, #5]
 8000988:	ee07 3a90 	vmov	s15, r3
 800098c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000990:	ed9f 5b13 	vldr	d5, [pc, #76]	; 80009e0 <rgb888_to_rgb565+0xb8>
 8000994:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000998:	eeb3 6b0f 	vmov.f64	d6, #63	; 0x41f80000  31.0
 800099c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80009a0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80009a4:	edc7 7a00 	vstr	s15, [r7]
 80009a8:	783b      	ldrb	r3, [r7, #0]
 80009aa:	757b      	strb	r3, [r7, #21]

    // Shift the red value to the left by 11 bits.
    uint16_t red5_shifted = (uint16_t)(red5) << 11;
 80009ac:	7dfb      	ldrb	r3, [r7, #23]
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	02db      	lsls	r3, r3, #11
 80009b2:	827b      	strh	r3, [r7, #18]
    // Shift the green value to the left by 5 bits.
    uint16_t green6_shifted = (uint16_t)(green6) << 5;
 80009b4:	7dbb      	ldrb	r3, [r7, #22]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	015b      	lsls	r3, r3, #5
 80009ba:	823b      	strh	r3, [r7, #16]

    // Combine the red, green, and blue values.
    uint16_t rgb565 = red5_shifted | green6_shifted | blue5;
 80009bc:	8a7a      	ldrh	r2, [r7, #18]
 80009be:	8a3b      	ldrh	r3, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b29a      	uxth	r2, r3
 80009c4:	7d7b      	ldrb	r3, [r7, #21]
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	4313      	orrs	r3, r2
 80009ca:	81fb      	strh	r3, [r7, #14]

    return rgb565;
 80009cc:	89fb      	ldrh	r3, [r7, #14]
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	371c      	adds	r7, #28
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	f3af 8000 	nop.w
 80009e0:	00000000 	.word	0x00000000
 80009e4:	406fe000 	.word	0x406fe000
 80009e8:	00000000 	.word	0x00000000
 80009ec:	404f8000 	.word	0x404f8000

080009f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80009f6:	f7ff ff2b 	bl	8000850 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80009fa:	f7ff ff4f 	bl	800089c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009fe:	f001 fc51 	bl	80022a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a02:	f000 fa07 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a06:	f7ff fdf1 	bl	80005ec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a0a:	f000 fcef 	bl	80013ec <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8000a0e:	f000 fad1 	bl	8000fb4 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000a12:	f000 fc77 	bl	8001304 <MX_TIM1_Init>
  MX_RNG_Init();
 8000a16:	f000 fa99 	bl	8000f4c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();//initial driver setup to drive ili9341
 8000a1a:	f001 f805 	bl	8001a28 <ILI9341_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //----------------------------------------------------------PERFORMANCE TEST
	  		ILI9341_Fill_Screen(WHITE);
 8000a1e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000a22:	f001 f9ad 	bl	8001d80 <ILI9341_Fill_Screen>
	  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1); //กลับข้อความ
 8000a26:	2001      	movs	r0, #1
 8000a28:	f000 ffa0 	bl	800196c <ILI9341_Set_Rotation>
	  		ILI9341_Draw_Text("27.1C", 30, 30, BLACK, 2, WHITE);
 8000a2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a30:	9301      	str	r3, [sp, #4]
 8000a32:	2302      	movs	r3, #2
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2300      	movs	r3, #0
 8000a38:	221e      	movs	r2, #30
 8000a3a:	211e      	movs	r1, #30
 8000a3c:	489f      	ldr	r0, [pc, #636]	; (8000cbc <main+0x2cc>)
 8000a3e:	f000 fe95 	bl	800176c <ILI9341_Draw_Text>
	  		ILI9341_Draw_Text("55.6%RH", 180, 30, BLACK, 2, WHITE);
 8000a42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a46:	9301      	str	r3, [sp, #4]
 8000a48:	2302      	movs	r3, #2
 8000a4a:	9300      	str	r3, [sp, #0]
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	221e      	movs	r2, #30
 8000a50:	21b4      	movs	r1, #180	; 0xb4
 8000a52:	489b      	ldr	r0, [pc, #620]	; (8000cc0 <main+0x2d0>)
 8000a54:	f000 fe8a 	bl	800176c <ILI9341_Draw_Text>
	  		ILI9341_Draw_Filled_Circle(160, 30,15, h);// x , y , r ,color
 8000a58:	4b9a      	ldr	r3, [pc, #616]	; (8000cc4 <main+0x2d4>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	220f      	movs	r2, #15
 8000a5e:	211e      	movs	r1, #30
 8000a60:	20a0      	movs	r0, #160	; 0xa0
 8000a62:	f000 fd60 	bl	8001526 <ILI9341_Draw_Filled_Circle>
	  		/////////////////////////////////////////////////////////////////////////

	  		ILI9341_Draw_Filled_Circle(30, 80,15, 0XF800);
 8000a66:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000a6a:	220f      	movs	r2, #15
 8000a6c:	2150      	movs	r1, #80	; 0x50
 8000a6e:	201e      	movs	r0, #30
 8000a70:	f000 fd59 	bl	8001526 <ILI9341_Draw_Filled_Circle>
	  		ILI9341_Draw_Rectangle(50, 70, 100,20, 0XF81F);//x , y , lx, ly ,color
 8000a74:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2314      	movs	r3, #20
 8000a7c:	2264      	movs	r2, #100	; 0x64
 8000a7e:	2146      	movs	r1, #70	; 0x46
 8000a80:	2032      	movs	r0, #50	; 0x32
 8000a82:	f001 fa7d 	bl	8001f80 <ILI9341_Draw_Rectangle>

	  		//ILI9341_Draw_Rectangle(50, 70, 20,20, 0X07E0);
	  		if (redVal <= 10)
 8000a86:	4b90      	ldr	r3, [pc, #576]	; (8000cc8 <main+0x2d8>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b0a      	cmp	r3, #10
 8000a8c:	d826      	bhi.n	8000adc <main+0xec>
	  		{
	  			ILI9341_Draw_Rectangle(50, 70, redVal*10,20, 0XF800);//x , y , lx, ly ,color
 8000a8e:	4b8e      	ldr	r3, [pc, #568]	; (8000cc8 <main+0x2d8>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	461a      	mov	r2, r3
 8000a96:	0092      	lsls	r2, r2, #2
 8000a98:	4413      	add	r3, r2
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000aa2:	9300      	str	r3, [sp, #0]
 8000aa4:	2314      	movs	r3, #20
 8000aa6:	2146      	movs	r1, #70	; 0x46
 8000aa8:	2032      	movs	r0, #50	; 0x32
 8000aaa:	f001 fa69 	bl	8001f80 <ILI9341_Draw_Rectangle>
	  			sprintf(redPercent,"%d%%",redVal*10);
 8000aae:	4b86      	ldr	r3, [pc, #536]	; (8000cc8 <main+0x2d8>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	4413      	add	r3, r2
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	461a      	mov	r2, r3
 8000abe:	4983      	ldr	r1, [pc, #524]	; (8000ccc <main+0x2dc>)
 8000ac0:	4883      	ldr	r0, [pc, #524]	; (8000cd0 <main+0x2e0>)
 8000ac2:	f005 f82f 	bl	8005b24 <siprintf>
	  			ILI9341_Draw_Text(redPercent, 180, 70, BLACK, 2, WHITE);
 8000ac6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	2302      	movs	r3, #2
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	2246      	movs	r2, #70	; 0x46
 8000ad4:	21b4      	movs	r1, #180	; 0xb4
 8000ad6:	487e      	ldr	r0, [pc, #504]	; (8000cd0 <main+0x2e0>)
 8000ad8:	f000 fe48 	bl	800176c <ILI9341_Draw_Text>
//	  				redVal = 0;
//	  				redDecimal=0;
//	  			}
	  		}
	  		////////////////////////////////////green///////////////////////////////////
	  		ILI9341_Draw_Filled_Circle(30, 130,15, 0X07E0);
 8000adc:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000ae0:	220f      	movs	r2, #15
 8000ae2:	2182      	movs	r1, #130	; 0x82
 8000ae4:	201e      	movs	r0, #30
 8000ae6:	f000 fd1e 	bl	8001526 <ILI9341_Draw_Filled_Circle>
			ILI9341_Draw_Rectangle(50, 120, 100,20, 0XC618);//x , y , lx, ly ,color
 8000aea:	f24c 6318 	movw	r3, #50712	; 0xc618
 8000aee:	9300      	str	r3, [sp, #0]
 8000af0:	2314      	movs	r3, #20
 8000af2:	2264      	movs	r2, #100	; 0x64
 8000af4:	2178      	movs	r1, #120	; 0x78
 8000af6:	2032      	movs	r0, #50	; 0x32
 8000af8:	f001 fa42 	bl	8001f80 <ILI9341_Draw_Rectangle>
			if (greenVal <= 10)
 8000afc:	4b75      	ldr	r3, [pc, #468]	; (8000cd4 <main+0x2e4>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b0a      	cmp	r3, #10
 8000b02:	d826      	bhi.n	8000b52 <main+0x162>
			{
				ILI9341_Draw_Rectangle(50, 120, greenVal*10,20, 0X07E0);//x , y , lx, ly ,color
 8000b04:	4b73      	ldr	r3, [pc, #460]	; (8000cd4 <main+0x2e4>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	0092      	lsls	r2, r2, #2
 8000b0e:	4413      	add	r3, r2
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	b29a      	uxth	r2, r3
 8000b14:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000b18:	9300      	str	r3, [sp, #0]
 8000b1a:	2314      	movs	r3, #20
 8000b1c:	2178      	movs	r1, #120	; 0x78
 8000b1e:	2032      	movs	r0, #50	; 0x32
 8000b20:	f001 fa2e 	bl	8001f80 <ILI9341_Draw_Rectangle>
				sprintf(greenPercent,"%d%%",greenVal*10);
 8000b24:	4b6b      	ldr	r3, [pc, #428]	; (8000cd4 <main+0x2e4>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4413      	add	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	461a      	mov	r2, r3
 8000b34:	4965      	ldr	r1, [pc, #404]	; (8000ccc <main+0x2dc>)
 8000b36:	4868      	ldr	r0, [pc, #416]	; (8000cd8 <main+0x2e8>)
 8000b38:	f004 fff4 	bl	8005b24 <siprintf>
				ILI9341_Draw_Text(greenPercent, 180, 120, BLACK, 2, WHITE);
 8000b3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	2302      	movs	r3, #2
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	2300      	movs	r3, #0
 8000b48:	2278      	movs	r2, #120	; 0x78
 8000b4a:	21b4      	movs	r1, #180	; 0xb4
 8000b4c:	4862      	ldr	r0, [pc, #392]	; (8000cd8 <main+0x2e8>)
 8000b4e:	f000 fe0d 	bl	800176c <ILI9341_Draw_Text>
//					greenVal = 0;
//					greenDecimal = 0;
//				}
			}
			////////////////////////////////////blue///////////////////////////////////
			ILI9341_Draw_Filled_Circle(30, 180,15, 0X001F);
 8000b52:	231f      	movs	r3, #31
 8000b54:	220f      	movs	r2, #15
 8000b56:	21b4      	movs	r1, #180	; 0xb4
 8000b58:	201e      	movs	r0, #30
 8000b5a:	f000 fce4 	bl	8001526 <ILI9341_Draw_Filled_Circle>
			ILI9341_Draw_Rectangle(50, 170, 100,20, 0X07FF);//x , y , lx, ly ,color
 8000b5e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000b62:	9300      	str	r3, [sp, #0]
 8000b64:	2314      	movs	r3, #20
 8000b66:	2264      	movs	r2, #100	; 0x64
 8000b68:	21aa      	movs	r1, #170	; 0xaa
 8000b6a:	2032      	movs	r0, #50	; 0x32
 8000b6c:	f001 fa08 	bl	8001f80 <ILI9341_Draw_Rectangle>
			if (blueVal <= 10)
 8000b70:	4b5a      	ldr	r3, [pc, #360]	; (8000cdc <main+0x2ec>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b0a      	cmp	r3, #10
 8000b76:	d82c      	bhi.n	8000bd2 <main+0x1e2>
			{
				ILI9341_Draw_Rectangle(50, 170, blueVal*10,20, 0X001F);//x , y , lx, ly ,color
 8000b78:	4b58      	ldr	r3, [pc, #352]	; (8000cdc <main+0x2ec>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	461a      	mov	r2, r3
 8000b80:	0092      	lsls	r2, r2, #2
 8000b82:	4413      	add	r3, r2
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	b29a      	uxth	r2, r3
 8000b88:	231f      	movs	r3, #31
 8000b8a:	9300      	str	r3, [sp, #0]
 8000b8c:	2314      	movs	r3, #20
 8000b8e:	21aa      	movs	r1, #170	; 0xaa
 8000b90:	2032      	movs	r0, #50	; 0x32
 8000b92:	f001 f9f5 	bl	8001f80 <ILI9341_Draw_Rectangle>
				sprintf(bluePercent,"%d%%",blueVal*10);
 8000b96:	4b51      	ldr	r3, [pc, #324]	; (8000cdc <main+0x2ec>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	4413      	add	r3, r2
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	4949      	ldr	r1, [pc, #292]	; (8000ccc <main+0x2dc>)
 8000ba8:	484d      	ldr	r0, [pc, #308]	; (8000ce0 <main+0x2f0>)
 8000baa:	f004 ffbb 	bl	8005b24 <siprintf>
				ILI9341_Draw_Text(bluePercent, 180, 170, BLACK, 2, WHITE);
 8000bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bb2:	9301      	str	r3, [sp, #4]
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2300      	movs	r3, #0
 8000bba:	22aa      	movs	r2, #170	; 0xaa
 8000bbc:	21b4      	movs	r1, #180	; 0xb4
 8000bbe:	4848      	ldr	r0, [pc, #288]	; (8000ce0 <main+0x2f0>)
 8000bc0:	f000 fdd4 	bl	800176c <ILI9341_Draw_Text>
				sprintf(someValToString,"%d",blueDecimal);
 8000bc4:	4b47      	ldr	r3, [pc, #284]	; (8000ce4 <main+0x2f4>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4947      	ldr	r1, [pc, #284]	; (8000ce8 <main+0x2f8>)
 8000bcc:	4847      	ldr	r0, [pc, #284]	; (8000cec <main+0x2fc>)
 8000bce:	f004 ffa9 	bl	8005b24 <siprintf>
//					blueVal = 0;
//					blueDecimal =0;
//				}
			}

			result = rgb888_to_rgb565(redDecimal,greenDecimal, blueDecimal);
 8000bd2:	4b47      	ldr	r3, [pc, #284]	; (8000cf0 <main+0x300>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	4a47      	ldr	r2, [pc, #284]	; (8000cf4 <main+0x304>)
 8000bd8:	7811      	ldrb	r1, [r2, #0]
 8000bda:	4a42      	ldr	r2, [pc, #264]	; (8000ce4 <main+0x2f4>)
 8000bdc:	7812      	ldrb	r2, [r2, #0]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff fea2 	bl	8000928 <rgb888_to_rgb565>
 8000be4:	4603      	mov	r3, r0
 8000be6:	461a      	mov	r2, r3
 8000be8:	4b43      	ldr	r3, [pc, #268]	; (8000cf8 <main+0x308>)
 8000bea:	801a      	strh	r2, [r3, #0]
			sprintf(resultHex,"0X%04X", result);
 8000bec:	4b42      	ldr	r3, [pc, #264]	; (8000cf8 <main+0x308>)
 8000bee:	881b      	ldrh	r3, [r3, #0]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4942      	ldr	r1, [pc, #264]	; (8000cfc <main+0x30c>)
 8000bf4:	4842      	ldr	r0, [pc, #264]	; (8000d00 <main+0x310>)
 8000bf6:	f004 ff95 	bl	8005b24 <siprintf>
			ILI9341_Draw_Text(resultHex, 180, 210, BLACK, 2, WHITE);
 8000bfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	2302      	movs	r3, #2
 8000c02:	9300      	str	r3, [sp, #0]
 8000c04:	2300      	movs	r3, #0
 8000c06:	22d2      	movs	r2, #210	; 0xd2
 8000c08:	21b4      	movs	r1, #180	; 0xb4
 8000c0a:	483d      	ldr	r0, [pc, #244]	; (8000d00 <main+0x310>)
 8000c0c:	f000 fdae 	bl	800176c <ILI9341_Draw_Text>

			sscanf(resultHex, "%x", &h);
 8000c10:	4a2c      	ldr	r2, [pc, #176]	; (8000cc4 <main+0x2d4>)
 8000c12:	493c      	ldr	r1, [pc, #240]	; (8000d04 <main+0x314>)
 8000c14:	483a      	ldr	r0, [pc, #232]	; (8000d00 <main+0x310>)
 8000c16:	f004 ffa5 	bl	8005b64 <siscanf>

//	  		ILI9341_Fill_Screen(WHITE);
	  			  		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	f000 fea6 	bl	800196c <ILI9341_Set_Rotation>
//	  			  		ILI9341_Draw_Text("Touchscreen", 10, 10, BLACK, 2, WHITE);
//	  			  		ILI9341_Draw_Text("Touch to draw", 10, 30, BLACK, 2, WHITE);
	  			  		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000c20:	2000      	movs	r0, #0
 8000c22:	f000 fea3 	bl	800196c <ILI9341_Set_Rotation>


//	  			  		while(1)
//	  			  		{

	  			  			if(TP_Touchpad_Pressed())
 8000c26:	f001 fb2d 	bl	8002284 <TP_Touchpad_Pressed>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f000 80d7 	beq.w	8000de0 <main+0x3f0>
	  			          {

	  			  					uint16_t x_pos = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	80fb      	strh	r3, [r7, #6]
	  			  					uint16_t y_pos = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	80bb      	strh	r3, [r7, #4]


	  			  					HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_SET);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000c40:	4831      	ldr	r0, [pc, #196]	; (8000d08 <main+0x318>)
 8000c42:	f001 fe69 	bl	8002918 <HAL_GPIO_WritePin>

	  			            uint16_t position_array[2];

	  			  					if(TP_Read_Coordinates(position_array) == TOUCHPAD_DATA_OK)
 8000c46:	463b      	mov	r3, r7
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f001 fa59 	bl	8002100 <TP_Read_Coordinates>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	f040 80cb 	bne.w	8000dec <main+0x3fc>
	  			  					{
	  			  					x_pos = position_array[0];
 8000c56:	883b      	ldrh	r3, [r7, #0]
 8000c58:	80fb      	strh	r3, [r7, #6]
	  			  					y_pos = position_array[1];
 8000c5a:	887b      	ldrh	r3, [r7, #2]
 8000c5c:	80bb      	strh	r3, [r7, #4]
	  			  					if((x_pos >= 146 && x_pos <=170) && (y_pos >=6 && y_pos <=34))//RedCheck
 8000c5e:	88fb      	ldrh	r3, [r7, #6]
 8000c60:	2b91      	cmp	r3, #145	; 0x91
 8000c62:	d955      	bls.n	8000d10 <main+0x320>
 8000c64:	88fb      	ldrh	r3, [r7, #6]
 8000c66:	2baa      	cmp	r3, #170	; 0xaa
 8000c68:	d852      	bhi.n	8000d10 <main+0x320>
 8000c6a:	88bb      	ldrh	r3, [r7, #4]
 8000c6c:	2b05      	cmp	r3, #5
 8000c6e:	d94f      	bls.n	8000d10 <main+0x320>
 8000c70:	88bb      	ldrh	r3, [r7, #4]
 8000c72:	2b22      	cmp	r3, #34	; 0x22
 8000c74:	d84c      	bhi.n	8000d10 <main+0x320>
	  			  					{
	  			  						ILI9341_Draw_Text("r", 180, 210, BLACK, 2, WHITE);
 8000c76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	2300      	movs	r3, #0
 8000c82:	22d2      	movs	r2, #210	; 0xd2
 8000c84:	21b4      	movs	r1, #180	; 0xb4
 8000c86:	4821      	ldr	r0, [pc, #132]	; (8000d0c <main+0x31c>)
 8000c88:	f000 fd70 	bl	800176c <ILI9341_Draw_Text>
	  			  						redVal += 1;
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <main+0x2d8>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	3301      	adds	r3, #1
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <main+0x2d8>)
 8000c96:	701a      	strb	r2, [r3, #0]
	  			  						redDecimal+=25;
 8000c98:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <main+0x300>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	3319      	adds	r3, #25
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	4b13      	ldr	r3, [pc, #76]	; (8000cf0 <main+0x300>)
 8000ca2:	701a      	strb	r2, [r3, #0]
	  			  						if(redVal == 11){
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <main+0x2d8>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b0b      	cmp	r3, #11
 8000caa:	f040 808c 	bne.w	8000dc6 <main+0x3d6>
	  			  						  	redVal = 0;
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <main+0x2d8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
	  			  						  	redDecimal=0;
 8000cb4:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <main+0x300>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
	  			  						if(redVal == 11){
 8000cba:	e084      	b.n	8000dc6 <main+0x3d6>
 8000cbc:	08008660 	.word	0x08008660
 8000cc0:	08008668 	.word	0x08008668
 8000cc4:	200001fa 	.word	0x200001fa
 8000cc8:	200001f4 	.word	0x200001f4
 8000ccc:	08008670 	.word	0x08008670
 8000cd0:	20000230 	.word	0x20000230
 8000cd4:	200001f5 	.word	0x200001f5
 8000cd8:	20000264 	.word	0x20000264
 8000cdc:	200001f6 	.word	0x200001f6
 8000ce0:	20000298 	.word	0x20000298
 8000ce4:	200001f8 	.word	0x200001f8
 8000ce8:	08008678 	.word	0x08008678
 8000cec:	200001fc 	.word	0x200001fc
 8000cf0:	200001f7 	.word	0x200001f7
 8000cf4:	200001f9 	.word	0x200001f9
 8000cf8:	200002ca 	.word	0x200002ca
 8000cfc:	0800867c 	.word	0x0800867c
 8000d00:	200002cc 	.word	0x200002cc
 8000d04:	08008684 	.word	0x08008684
 8000d08:	40020400 	.word	0x40020400
 8000d0c:	08008688 	.word	0x08008688
	  			  						 }
	  			  					}
	  			  					else if((x_pos >= 90 && x_pos <=119) && (y_pos >=9 && y_pos <=60))//GreenCheck
 8000d10:	88fb      	ldrh	r3, [r7, #6]
 8000d12:	2b59      	cmp	r3, #89	; 0x59
 8000d14:	d92a      	bls.n	8000d6c <main+0x37c>
 8000d16:	88fb      	ldrh	r3, [r7, #6]
 8000d18:	2b77      	cmp	r3, #119	; 0x77
 8000d1a:	d827      	bhi.n	8000d6c <main+0x37c>
 8000d1c:	88bb      	ldrh	r3, [r7, #4]
 8000d1e:	2b08      	cmp	r3, #8
 8000d20:	d924      	bls.n	8000d6c <main+0x37c>
 8000d22:	88bb      	ldrh	r3, [r7, #4]
 8000d24:	2b3c      	cmp	r3, #60	; 0x3c
 8000d26:	d821      	bhi.n	8000d6c <main+0x37c>
	  			  					{
	  			  						ILI9341_Draw_Text("g", 180, 210, BLACK, 2, WHITE);
 8000d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d2c:	9301      	str	r3, [sp, #4]
 8000d2e:	2302      	movs	r3, #2
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	2300      	movs	r3, #0
 8000d34:	22d2      	movs	r2, #210	; 0xd2
 8000d36:	21b4      	movs	r1, #180	; 0xb4
 8000d38:	482f      	ldr	r0, [pc, #188]	; (8000df8 <main+0x408>)
 8000d3a:	f000 fd17 	bl	800176c <ILI9341_Draw_Text>
	  			  						greenVal += 1;
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	; (8000dfc <main+0x40c>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b2d      	ldr	r3, [pc, #180]	; (8000dfc <main+0x40c>)
 8000d48:	701a      	strb	r2, [r3, #0]
	  			  						greenDecimal+=25;
 8000d4a:	4b2d      	ldr	r3, [pc, #180]	; (8000e00 <main+0x410>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	3319      	adds	r3, #25
 8000d50:	b2da      	uxtb	r2, r3
 8000d52:	4b2b      	ldr	r3, [pc, #172]	; (8000e00 <main+0x410>)
 8000d54:	701a      	strb	r2, [r3, #0]
	  			  						if(greenVal == 11){
 8000d56:	4b29      	ldr	r3, [pc, #164]	; (8000dfc <main+0x40c>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b0b      	cmp	r3, #11
 8000d5c:	d133      	bne.n	8000dc6 <main+0x3d6>
											greenVal = 0;
 8000d5e:	4b27      	ldr	r3, [pc, #156]	; (8000dfc <main+0x40c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
											greenDecimal = 0;
 8000d64:	4b26      	ldr	r3, [pc, #152]	; (8000e00 <main+0x410>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
	  			  						if(greenVal == 11){
 8000d6a:	e02c      	b.n	8000dc6 <main+0x3d6>
										}
	  			  					}
	  			  					else if((x_pos >= 44 && x_pos <=69) && (y_pos >=9 && y_pos <=42))//GreenCheck
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	2b2b      	cmp	r3, #43	; 0x2b
 8000d70:	d929      	bls.n	8000dc6 <main+0x3d6>
 8000d72:	88fb      	ldrh	r3, [r7, #6]
 8000d74:	2b45      	cmp	r3, #69	; 0x45
 8000d76:	d826      	bhi.n	8000dc6 <main+0x3d6>
 8000d78:	88bb      	ldrh	r3, [r7, #4]
 8000d7a:	2b08      	cmp	r3, #8
 8000d7c:	d923      	bls.n	8000dc6 <main+0x3d6>
 8000d7e:	88bb      	ldrh	r3, [r7, #4]
 8000d80:	2b2a      	cmp	r3, #42	; 0x2a
 8000d82:	d820      	bhi.n	8000dc6 <main+0x3d6>
	  			  					{
	  			  						ILI9341_Draw_Text("b", 180, 210, BLACK, 2, WHITE);
 8000d84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d88:	9301      	str	r3, [sp, #4]
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	9300      	str	r3, [sp, #0]
 8000d8e:	2300      	movs	r3, #0
 8000d90:	22d2      	movs	r2, #210	; 0xd2
 8000d92:	21b4      	movs	r1, #180	; 0xb4
 8000d94:	481b      	ldr	r0, [pc, #108]	; (8000e04 <main+0x414>)
 8000d96:	f000 fce9 	bl	800176c <ILI9341_Draw_Text>
	  			  						blueVal += 1;
 8000d9a:	4b1b      	ldr	r3, [pc, #108]	; (8000e08 <main+0x418>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	b2da      	uxtb	r2, r3
 8000da2:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <main+0x418>)
 8000da4:	701a      	strb	r2, [r3, #0]
	  			  						blueDecimal+=25;
 8000da6:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <main+0x41c>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	3319      	adds	r3, #25
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4b17      	ldr	r3, [pc, #92]	; (8000e0c <main+0x41c>)
 8000db0:	701a      	strb	r2, [r3, #0]
	  			  						if(blueVal == 11){
 8000db2:	4b15      	ldr	r3, [pc, #84]	; (8000e08 <main+0x418>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	2b0b      	cmp	r3, #11
 8000db8:	d105      	bne.n	8000dc6 <main+0x3d6>
											blueVal = 0;
 8000dba:	4b13      	ldr	r3, [pc, #76]	; (8000e08 <main+0x418>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
											blueDecimal =0;
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <main+0x41c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
										}
	  			  					}
	  			  					ILI9341_Draw_Filled_Circle(x_pos, y_pos, 2, BLACK);
 8000dc6:	88b9      	ldrh	r1, [r7, #4]
 8000dc8:	88f8      	ldrh	r0, [r7, #6]
 8000dca:	2300      	movs	r3, #0
 8000dcc:	2202      	movs	r2, #2
 8000dce:	f000 fbaa 	bl	8001526 <ILI9341_Draw_Filled_Circle>

	  			  					ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	f000 fdca 	bl	800196c <ILI9341_Set_Rotation>
//	  			  					char counter_buff[30];
//	  			  					sprintf(counter_buff, "POS X: %.3d", x_pos);
//	  			  					ILI9341_Draw_Text(counter_buff, 10, 80, BLACK, 2, WHITE);
//	  			  					sprintf(counter_buff, "POS Y: %.3d", y_pos);
//	  			  					ILI9341_Draw_Text(counter_buff, 10, 120, BLACK, 2, WHITE);
	  			  					ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f000 fdc7 	bl	800196c <ILI9341_Set_Rotation>
 8000dde:	e005      	b.n	8000dec <main+0x3fc>
//	  			  					ILI9341_Draw_Pixel(x_pos, y_pos, BLACK);

	  			          }
	  			  			else
	  			  			{
	  			  				HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000de6:	480a      	ldr	r0, [pc, #40]	; (8000e10 <main+0x420>)
 8000de8:	f001 fd96 	bl	8002918 <HAL_GPIO_WritePin>


//	  		ILI9341_Fill_Screen(WHITE);


	  		HAL_Delay(1000);
 8000dec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000df0:	f001 fac4 	bl	800237c <HAL_Delay>
	  		ILI9341_Fill_Screen(WHITE);
 8000df4:	e613      	b.n	8000a1e <main+0x2e>
 8000df6:	bf00      	nop
 8000df8:	0800868c 	.word	0x0800868c
 8000dfc:	200001f5 	.word	0x200001f5
 8000e00:	200001f9 	.word	0x200001f9
 8000e04:	08008690 	.word	0x08008690
 8000e08:	200001f6 	.word	0x200001f6
 8000e0c:	200001f8 	.word	0x200001f8
 8000e10:	40020400 	.word	0x40020400

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b0b8      	sub	sp, #224	; 0xe0
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000e1e:	2234      	movs	r2, #52	; 0x34
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f004 ff0f 	bl	8005c46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e38:	f107 0308 	add.w	r3, r7, #8
 8000e3c:	2290      	movs	r2, #144	; 0x90
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f004 ff00 	bl	8005c46 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e46:	f001 fd81 	bl	800294c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4a:	4b3b      	ldr	r3, [pc, #236]	; (8000f38 <SystemClock_Config+0x124>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	4a3a      	ldr	r2, [pc, #232]	; (8000f38 <SystemClock_Config+0x124>)
 8000e50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e54:	6413      	str	r3, [r2, #64]	; 0x40
 8000e56:	4b38      	ldr	r3, [pc, #224]	; (8000f38 <SystemClock_Config+0x124>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e62:	4b36      	ldr	r3, [pc, #216]	; (8000f3c <SystemClock_Config+0x128>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a35      	ldr	r2, [pc, #212]	; (8000f3c <SystemClock_Config+0x128>)
 8000e68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	4b33      	ldr	r3, [pc, #204]	; (8000f3c <SystemClock_Config+0x128>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e76:	603b      	str	r3, [r7, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e96:	2304      	movs	r3, #4
 8000e98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000e9c:	23c8      	movs	r3, #200	; 0xc8
 8000e9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000ea8:	2309      	movs	r3, #9
 8000eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f001 fda7 	bl	8002a0c <HAL_RCC_OscConfig>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000ec4:	f000 f83e 	bl	8000f44 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ec8:	f001 fd50 	bl	800296c <HAL_PWREx_EnableOverDrive>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ed2:	f000 f837 	bl	8000f44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed6:	230f      	movs	r3, #15
 8000ed8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000edc:	2302      	movs	r3, #2
 8000ede:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ee8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000eec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000ef8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000efc:	2106      	movs	r1, #6
 8000efe:	4618      	mov	r0, r3
 8000f00:	f002 f832 	bl	8002f68 <HAL_RCC_ClockConfig>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8000f0a:	f000 f81b 	bl	8000f44 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <SystemClock_Config+0x12c>)
 8000f10:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f12:	2300      	movs	r3, #0
 8000f14:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 fa47 	bl	80033b4 <HAL_RCCEx_PeriphCLKConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8000f2c:	f000 f80a 	bl	8000f44 <Error_Handler>
  }
}
 8000f30:	bf00      	nop
 8000f32:	37e0      	adds	r7, #224	; 0xe0
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40023800 	.word	0x40023800
 8000f3c:	40007000 	.word	0x40007000
 8000f40:	00200100 	.word	0x00200100

08000f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8000f48:	e7fe      	b.n	8000f48 <Error_Handler+0x4>
	...

08000f4c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <MX_RNG_Init+0x20>)
 8000f52:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <MX_RNG_Init+0x24>)
 8000f54:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000f56:	4805      	ldr	r0, [pc, #20]	; (8000f6c <MX_RNG_Init+0x20>)
 8000f58:	f002 fe54 	bl	8003c04 <HAL_RNG_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000f62:	f7ff ffef 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000330 	.word	0x20000330
 8000f70:	50060800 	.word	0x50060800

08000f74 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <HAL_RNG_MspInit+0x38>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d10b      	bne.n	8000f9e <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000f86:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <HAL_RNG_MspInit+0x3c>)
 8000f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f8a:	4a09      	ldr	r2, [pc, #36]	; (8000fb0 <HAL_RNG_MspInit+0x3c>)
 8000f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f90:	6353      	str	r3, [r2, #52]	; 0x34
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <HAL_RNG_MspInit+0x3c>)
 8000f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000f9e:	bf00      	nop
 8000fa0:	3714      	adds	r7, #20
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	50060800 	.word	0x50060800
 8000fb0:	40023800 	.word	0x40023800

08000fb4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fba:	4a1c      	ldr	r2, [pc, #112]	; (800102c <MX_SPI5_Init+0x78>)
 8000fbc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fc0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fc4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000fd2:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fda:	4b13      	ldr	r3, [pc, #76]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fe6:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <MX_SPI5_Init+0x74>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MX_SPI5_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_SPI5_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <MX_SPI5_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001000:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_SPI5_Init+0x74>)
 8001002:	2207      	movs	r2, #7
 8001004:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001006:	4b08      	ldr	r3, [pc, #32]	; (8001028 <MX_SPI5_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <MX_SPI5_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001012:	4805      	ldr	r0, [pc, #20]	; (8001028 <MX_SPI5_Init+0x74>)
 8001014:	f002 fe20 	bl	8003c58 <HAL_SPI_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 800101e:	f7ff ff91 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000340 	.word	0x20000340
 800102c:	40015000 	.word	0x40015000

08001030 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a17      	ldr	r2, [pc, #92]	; (80010ac <HAL_SPI_MspInit+0x7c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d128      	bne.n	80010a4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_SPI_MspInit+0x80>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001056:	4a16      	ldr	r2, [pc, #88]	; (80010b0 <HAL_SPI_MspInit+0x80>)
 8001058:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800105c:	6453      	str	r3, [r2, #68]	; 0x44
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <HAL_SPI_MspInit+0x80>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <HAL_SPI_MspInit+0x80>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4a10      	ldr	r2, [pc, #64]	; (80010b0 <HAL_SPI_MspInit+0x80>)
 8001070:	f043 0320 	orr.w	r3, r3, #32
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <HAL_SPI_MspInit+0x80>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0320 	and.w	r3, r3, #32
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001082:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001094:	2305      	movs	r3, #5
 8001096:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	4805      	ldr	r0, [pc, #20]	; (80010b4 <HAL_SPI_MspInit+0x84>)
 80010a0:	f001 fa76 	bl	8002590 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80010a4:	bf00      	nop
 80010a6:	3728      	adds	r7, #40	; 0x28
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40015000 	.word	0x40015000
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40021400 	.word	0x40021400

080010b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <HAL_MspInit+0x44>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <HAL_MspInit+0x44>)
 80010c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c8:	6413      	str	r3, [r2, #64]	; 0x40
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <HAL_MspInit+0x44>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <HAL_MspInit+0x44>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010da:	4a08      	ldr	r2, [pc, #32]	; (80010fc <HAL_MspInit+0x44>)
 80010dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e0:	6453      	str	r3, [r2, #68]	; 0x44
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <HAL_MspInit+0x44>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800

08001100 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001104:	f001 f91a 	bl	800233c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}

0800110c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
	return 1;
 8001110:	2301      	movs	r3, #1
}
 8001112:	4618      	mov	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <_kill>:

int _kill(int pid, int sig)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001126:	f004 fde1 	bl	8005cec <__errno>
 800112a:	4603      	mov	r3, r0
 800112c:	2216      	movs	r2, #22
 800112e:	601a      	str	r2, [r3, #0]
	return -1;
 8001130:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <_exit>:

void _exit (int status)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001144:	f04f 31ff 	mov.w	r1, #4294967295
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff ffe7 	bl	800111c <_kill>
	while (1) {}		/* Make sure we hang here */
 800114e:	e7fe      	b.n	800114e <_exit+0x12>

08001150 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	e00a      	b.n	8001178 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001162:	f3af 8000 	nop.w
 8001166:	4601      	mov	r1, r0
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	60ba      	str	r2, [r7, #8]
 800116e:	b2ca      	uxtb	r2, r1
 8001170:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	3301      	adds	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
 8001178:	697a      	ldr	r2, [r7, #20]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	429a      	cmp	r2, r3
 800117e:	dbf0      	blt.n	8001162 <_read+0x12>
	}

return len;
 8001180:	687b      	ldr	r3, [r7, #4]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001196:	2300      	movs	r3, #0
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	e009      	b.n	80011b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	60ba      	str	r2, [r7, #8]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3301      	adds	r3, #1
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	dbf1      	blt.n	800119c <_write+0x12>
	}
	return len;
 80011b8:	687b      	ldr	r3, [r7, #4]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3718      	adds	r7, #24
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <_close>:

int _close(int file)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
	return -1;
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011da:	b480      	push	{r7}
 80011dc:	b083      	sub	sp, #12
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
 80011e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ea:	605a      	str	r2, [r3, #4]
	return 0;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <_isatty>:

int _isatty(int file)
{
 80011fa:	b480      	push	{r7}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
	return 1;
 8001202:	2301      	movs	r3, #1
}
 8001204:	4618      	mov	r0, r3
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
	return 0;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
	...

0800122c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001234:	4a14      	ldr	r2, [pc, #80]	; (8001288 <_sbrk+0x5c>)
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <_sbrk+0x60>)
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001240:	4b13      	ldr	r3, [pc, #76]	; (8001290 <_sbrk+0x64>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d102      	bne.n	800124e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <_sbrk+0x64>)
 800124a:	4a12      	ldr	r2, [pc, #72]	; (8001294 <_sbrk+0x68>)
 800124c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800124e:	4b10      	ldr	r3, [pc, #64]	; (8001290 <_sbrk+0x64>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	429a      	cmp	r2, r3
 800125a:	d207      	bcs.n	800126c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800125c:	f004 fd46 	bl	8005cec <__errno>
 8001260:	4603      	mov	r3, r0
 8001262:	220c      	movs	r2, #12
 8001264:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
 800126a:	e009      	b.n	8001280 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <_sbrk+0x64>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001272:	4b07      	ldr	r3, [pc, #28]	; (8001290 <_sbrk+0x64>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	4a05      	ldr	r2, [pc, #20]	; (8001290 <_sbrk+0x64>)
 800127c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800127e:	68fb      	ldr	r3, [r7, #12]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20080000 	.word	0x20080000
 800128c:	00000400 	.word	0x00000400
 8001290:	200003a4 	.word	0x200003a4
 8001294:	200005c8 	.word	0x200005c8

08001298 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800129c:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <SystemInit+0x5c>)
 800129e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012a2:	4a14      	ldr	r2, [pc, #80]	; (80012f4 <SystemInit+0x5c>)
 80012a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <SystemInit+0x60>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a11      	ldr	r2, [pc, #68]	; (80012f8 <SystemInit+0x60>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <SystemInit+0x60>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <SystemInit+0x60>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	490d      	ldr	r1, [pc, #52]	; (80012f8 <SystemInit+0x60>)
 80012c4:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <SystemInit+0x64>)
 80012c6:	4013      	ands	r3, r2
 80012c8:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <SystemInit+0x60>)
 80012cc:	4a0c      	ldr	r2, [pc, #48]	; (8001300 <SystemInit+0x68>)
 80012ce:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012d0:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <SystemInit+0x60>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a08      	ldr	r2, [pc, #32]	; (80012f8 <SystemInit+0x60>)
 80012d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <SystemInit+0x60>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012e2:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <SystemInit+0x5c>)
 80012e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012e8:	609a      	str	r2, [r3, #8]
#endif
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000ed00 	.word	0xe000ed00
 80012f8:	40023800 	.word	0x40023800
 80012fc:	fef6ffff 	.word	0xfef6ffff
 8001300:	24003010 	.word	0x24003010

08001304 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130a:	f107 0310 	add.w	r3, r7, #16
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001322:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <MX_TIM1_Init+0xa0>)
 8001324:	4a20      	ldr	r2, [pc, #128]	; (80013a8 <MX_TIM1_Init+0xa4>)
 8001326:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000-1;
 8001328:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <MX_TIM1_Init+0xa0>)
 800132a:	f242 720f 	movw	r2, #9999	; 0x270f
 800132e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001330:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <MX_TIM1_Init+0xa0>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <MX_TIM1_Init+0xa0>)
 8001338:	2200      	movs	r2, #0
 800133a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800133c:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <MX_TIM1_Init+0xa0>)
 800133e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001342:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001344:	4b17      	ldr	r3, [pc, #92]	; (80013a4 <MX_TIM1_Init+0xa0>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800134a:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <MX_TIM1_Init+0xa0>)
 800134c:	2200      	movs	r2, #0
 800134e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001350:	4814      	ldr	r0, [pc, #80]	; (80013a4 <MX_TIM1_Init+0xa0>)
 8001352:	f002 fffb 	bl	800434c <HAL_TIM_Base_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800135c:	f7ff fdf2 	bl	8000f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001364:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	4619      	mov	r1, r3
 800136c:	480d      	ldr	r0, [pc, #52]	; (80013a4 <MX_TIM1_Init+0xa0>)
 800136e:	f003 f845 	bl	80043fc <HAL_TIM_ConfigClockSource>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001378:	f7ff fde4 	bl	8000f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	4619      	mov	r1, r3
 800138c:	4805      	ldr	r0, [pc, #20]	; (80013a4 <MX_TIM1_Init+0xa0>)
 800138e:	f003 fa35 	bl	80047fc <HAL_TIMEx_MasterConfigSynchronization>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001398:	f7ff fdd4 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	3720      	adds	r7, #32
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200003a8 	.word	0x200003a8
 80013a8:	40010000 	.word	0x40010000

080013ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <HAL_TIM_Base_MspInit+0x38>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d10b      	bne.n	80013d6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013be:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <HAL_TIM_Base_MspInit+0x3c>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c2:	4a09      	ldr	r2, [pc, #36]	; (80013e8 <HAL_TIM_Base_MspInit+0x3c>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ca:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <HAL_TIM_Base_MspInit+0x3c>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40010000 	.word	0x40010000
 80013e8:	40023800 	.word	0x40023800

080013ec <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013f0:	4b14      	ldr	r3, [pc, #80]	; (8001444 <MX_USART3_UART_Init+0x58>)
 80013f2:	4a15      	ldr	r2, [pc, #84]	; (8001448 <MX_USART3_UART_Init+0x5c>)
 80013f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013f6:	4b13      	ldr	r3, [pc, #76]	; (8001444 <MX_USART3_UART_Init+0x58>)
 80013f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_USART3_UART_Init+0x58>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_USART3_UART_Init+0x58>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_USART3_UART_Init+0x58>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_USART3_UART_Init+0x58>)
 8001412:	220c      	movs	r2, #12
 8001414:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <MX_USART3_UART_Init+0x58>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_USART3_UART_Init+0x58>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <MX_USART3_UART_Init+0x58>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_USART3_UART_Init+0x58>)
 800142a:	2200      	movs	r2, #0
 800142c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <MX_USART3_UART_Init+0x58>)
 8001430:	f003 fa72 	bl	8004918 <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800143a:	f7ff fd83 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200003f4 	.word	0x200003f4
 8001448:	40004800 	.word	0x40004800

0800144c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a17      	ldr	r2, [pc, #92]	; (80014c8 <HAL_UART_MspInit+0x7c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d128      	bne.n	80014c0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800146e:	4b17      	ldr	r3, [pc, #92]	; (80014cc <HAL_UART_MspInit+0x80>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	4a16      	ldr	r2, [pc, #88]	; (80014cc <HAL_UART_MspInit+0x80>)
 8001474:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001478:	6413      	str	r3, [r2, #64]	; 0x40
 800147a:	4b14      	ldr	r3, [pc, #80]	; (80014cc <HAL_UART_MspInit+0x80>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001486:	4b11      	ldr	r3, [pc, #68]	; (80014cc <HAL_UART_MspInit+0x80>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a10      	ldr	r2, [pc, #64]	; (80014cc <HAL_UART_MspInit+0x80>)
 800148c:	f043 0308 	orr.w	r3, r3, #8
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b0e      	ldr	r3, [pc, #56]	; (80014cc <HAL_UART_MspInit+0x80>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0308 	and.w	r3, r3, #8
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800149e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ac:	2303      	movs	r3, #3
 80014ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014b0:	2307      	movs	r3, #7
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	4805      	ldr	r0, [pc, #20]	; (80014d0 <HAL_UART_MspInit+0x84>)
 80014bc:	f001 f868 	bl	8002590 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014c0:	bf00      	nop
 80014c2:	3728      	adds	r7, #40	; 0x28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40004800 	.word	0x40004800
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020c00 	.word	0x40020c00

080014d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800150c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014da:	e003      	b.n	80014e4 <LoopCopyDataInit>

080014dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014dc:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80014de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014e2:	3104      	adds	r1, #4

080014e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014e4:	480b      	ldr	r0, [pc, #44]	; (8001514 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80014e6:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80014e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014ec:	d3f6      	bcc.n	80014dc <CopyDataInit>
  ldr  r2, =_sbss
 80014ee:	4a0b      	ldr	r2, [pc, #44]	; (800151c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80014f0:	e002      	b.n	80014f8 <LoopFillZerobss>

080014f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014f4:	f842 3b04 	str.w	r3, [r2], #4

080014f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80014fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014fc:	d3f9      	bcc.n	80014f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014fe:	f7ff fecb 	bl	8001298 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001502:	f004 fbf9 	bl	8005cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001506:	f7ff fa73 	bl	80009f0 <main>
  bx  lr    
 800150a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800150c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001510:	08008c90 	.word	0x08008c90
  ldr  r0, =_sdata
 8001514:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001518:	200001d8 	.word	0x200001d8
  ldr  r2, =_sbss
 800151c:	200001d8 	.word	0x200001d8
  ldr  r3, = _ebss
 8001520:	200005c8 	.word	0x200005c8

08001524 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001524:	e7fe      	b.n	8001524 <ADC_IRQHandler>

08001526 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8001526:	b590      	push	{r4, r7, lr}
 8001528:	b08b      	sub	sp, #44	; 0x2c
 800152a:	af00      	add	r7, sp, #0
 800152c:	4604      	mov	r4, r0
 800152e:	4608      	mov	r0, r1
 8001530:	4611      	mov	r1, r2
 8001532:	461a      	mov	r2, r3
 8001534:	4623      	mov	r3, r4
 8001536:	80fb      	strh	r3, [r7, #6]
 8001538:	4603      	mov	r3, r0
 800153a:	80bb      	strh	r3, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	807b      	strh	r3, [r7, #2]
 8001540:	4613      	mov	r3, r2
 8001542:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 800154c:	887b      	ldrh	r3, [r7, #2]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	f1c3 0301 	rsb	r3, r3, #1
 8001554:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]

    while (x >= y)
 800155e:	e061      	b.n	8001624 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8001560:	88fa      	ldrh	r2, [r7, #6]
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	e018      	b.n	800159c <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	b298      	uxth	r0, r3
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	b29a      	uxth	r2, r3
 8001572:	88bb      	ldrh	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	b29b      	uxth	r3, r3
 8001578:	883a      	ldrh	r2, [r7, #0]
 800157a:	4619      	mov	r1, r3
 800157c:	f000 fc26 	bl	8001dcc <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	b298      	uxth	r0, r3
 8001584:	6a3b      	ldr	r3, [r7, #32]
 8001586:	b29b      	uxth	r3, r3
 8001588:	88ba      	ldrh	r2, [r7, #4]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	b29b      	uxth	r3, r3
 800158e:	883a      	ldrh	r2, [r7, #0]
 8001590:	4619      	mov	r1, r3
 8001592:	f000 fc1b 	bl	8001dcc <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	3301      	adds	r3, #1
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	88fa      	ldrh	r2, [r7, #6]
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	4413      	add	r3, r2
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	dde0      	ble.n	800156a <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 80015a8:	88fa      	ldrh	r2, [r7, #6]
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	e018      	b.n	80015e4 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	b298      	uxth	r0, r3
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	88bb      	ldrh	r3, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	b29b      	uxth	r3, r3
 80015c0:	883a      	ldrh	r2, [r7, #0]
 80015c2:	4619      	mov	r1, r3
 80015c4:	f000 fc02 	bl	8001dcc <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	b298      	uxth	r0, r3
 80015cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	88ba      	ldrh	r2, [r7, #4]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	883a      	ldrh	r2, [r7, #0]
 80015d8:	4619      	mov	r1, r3
 80015da:	f000 fbf7 	bl	8001dcc <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3301      	adds	r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	88fa      	ldrh	r2, [r7, #6]
 80015e6:	6a3b      	ldr	r3, [r7, #32]
 80015e8:	4413      	add	r3, r2
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	dde0      	ble.n	80015b2 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 80015f0:	6a3b      	ldr	r3, [r7, #32]
 80015f2:	3301      	adds	r3, #1
 80015f4:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	4413      	add	r3, r2
 80015fc:	617b      	str	r3, [r7, #20]
        yChange += 2;
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	3302      	adds	r3, #2
 8001602:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	005a      	lsls	r2, r3, #1
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	4413      	add	r3, r2
 800160c:	2b00      	cmp	r3, #0
 800160e:	dd09      	ble.n	8001624 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 8001610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001612:	3b01      	subs	r3, #1
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	4413      	add	r3, r2
 800161c:	617b      	str	r3, [r7, #20]
            xChange += 2;
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	3302      	adds	r3, #2
 8001622:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 8001624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001626:	6a3b      	ldr	r3, [r7, #32]
 8001628:	429a      	cmp	r2, r3
 800162a:	da99      	bge.n	8001560 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	372c      	adds	r7, #44	; 0x2c
 8001632:	46bd      	mov	sp, r7
 8001634:	bd90      	pop	{r4, r7, pc}
	...

08001638 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af02      	add	r7, sp, #8
 800163e:	4604      	mov	r4, r0
 8001640:	4608      	mov	r0, r1
 8001642:	4611      	mov	r1, r2
 8001644:	461a      	mov	r2, r3
 8001646:	4623      	mov	r3, r4
 8001648:	71fb      	strb	r3, [r7, #7]
 800164a:	4603      	mov	r3, r0
 800164c:	71bb      	strb	r3, [r7, #6]
 800164e:	460b      	mov	r3, r1
 8001650:	717b      	strb	r3, [r7, #5]
 8001652:	4613      	mov	r3, r2
 8001654:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800165a:	7dfb      	ldrb	r3, [r7, #23]
 800165c:	2b1f      	cmp	r3, #31
 800165e:	d802      	bhi.n	8001666 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	71fb      	strb	r3, [r7, #7]
 8001664:	e002      	b.n	800166c <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8001666:	7dfb      	ldrb	r3, [r7, #23]
 8001668:	3b20      	subs	r3, #32
 800166a:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800166c:	2300      	movs	r3, #0
 800166e:	753b      	strb	r3, [r7, #20]
 8001670:	e012      	b.n	8001698 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8001672:	7dfa      	ldrb	r2, [r7, #23]
 8001674:	7d38      	ldrb	r0, [r7, #20]
 8001676:	7d39      	ldrb	r1, [r7, #20]
 8001678:	4c3b      	ldr	r4, [pc, #236]	; (8001768 <ILI9341_Draw_Char+0x130>)
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4423      	add	r3, r4
 8001684:	4403      	add	r3, r0
 8001686:	781a      	ldrb	r2, [r3, #0]
 8001688:	f101 0318 	add.w	r3, r1, #24
 800168c:	443b      	add	r3, r7
 800168e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8001692:	7d3b      	ldrb	r3, [r7, #20]
 8001694:	3301      	adds	r3, #1
 8001696:	753b      	strb	r3, [r7, #20]
 8001698:	7d3b      	ldrb	r3, [r7, #20]
 800169a:	2b05      	cmp	r3, #5
 800169c:	d9e9      	bls.n	8001672 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800169e:	79bb      	ldrb	r3, [r7, #6]
 80016a0:	b298      	uxth	r0, r3
 80016a2:	797b      	ldrb	r3, [r7, #5]
 80016a4:	b299      	uxth	r1, r3
 80016a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80016a8:	461a      	mov	r2, r3
 80016aa:	0052      	lsls	r2, r2, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	b29c      	uxth	r4, r3
 80016b8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	4623      	mov	r3, r4
 80016be:	f000 fc5f 	bl	8001f80 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80016c2:	2300      	movs	r3, #0
 80016c4:	757b      	strb	r3, [r7, #21]
 80016c6:	e047      	b.n	8001758 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80016c8:	2300      	movs	r3, #0
 80016ca:	75bb      	strb	r3, [r7, #22]
 80016cc:	e03e      	b.n	800174c <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 80016ce:	7d7b      	ldrb	r3, [r7, #21]
 80016d0:	3318      	adds	r3, #24
 80016d2:	443b      	add	r3, r7
 80016d4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80016d8:	461a      	mov	r2, r3
 80016da:	7dbb      	ldrb	r3, [r7, #22]
 80016dc:	fa42 f303 	asr.w	r3, r2, r3
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d02e      	beq.n	8001746 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 80016e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d110      	bne.n	8001710 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80016ee:	79bb      	ldrb	r3, [r7, #6]
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	7d7b      	ldrb	r3, [r7, #21]
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	b298      	uxth	r0, r3
 80016fa:	797b      	ldrb	r3, [r7, #5]
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	7dbb      	ldrb	r3, [r7, #22]
 8001700:	b29b      	uxth	r3, r3
 8001702:	4413      	add	r3, r2
 8001704:	b29b      	uxth	r3, r3
 8001706:	887a      	ldrh	r2, [r7, #2]
 8001708:	4619      	mov	r1, r3
 800170a:	f000 fb5f 	bl	8001dcc <ILI9341_Draw_Pixel>
 800170e:	e01a      	b.n	8001746 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8001710:	79bb      	ldrb	r3, [r7, #6]
 8001712:	b29a      	uxth	r2, r3
 8001714:	7d7b      	ldrb	r3, [r7, #21]
 8001716:	b29b      	uxth	r3, r3
 8001718:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800171a:	fb11 f303 	smulbb	r3, r1, r3
 800171e:	b29b      	uxth	r3, r3
 8001720:	4413      	add	r3, r2
 8001722:	b298      	uxth	r0, r3
 8001724:	797b      	ldrb	r3, [r7, #5]
 8001726:	b29a      	uxth	r2, r3
 8001728:	7dbb      	ldrb	r3, [r7, #22]
 800172a:	b29b      	uxth	r3, r3
 800172c:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800172e:	fb11 f303 	smulbb	r3, r1, r3
 8001732:	b29b      	uxth	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b299      	uxth	r1, r3
 8001738:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800173a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800173c:	887b      	ldrh	r3, [r7, #2]
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	4623      	mov	r3, r4
 8001742:	f000 fc1d 	bl	8001f80 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001746:	7dbb      	ldrb	r3, [r7, #22]
 8001748:	3301      	adds	r3, #1
 800174a:	75bb      	strb	r3, [r7, #22]
 800174c:	7dbb      	ldrb	r3, [r7, #22]
 800174e:	2b07      	cmp	r3, #7
 8001750:	d9bd      	bls.n	80016ce <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001752:	7d7b      	ldrb	r3, [r7, #21]
 8001754:	3301      	adds	r3, #1
 8001756:	757b      	strb	r3, [r7, #21]
 8001758:	7d7b      	ldrb	r3, [r7, #21]
 800175a:	2b05      	cmp	r3, #5
 800175c:	d9b4      	bls.n	80016c8 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800175e:	bf00      	nop
 8001760:	bf00      	nop
 8001762:	371c      	adds	r7, #28
 8001764:	46bd      	mov	sp, r7
 8001766:	bd90      	pop	{r4, r7, pc}
 8001768:	080086b8 	.word	0x080086b8

0800176c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800176c:	b590      	push	{r4, r7, lr}
 800176e:	b085      	sub	sp, #20
 8001770:	af02      	add	r7, sp, #8
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	4608      	mov	r0, r1
 8001776:	4611      	mov	r1, r2
 8001778:	461a      	mov	r2, r3
 800177a:	4603      	mov	r3, r0
 800177c:	70fb      	strb	r3, [r7, #3]
 800177e:	460b      	mov	r3, r1
 8001780:	70bb      	strb	r3, [r7, #2]
 8001782:	4613      	mov	r3, r2
 8001784:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001786:	e017      	b.n	80017b8 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	607a      	str	r2, [r7, #4]
 800178e:	7818      	ldrb	r0, [r3, #0]
 8001790:	883c      	ldrh	r4, [r7, #0]
 8001792:	78ba      	ldrb	r2, [r7, #2]
 8001794:	78f9      	ldrb	r1, [r7, #3]
 8001796:	8bbb      	ldrh	r3, [r7, #28]
 8001798:	9301      	str	r3, [sp, #4]
 800179a:	8b3b      	ldrh	r3, [r7, #24]
 800179c:	9300      	str	r3, [sp, #0]
 800179e:	4623      	mov	r3, r4
 80017a0:	f7ff ff4a 	bl	8001638 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80017a4:	8b3b      	ldrh	r3, [r7, #24]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	461a      	mov	r2, r3
 80017aa:	0052      	lsls	r2, r2, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	78fb      	ldrb	r3, [r7, #3]
 80017b4:	4413      	add	r3, r2
 80017b6:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1e3      	bne.n	8001788 <ILI9341_Draw_Text+0x1c>
    }
}
 80017c0:	bf00      	nop
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd90      	pop	{r4, r7, pc}
	...

080017cc <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 80017d0:	f7ff fbf0 	bl	8000fb4 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 80017d4:	f7fe ff0a 	bl	80005ec <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80017d8:	2200      	movs	r2, #0
 80017da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017de:	4802      	ldr	r0, [pc, #8]	; (80017e8 <ILI9341_SPI_Init+0x1c>)
 80017e0:	f001 f89a 	bl	8002918 <HAL_GPIO_WritePin>
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40020800 	.word	0x40020800

080017ec <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80017f6:	1df9      	adds	r1, r7, #7
 80017f8:	2301      	movs	r3, #1
 80017fa:	2201      	movs	r2, #1
 80017fc:	4803      	ldr	r0, [pc, #12]	; (800180c <ILI9341_SPI_Send+0x20>)
 80017fe:	f002 fad6 	bl	8003dae <HAL_SPI_Transmit>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000340 	.word	0x20000340

08001810 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800181a:	2200      	movs	r2, #0
 800181c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001820:	480b      	ldr	r0, [pc, #44]	; (8001850 <ILI9341_Write_Command+0x40>)
 8001822:	f001 f879 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 7100 	mov.w	r1, #512	; 0x200
 800182c:	4808      	ldr	r0, [pc, #32]	; (8001850 <ILI9341_Write_Command+0x40>)
 800182e:	f001 f873 	bl	8002918 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ffd9 	bl	80017ec <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800183a:	2201      	movs	r2, #1
 800183c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001840:	4803      	ldr	r0, [pc, #12]	; (8001850 <ILI9341_Write_Command+0x40>)
 8001842:	f001 f869 	bl	8002918 <HAL_GPIO_WritePin>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40020800 	.word	0x40020800

08001854 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800185e:	2201      	movs	r2, #1
 8001860:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001864:	480b      	ldr	r0, [pc, #44]	; (8001894 <ILI9341_Write_Data+0x40>)
 8001866:	f001 f857 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001870:	4808      	ldr	r0, [pc, #32]	; (8001894 <ILI9341_Write_Data+0x40>)
 8001872:	f001 f851 	bl	8002918 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ffb7 	bl	80017ec <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800187e:	2201      	movs	r2, #1
 8001880:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001884:	4803      	ldr	r0, [pc, #12]	; (8001894 <ILI9341_Write_Data+0x40>)
 8001886:	f001 f847 	bl	8002918 <HAL_GPIO_WritePin>
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40020800 	.word	0x40020800

08001898 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	4604      	mov	r4, r0
 80018a0:	4608      	mov	r0, r1
 80018a2:	4611      	mov	r1, r2
 80018a4:	461a      	mov	r2, r3
 80018a6:	4623      	mov	r3, r4
 80018a8:	80fb      	strh	r3, [r7, #6]
 80018aa:	4603      	mov	r3, r0
 80018ac:	80bb      	strh	r3, [r7, #4]
 80018ae:	460b      	mov	r3, r1
 80018b0:	807b      	strh	r3, [r7, #2]
 80018b2:	4613      	mov	r3, r2
 80018b4:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80018b6:	202a      	movs	r0, #42	; 0x2a
 80018b8:	f7ff ffaa 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	0a1b      	lsrs	r3, r3, #8
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ffc5 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff ffc0 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80018d4:	887b      	ldrh	r3, [r7, #2]
 80018d6:	0a1b      	lsrs	r3, r3, #8
 80018d8:	b29b      	uxth	r3, r3
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ffb9 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff ffb4 	bl	8001854 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80018ec:	202b      	movs	r0, #43	; 0x2b
 80018ee:	f7ff ff8f 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80018f2:	88bb      	ldrh	r3, [r7, #4]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ffaa 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001900:	88bb      	ldrh	r3, [r7, #4]
 8001902:	b2db      	uxtb	r3, r3
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ffa5 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800190a:	883b      	ldrh	r3, [r7, #0]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	b29b      	uxth	r3, r3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff ff9e 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001918:	883b      	ldrh	r3, [r7, #0]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff99 	bl	8001854 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001922:	202c      	movs	r0, #44	; 0x2c
 8001924:	f7ff ff74 	bl	8001810 <ILI9341_Write_Command>
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bd90      	pop	{r4, r7, pc}

08001930 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001934:	2201      	movs	r2, #1
 8001936:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800193a:	480b      	ldr	r0, [pc, #44]	; (8001968 <ILI9341_Reset+0x38>)
 800193c:	f000 ffec 	bl	8002918 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001940:	20c8      	movs	r0, #200	; 0xc8
 8001942:	f000 fd1b 	bl	800237c <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001946:	2200      	movs	r2, #0
 8001948:	f44f 7180 	mov.w	r1, #256	; 0x100
 800194c:	4806      	ldr	r0, [pc, #24]	; (8001968 <ILI9341_Reset+0x38>)
 800194e:	f000 ffe3 	bl	8002918 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001952:	20c8      	movs	r0, #200	; 0xc8
 8001954:	f000 fd12 	bl	800237c <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001958:	2201      	movs	r2, #1
 800195a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800195e:	4802      	ldr	r0, [pc, #8]	; (8001968 <ILI9341_Reset+0x38>)
 8001960:	f000 ffda 	bl	8002918 <HAL_GPIO_WritePin>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40020800 	.word	0x40020800

0800196c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800197a:	2036      	movs	r0, #54	; 0x36
 800197c:	f7ff ff48 	bl	8001810 <ILI9341_Write_Command>
HAL_Delay(1);
 8001980:	2001      	movs	r0, #1
 8001982:	f000 fcfb 	bl	800237c <HAL_Delay>
	
switch(screen_rotation) 
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	2b03      	cmp	r3, #3
 800198a:	d837      	bhi.n	80019fc <ILI9341_Set_Rotation+0x90>
 800198c:	a201      	add	r2, pc, #4	; (adr r2, 8001994 <ILI9341_Set_Rotation+0x28>)
 800198e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001992:	bf00      	nop
 8001994:	080019a5 	.word	0x080019a5
 8001998:	080019bb 	.word	0x080019bb
 800199c:	080019d1 	.word	0x080019d1
 80019a0:	080019e7 	.word	0x080019e7
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80019a4:	2048      	movs	r0, #72	; 0x48
 80019a6:	f7ff ff55 	bl	8001854 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80019aa:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <ILI9341_Set_Rotation+0x9c>)
 80019ac:	22f0      	movs	r2, #240	; 0xf0
 80019ae:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80019b0:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <ILI9341_Set_Rotation+0xa0>)
 80019b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019b6:	801a      	strh	r2, [r3, #0]
			break;
 80019b8:	e021      	b.n	80019fe <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80019ba:	2028      	movs	r0, #40	; 0x28
 80019bc:	f7ff ff4a 	bl	8001854 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80019c0:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <ILI9341_Set_Rotation+0x9c>)
 80019c2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019c6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80019c8:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <ILI9341_Set_Rotation+0xa0>)
 80019ca:	22f0      	movs	r2, #240	; 0xf0
 80019cc:	801a      	strh	r2, [r3, #0]
			break;
 80019ce:	e016      	b.n	80019fe <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80019d0:	2088      	movs	r0, #136	; 0x88
 80019d2:	f7ff ff3f 	bl	8001854 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80019d6:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <ILI9341_Set_Rotation+0x9c>)
 80019d8:	22f0      	movs	r2, #240	; 0xf0
 80019da:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <ILI9341_Set_Rotation+0xa0>)
 80019de:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019e2:	801a      	strh	r2, [r3, #0]
			break;
 80019e4:	e00b      	b.n	80019fe <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80019e6:	20e8      	movs	r0, #232	; 0xe8
 80019e8:	f7ff ff34 	bl	8001854 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <ILI9341_Set_Rotation+0x9c>)
 80019ee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80019f2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <ILI9341_Set_Rotation+0xa0>)
 80019f6:	22f0      	movs	r2, #240	; 0xf0
 80019f8:	801a      	strh	r2, [r3, #0]
			break;
 80019fa:	e000      	b.n	80019fe <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80019fc:	bf00      	nop
	}
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000006 	.word	0x20000006
 8001a0c:	20000004 	.word	0x20000004

08001a10 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001a14:	2201      	movs	r2, #1
 8001a16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a1a:	4802      	ldr	r0, [pc, #8]	; (8001a24 <ILI9341_Enable+0x14>)
 8001a1c:	f000 ff7c 	bl	8002918 <HAL_GPIO_WritePin>
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40020800 	.word	0x40020800

08001a28 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001a2c:	f7ff fff0 	bl	8001a10 <ILI9341_Enable>
ILI9341_SPI_Init();
 8001a30:	f7ff fecc 	bl	80017cc <ILI9341_SPI_Init>
ILI9341_Reset();
 8001a34:	f7ff ff7c 	bl	8001930 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001a38:	2001      	movs	r0, #1
 8001a3a:	f7ff fee9 	bl	8001810 <ILI9341_Write_Command>
HAL_Delay(1000);
 8001a3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a42:	f000 fc9b 	bl	800237c <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001a46:	20cb      	movs	r0, #203	; 0xcb
 8001a48:	f7ff fee2 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001a4c:	2039      	movs	r0, #57	; 0x39
 8001a4e:	f7ff ff01 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8001a52:	202c      	movs	r0, #44	; 0x2c
 8001a54:	f7ff fefe 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff fefb 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001a5e:	2034      	movs	r0, #52	; 0x34
 8001a60:	f7ff fef8 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001a64:	2002      	movs	r0, #2
 8001a66:	f7ff fef5 	bl	8001854 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001a6a:	20cf      	movs	r0, #207	; 0xcf
 8001a6c:	f7ff fed0 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff feef 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001a76:	20c1      	movs	r0, #193	; 0xc1
 8001a78:	f7ff feec 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001a7c:	2030      	movs	r0, #48	; 0x30
 8001a7e:	f7ff fee9 	bl	8001854 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001a82:	20e8      	movs	r0, #232	; 0xe8
 8001a84:	f7ff fec4 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001a88:	2085      	movs	r0, #133	; 0x85
 8001a8a:	f7ff fee3 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f7ff fee0 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001a94:	2078      	movs	r0, #120	; 0x78
 8001a96:	f7ff fedd 	bl	8001854 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001a9a:	20ea      	movs	r0, #234	; 0xea
 8001a9c:	f7ff feb8 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f7ff fed7 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f7ff fed4 	bl	8001854 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001aac:	20ed      	movs	r0, #237	; 0xed
 8001aae:	f7ff feaf 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001ab2:	2064      	movs	r0, #100	; 0x64
 8001ab4:	f7ff fece 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001ab8:	2003      	movs	r0, #3
 8001aba:	f7ff fecb 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001abe:	2012      	movs	r0, #18
 8001ac0:	f7ff fec8 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001ac4:	2081      	movs	r0, #129	; 0x81
 8001ac6:	f7ff fec5 	bl	8001854 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001aca:	20f7      	movs	r0, #247	; 0xf7
 8001acc:	f7ff fea0 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8001ad0:	2020      	movs	r0, #32
 8001ad2:	f7ff febf 	bl	8001854 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001ad6:	20c0      	movs	r0, #192	; 0xc0
 8001ad8:	f7ff fe9a 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001adc:	2023      	movs	r0, #35	; 0x23
 8001ade:	f7ff feb9 	bl	8001854 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8001ae2:	20c1      	movs	r0, #193	; 0xc1
 8001ae4:	f7ff fe94 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001ae8:	2010      	movs	r0, #16
 8001aea:	f7ff feb3 	bl	8001854 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8001aee:	20c5      	movs	r0, #197	; 0xc5
 8001af0:	f7ff fe8e 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001af4:	203e      	movs	r0, #62	; 0x3e
 8001af6:	f7ff fead 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001afa:	2028      	movs	r0, #40	; 0x28
 8001afc:	f7ff feaa 	bl	8001854 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8001b00:	20c7      	movs	r0, #199	; 0xc7
 8001b02:	f7ff fe85 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001b06:	2086      	movs	r0, #134	; 0x86
 8001b08:	f7ff fea4 	bl	8001854 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001b0c:	2036      	movs	r0, #54	; 0x36
 8001b0e:	f7ff fe7f 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8001b12:	2048      	movs	r0, #72	; 0x48
 8001b14:	f7ff fe9e 	bl	8001854 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001b18:	203a      	movs	r0, #58	; 0x3a
 8001b1a:	f7ff fe79 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8001b1e:	2055      	movs	r0, #85	; 0x55
 8001b20:	f7ff fe98 	bl	8001854 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001b24:	20b1      	movs	r0, #177	; 0xb1
 8001b26:	f7ff fe73 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f7ff fe92 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8001b30:	2018      	movs	r0, #24
 8001b32:	f7ff fe8f 	bl	8001854 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001b36:	20b6      	movs	r0, #182	; 0xb6
 8001b38:	f7ff fe6a 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001b3c:	2008      	movs	r0, #8
 8001b3e:	f7ff fe89 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001b42:	2082      	movs	r0, #130	; 0x82
 8001b44:	f7ff fe86 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001b48:	2027      	movs	r0, #39	; 0x27
 8001b4a:	f7ff fe83 	bl	8001854 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001b4e:	20f2      	movs	r0, #242	; 0xf2
 8001b50:	f7ff fe5e 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001b54:	2000      	movs	r0, #0
 8001b56:	f7ff fe7d 	bl	8001854 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001b5a:	2026      	movs	r0, #38	; 0x26
 8001b5c:	f7ff fe58 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001b60:	2001      	movs	r0, #1
 8001b62:	f7ff fe77 	bl	8001854 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001b66:	20e0      	movs	r0, #224	; 0xe0
 8001b68:	f7ff fe52 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001b6c:	200f      	movs	r0, #15
 8001b6e:	f7ff fe71 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001b72:	2031      	movs	r0, #49	; 0x31
 8001b74:	f7ff fe6e 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001b78:	202b      	movs	r0, #43	; 0x2b
 8001b7a:	f7ff fe6b 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001b7e:	200c      	movs	r0, #12
 8001b80:	f7ff fe68 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001b84:	200e      	movs	r0, #14
 8001b86:	f7ff fe65 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001b8a:	2008      	movs	r0, #8
 8001b8c:	f7ff fe62 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001b90:	204e      	movs	r0, #78	; 0x4e
 8001b92:	f7ff fe5f 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001b96:	20f1      	movs	r0, #241	; 0xf1
 8001b98:	f7ff fe5c 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001b9c:	2037      	movs	r0, #55	; 0x37
 8001b9e:	f7ff fe59 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001ba2:	2007      	movs	r0, #7
 8001ba4:	f7ff fe56 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001ba8:	2010      	movs	r0, #16
 8001baa:	f7ff fe53 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001bae:	2003      	movs	r0, #3
 8001bb0:	f7ff fe50 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001bb4:	200e      	movs	r0, #14
 8001bb6:	f7ff fe4d 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001bba:	2009      	movs	r0, #9
 8001bbc:	f7ff fe4a 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001bc0:	2000      	movs	r0, #0
 8001bc2:	f7ff fe47 	bl	8001854 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001bc6:	20e1      	movs	r0, #225	; 0xe1
 8001bc8:	f7ff fe22 	bl	8001810 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f7ff fe41 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001bd2:	200e      	movs	r0, #14
 8001bd4:	f7ff fe3e 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001bd8:	2014      	movs	r0, #20
 8001bda:	f7ff fe3b 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001bde:	2003      	movs	r0, #3
 8001be0:	f7ff fe38 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001be4:	2011      	movs	r0, #17
 8001be6:	f7ff fe35 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001bea:	2007      	movs	r0, #7
 8001bec:	f7ff fe32 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001bf0:	2031      	movs	r0, #49	; 0x31
 8001bf2:	f7ff fe2f 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001bf6:	20c1      	movs	r0, #193	; 0xc1
 8001bf8:	f7ff fe2c 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001bfc:	2048      	movs	r0, #72	; 0x48
 8001bfe:	f7ff fe29 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001c02:	2008      	movs	r0, #8
 8001c04:	f7ff fe26 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001c08:	200f      	movs	r0, #15
 8001c0a:	f7ff fe23 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001c0e:	200c      	movs	r0, #12
 8001c10:	f7ff fe20 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001c14:	2031      	movs	r0, #49	; 0x31
 8001c16:	f7ff fe1d 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001c1a:	2036      	movs	r0, #54	; 0x36
 8001c1c:	f7ff fe1a 	bl	8001854 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001c20:	200f      	movs	r0, #15
 8001c22:	f7ff fe17 	bl	8001854 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001c26:	2011      	movs	r0, #17
 8001c28:	f7ff fdf2 	bl	8001810 <ILI9341_Write_Command>
HAL_Delay(120);
 8001c2c:	2078      	movs	r0, #120	; 0x78
 8001c2e:	f000 fba5 	bl	800237c <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001c32:	2029      	movs	r0, #41	; 0x29
 8001c34:	f7ff fdec 	bl	8001810 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001c38:	2000      	movs	r0, #0
 8001c3a:	f7ff fe97 	bl	800196c <ILI9341_Set_Rotation>
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c48:	b08d      	sub	sp, #52	; 0x34
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	6039      	str	r1, [r7, #0]
 8001c50:	80fb      	strh	r3, [r7, #6]
 8001c52:	466b      	mov	r3, sp
 8001c54:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c62:	d202      	bcs.n	8001c6a <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c68:	e002      	b.n	8001c70 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001c6a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c76:	4840      	ldr	r0, [pc, #256]	; (8001d78 <ILI9341_Draw_Colour_Burst+0x134>)
 8001c78:	f000 fe4e 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c82:	483d      	ldr	r0, [pc, #244]	; (8001d78 <ILI9341_Draw_Colour_Burst+0x134>)
 8001c84:	f000 fe48 	bl	8002918 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	0a1b      	lsrs	r3, r3, #8
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001c92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001c94:	460b      	mov	r3, r1
 8001c96:	3b01      	subs	r3, #1
 8001c98:	61fb      	str	r3, [r7, #28]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	4688      	mov	r8, r1
 8001c9e:	4699      	mov	r9, r3
 8001ca0:	f04f 0200 	mov.w	r2, #0
 8001ca4:	f04f 0300 	mov.w	r3, #0
 8001ca8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001cac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001cb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	460c      	mov	r4, r1
 8001cb8:	461d      	mov	r5, r3
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	f04f 0300 	mov.w	r3, #0
 8001cc2:	00eb      	lsls	r3, r5, #3
 8001cc4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cc8:	00e2      	lsls	r2, r4, #3
 8001cca:	1dcb      	adds	r3, r1, #7
 8001ccc:	08db      	lsrs	r3, r3, #3
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	ebad 0d03 	sub.w	sp, sp, r3
 8001cd4:	466b      	mov	r3, sp
 8001cd6:	3300      	adds	r3, #0
 8001cd8:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cde:	e00e      	b.n	8001cfe <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce4:	4413      	add	r3, r2
 8001ce6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001cea:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cee:	3301      	adds	r3, #1
 8001cf0:	88fa      	ldrh	r2, [r7, #6]
 8001cf2:	b2d1      	uxtb	r1, r2
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d3ec      	bcc.n	8001ce0 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d14:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8001d1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d20:	fb01 f202 	mul.w	r2, r1, r2
 8001d24:	1a9b      	subs	r3, r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d010      	beq.n	8001d50 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
 8001d32:	e009      	b.n	8001d48 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	230a      	movs	r3, #10
 8001d3a:	69b9      	ldr	r1, [r7, #24]
 8001d3c:	480f      	ldr	r0, [pc, #60]	; (8001d7c <ILI9341_Draw_Colour_Burst+0x138>)
 8001d3e:	f002 f836 	bl	8003dae <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d44:	3301      	adds	r3, #1
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
 8001d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d3f1      	bcc.n	8001d34 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	230a      	movs	r3, #10
 8001d56:	69b9      	ldr	r1, [r7, #24]
 8001d58:	4808      	ldr	r0, [pc, #32]	; (8001d7c <ILI9341_Draw_Colour_Burst+0x138>)
 8001d5a:	f002 f828 	bl	8003dae <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d64:	4804      	ldr	r0, [pc, #16]	; (8001d78 <ILI9341_Draw_Colour_Burst+0x134>)
 8001d66:	f000 fdd7 	bl	8002918 <HAL_GPIO_WritePin>
 8001d6a:	46b5      	mov	sp, r6
}
 8001d6c:	bf00      	nop
 8001d6e:	3734      	adds	r7, #52	; 0x34
 8001d70:	46bd      	mov	sp, r7
 8001d72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d76:	bf00      	nop
 8001d78:	40020800 	.word	0x40020800
 8001d7c:	20000340 	.word	0x20000340

08001d80 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <ILI9341_Fill_Screen+0x44>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <ILI9341_Fill_Screen+0x48>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	2100      	movs	r1, #0
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f7ff fd7d 	bl	8001898 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <ILI9341_Fill_Screen+0x44>)
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <ILI9341_Fill_Screen+0x48>)
 8001da8:	881b      	ldrh	r3, [r3, #0]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	fb02 f303 	mul.w	r3, r2, r3
 8001db0:	461a      	mov	r2, r3
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	4611      	mov	r1, r2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff ff44 	bl	8001c44 <ILI9341_Draw_Colour_Burst>
}
 8001dbc:	bf00      	nop
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000006 	.word	0x20000006
 8001dc8:	20000004 	.word	0x20000004

08001dcc <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	80fb      	strh	r3, [r7, #6]
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	80bb      	strh	r3, [r7, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001dde:	4b64      	ldr	r3, [pc, #400]	; (8001f70 <ILI9341_Draw_Pixel+0x1a4>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	88fa      	ldrh	r2, [r7, #6]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	f080 80be 	bcs.w	8001f68 <ILI9341_Draw_Pixel+0x19c>
 8001dec:	4b61      	ldr	r3, [pc, #388]	; (8001f74 <ILI9341_Draw_Pixel+0x1a8>)
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	88ba      	ldrh	r2, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	f080 80b7 	bcs.w	8001f68 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e00:	485d      	ldr	r0, [pc, #372]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e02:	f000 fd89 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001e06:	2200      	movs	r2, #0
 8001e08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e0c:	485a      	ldr	r0, [pc, #360]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e0e:	f000 fd83 	bl	8002918 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8001e12:	202a      	movs	r0, #42	; 0x2a
 8001e14:	f7ff fcea 	bl	80017ec <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e1e:	4856      	ldr	r0, [pc, #344]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e20:	f000 fd7a 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001e24:	2201      	movs	r2, #1
 8001e26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e2a:	4853      	ldr	r0, [pc, #332]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e2c:	f000 fd74 	bl	8002918 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001e30:	2200      	movs	r2, #0
 8001e32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e36:	4850      	ldr	r0, [pc, #320]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e38:	f000 fd6e 	bl	8002918 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	0a1b      	lsrs	r3, r3, #8
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	753b      	strb	r3, [r7, #20]
 8001e46:	88fb      	ldrh	r3, [r7, #6]
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	757b      	strb	r3, [r7, #21]
 8001e4c:	88fb      	ldrh	r3, [r7, #6]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	121b      	asrs	r3, r3, #8
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	75bb      	strb	r3, [r7, #22]
 8001e56:	88fb      	ldrh	r3, [r7, #6]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8001e60:	f107 0114 	add.w	r1, r7, #20
 8001e64:	2301      	movs	r3, #1
 8001e66:	2204      	movs	r2, #4
 8001e68:	4844      	ldr	r0, [pc, #272]	; (8001f7c <ILI9341_Draw_Pixel+0x1b0>)
 8001e6a:	f001 ffa0 	bl	8003dae <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e74:	4840      	ldr	r0, [pc, #256]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e76:	f000 fd4f 	bl	8002918 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e80:	483d      	ldr	r0, [pc, #244]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e82:	f000 fd49 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001e86:	2200      	movs	r2, #0
 8001e88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e8c:	483a      	ldr	r0, [pc, #232]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001e8e:	f000 fd43 	bl	8002918 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8001e92:	202b      	movs	r0, #43	; 0x2b
 8001e94:	f7ff fcaa 	bl	80017ec <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e9e:	4836      	ldr	r0, [pc, #216]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001ea0:	f000 fd3a 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eaa:	4833      	ldr	r0, [pc, #204]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001eac:	f000 fd34 	bl	8002918 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eb6:	4830      	ldr	r0, [pc, #192]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001eb8:	f000 fd2e 	bl	8002918 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001ebc:	88bb      	ldrh	r3, [r7, #4]
 8001ebe:	0a1b      	lsrs	r3, r3, #8
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	743b      	strb	r3, [r7, #16]
 8001ec6:	88bb      	ldrh	r3, [r7, #4]
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	747b      	strb	r3, [r7, #17]
 8001ecc:	88bb      	ldrh	r3, [r7, #4]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	121b      	asrs	r3, r3, #8
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	74bb      	strb	r3, [r7, #18]
 8001ed6:	88bb      	ldrh	r3, [r7, #4]
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3301      	adds	r3, #1
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001ee0:	f107 0110 	add.w	r1, r7, #16
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	4824      	ldr	r0, [pc, #144]	; (8001f7c <ILI9341_Draw_Pixel+0x1b0>)
 8001eea:	f001 ff60 	bl	8003dae <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ef4:	4820      	ldr	r0, [pc, #128]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001ef6:	f000 fd0f 	bl	8002918 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001efa:	2200      	movs	r2, #0
 8001efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f00:	481d      	ldr	r0, [pc, #116]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001f02:	f000 fd09 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001f06:	2200      	movs	r2, #0
 8001f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f0c:	481a      	ldr	r0, [pc, #104]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001f0e:	f000 fd03 	bl	8002918 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8001f12:	202c      	movs	r0, #44	; 0x2c
 8001f14:	f7ff fc6a 	bl	80017ec <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f1e:	4816      	ldr	r0, [pc, #88]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001f20:	f000 fcfa 	bl	8002918 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001f24:	2201      	movs	r2, #1
 8001f26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f2a:	4813      	ldr	r0, [pc, #76]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001f2c:	f000 fcf4 	bl	8002918 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001f30:	2200      	movs	r2, #0
 8001f32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f36:	4810      	ldr	r0, [pc, #64]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001f38:	f000 fcee 	bl	8002918 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8001f3c:	887b      	ldrh	r3, [r7, #2]
 8001f3e:	0a1b      	lsrs	r3, r3, #8
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	733b      	strb	r3, [r7, #12]
 8001f46:	887b      	ldrh	r3, [r7, #2]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8001f4c:	f107 010c 	add.w	r1, r7, #12
 8001f50:	2301      	movs	r3, #1
 8001f52:	2202      	movs	r2, #2
 8001f54:	4809      	ldr	r0, [pc, #36]	; (8001f7c <ILI9341_Draw_Pixel+0x1b0>)
 8001f56:	f001 ff2a 	bl	8003dae <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f60:	4805      	ldr	r0, [pc, #20]	; (8001f78 <ILI9341_Draw_Pixel+0x1ac>)
 8001f62:	f000 fcd9 	bl	8002918 <HAL_GPIO_WritePin>
 8001f66:	e000      	b.n	8001f6a <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001f68:	bf00      	nop
	
}
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000006 	.word	0x20000006
 8001f74:	20000004 	.word	0x20000004
 8001f78:	40020800 	.word	0x40020800
 8001f7c:	20000340 	.word	0x20000340

08001f80 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001f80:	b590      	push	{r4, r7, lr}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4604      	mov	r4, r0
 8001f88:	4608      	mov	r0, r1
 8001f8a:	4611      	mov	r1, r2
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4623      	mov	r3, r4
 8001f90:	80fb      	strh	r3, [r7, #6]
 8001f92:	4603      	mov	r3, r0
 8001f94:	80bb      	strh	r3, [r7, #4]
 8001f96:	460b      	mov	r3, r1
 8001f98:	807b      	strh	r3, [r7, #2]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001f9e:	4b24      	ldr	r3, [pc, #144]	; (8002030 <ILI9341_Draw_Rectangle+0xb0>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	88fa      	ldrh	r2, [r7, #6]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d23d      	bcs.n	8002026 <ILI9341_Draw_Rectangle+0xa6>
 8001faa:	4b22      	ldr	r3, [pc, #136]	; (8002034 <ILI9341_Draw_Rectangle+0xb4>)
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	88ba      	ldrh	r2, [r7, #4]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d237      	bcs.n	8002026 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8001fb6:	88fa      	ldrh	r2, [r7, #6]
 8001fb8:	887b      	ldrh	r3, [r7, #2]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a1c      	ldr	r2, [pc, #112]	; (8002030 <ILI9341_Draw_Rectangle+0xb0>)
 8001fbe:	8812      	ldrh	r2, [r2, #0]
 8001fc0:	b292      	uxth	r2, r2
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	dd05      	ble.n	8001fd2 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8001fc6:	4b1a      	ldr	r3, [pc, #104]	; (8002030 <ILI9341_Draw_Rectangle+0xb0>)
 8001fc8:	881b      	ldrh	r3, [r3, #0]
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	88fb      	ldrh	r3, [r7, #6]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8001fd2:	88ba      	ldrh	r2, [r7, #4]
 8001fd4:	883b      	ldrh	r3, [r7, #0]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	4a16      	ldr	r2, [pc, #88]	; (8002034 <ILI9341_Draw_Rectangle+0xb4>)
 8001fda:	8812      	ldrh	r2, [r2, #0]
 8001fdc:	b292      	uxth	r2, r2
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	dd05      	ble.n	8001fee <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8001fe2:	4b14      	ldr	r3, [pc, #80]	; (8002034 <ILI9341_Draw_Rectangle+0xb4>)
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	88bb      	ldrh	r3, [r7, #4]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001fee:	88fa      	ldrh	r2, [r7, #6]
 8001ff0:	887b      	ldrh	r3, [r7, #2]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	b29c      	uxth	r4, r3
 8001ffa:	88ba      	ldrh	r2, [r7, #4]
 8001ffc:	883b      	ldrh	r3, [r7, #0]
 8001ffe:	4413      	add	r3, r2
 8002000:	b29b      	uxth	r3, r3
 8002002:	3b01      	subs	r3, #1
 8002004:	b29b      	uxth	r3, r3
 8002006:	88b9      	ldrh	r1, [r7, #4]
 8002008:	88f8      	ldrh	r0, [r7, #6]
 800200a:	4622      	mov	r2, r4
 800200c:	f7ff fc44 	bl	8001898 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8002010:	883b      	ldrh	r3, [r7, #0]
 8002012:	887a      	ldrh	r2, [r7, #2]
 8002014:	fb02 f303 	mul.w	r3, r2, r3
 8002018:	461a      	mov	r2, r3
 800201a:	8b3b      	ldrh	r3, [r7, #24]
 800201c:	4611      	mov	r1, r2
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff fe10 	bl	8001c44 <ILI9341_Draw_Colour_Burst>
 8002024:	e000      	b.n	8002028 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002026:	bf00      	nop
}
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	bd90      	pop	{r4, r7, pc}
 800202e:	bf00      	nop
 8002030:	20000006 	.word	0x20000006
 8002034:	20000004 	.word	0x20000004

08002038 <TP_Read>:
#include "ILI9341_Touchscreen.h"
#include "stm32f7xx_hal.h"

//Internal Touchpad command, do not call directly
uint16_t TP_Read(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 800203e:	2310      	movs	r3, #16
 8002040:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	80bb      	strh	r3, [r7, #4]

    while(i > 0x00)
 8002046:	e019      	b.n	800207c <TP_Read+0x44>
    {
        value <<= 1;
 8002048:	88bb      	ldrh	r3, [r7, #4]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	80bb      	strh	r3, [r7, #4]

				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 800204e:	2201      	movs	r2, #1
 8002050:	2108      	movs	r1, #8
 8002052:	480e      	ldr	r0, [pc, #56]	; (800208c <TP_Read+0x54>)
 8002054:	f000 fc60 	bl	8002918 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8002058:	2200      	movs	r2, #0
 800205a:	2108      	movs	r1, #8
 800205c:	480b      	ldr	r0, [pc, #44]	; (800208c <TP_Read+0x54>)
 800205e:	f000 fc5b 	bl	8002918 <HAL_GPIO_WritePin>
			
        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0)
 8002062:	2110      	movs	r1, #16
 8002064:	4809      	ldr	r0, [pc, #36]	; (800208c <TP_Read+0x54>)
 8002066:	f000 fc3f 	bl	80028e8 <HAL_GPIO_ReadPin>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d002      	beq.n	8002076 <TP_Read+0x3e>
        {
            value++;
 8002070:	88bb      	ldrh	r3, [r7, #4]
 8002072:	3301      	adds	r3, #1
 8002074:	80bb      	strh	r3, [r7, #4]
        }

        i--;
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	3b01      	subs	r3, #1
 800207a:	71fb      	strb	r3, [r7, #7]
    while(i > 0x00)
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1e2      	bne.n	8002048 <TP_Read+0x10>
    };

    return value;
 8002082:	88bb      	ldrh	r3, [r7, #4]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40021000 	.word	0x40021000

08002090 <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 800209a:	2308      	movs	r3, #8
 800209c:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);	
 800209e:	2200      	movs	r2, #0
 80020a0:	2108      	movs	r1, #8
 80020a2:	4815      	ldr	r0, [pc, #84]	; (80020f8 <TP_Write+0x68>)
 80020a4:	f000 fc38 	bl	8002918 <HAL_GPIO_WritePin>
	
    while(i > 0)
 80020a8:	e01e      	b.n	80020e8 <TP_Write+0x58>
    {
        if((value & 0x80) != 0x00)
 80020aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	da05      	bge.n	80020be <TP_Write+0x2e>
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 80020b2:	2201      	movs	r2, #1
 80020b4:	2120      	movs	r1, #32
 80020b6:	4810      	ldr	r0, [pc, #64]	; (80020f8 <TP_Write+0x68>)
 80020b8:	f000 fc2e 	bl	8002918 <HAL_GPIO_WritePin>
 80020bc:	e004      	b.n	80020c8 <TP_Write+0x38>
        }
        else
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 80020be:	2200      	movs	r2, #0
 80020c0:	2120      	movs	r1, #32
 80020c2:	480d      	ldr	r0, [pc, #52]	; (80020f8 <TP_Write+0x68>)
 80020c4:	f000 fc28 	bl	8002918 <HAL_GPIO_WritePin>
        }

        value <<= 1;
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	71fb      	strb	r3, [r7, #7]
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	2108      	movs	r1, #8
 80020d2:	4809      	ldr	r0, [pc, #36]	; (80020f8 <TP_Write+0x68>)
 80020d4:	f000 fc20 	bl	8002918 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);        
 80020d8:	2200      	movs	r2, #0
 80020da:	2108      	movs	r1, #8
 80020dc:	4806      	ldr	r0, [pc, #24]	; (80020f8 <TP_Write+0x68>)
 80020de:	f000 fc1b 	bl	8002918 <HAL_GPIO_WritePin>
        i--;
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	73fb      	strb	r3, [r7, #15]
    while(i > 0)
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1dd      	bne.n	80020aa <TP_Write+0x1a>
    };
}
 80020ee:	bf00      	nop
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40021000 	.word	0x40021000
 80020fc:	00000000 	.word	0x00000000

08002100 <TP_Read_Coordinates>:



//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2])
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	; 0x28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);		
 8002108:	2201      	movs	r2, #1
 800210a:	2108      	movs	r1, #8
 800210c:	485a      	ldr	r0, [pc, #360]	; (8002278 <TP_Read_Coordinates+0x178>)
 800210e:	f000 fc03 	bl	8002918 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);		
 8002112:	2201      	movs	r2, #1
 8002114:	2120      	movs	r1, #32
 8002116:	4858      	ldr	r0, [pc, #352]	; (8002278 <TP_Read_Coordinates+0x178>)
 8002118:	f000 fbfe 	bl	8002918 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);		
 800211c:	2201      	movs	r2, #1
 800211e:	2140      	movs	r1, #64	; 0x40
 8002120:	4855      	ldr	r0, [pc, #340]	; (8002278 <TP_Read_Coordinates+0x178>)
 8002122:	f000 fbf9 	bl	8002918 <HAL_GPIO_WritePin>

	
	
    uint32_t avg_x, avg_y = 0;		
 8002126:	2300      	movs	r3, #0
 8002128:	623b      	str	r3, [r7, #32]
		uint16_t rawx, rawy = 0;	
 800212a:	2300      	movs	r3, #0
 800212c:	81fb      	strh	r3, [r7, #14]
		uint32_t calculating_x, calculating_y = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	61bb      	str	r3, [r7, #24]
	
    uint32_t samples = NO_OF_POSITION_SAMPLES;
 8002132:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002136:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	613b      	str	r3, [r7, #16]

		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 800213c:	2200      	movs	r2, #0
 800213e:	2140      	movs	r1, #64	; 0x40
 8002140:	484d      	ldr	r0, [pc, #308]	; (8002278 <TP_Read_Coordinates+0x178>)
 8002142:	f000 fbe9 	bl	8002918 <HAL_GPIO_WritePin>

	
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8002146:	e023      	b.n	8002190 <TP_Read_Coordinates+0x90>
    {			
        TP_Write(CMD_RDY);
 8002148:	2090      	movs	r0, #144	; 0x90
 800214a:	f7ff ffa1 	bl	8002090 <TP_Write>

				rawy = TP_Read();	
 800214e:	f7ff ff73 	bl	8002038 <TP_Read>
 8002152:	4603      	mov	r3, r0
 8002154:	81fb      	strh	r3, [r7, #14]
				avg_y += rawy;
 8002156:	89fb      	ldrh	r3, [r7, #14]
 8002158:	6a3a      	ldr	r2, [r7, #32]
 800215a:	4413      	add	r3, r2
 800215c:	623b      	str	r3, [r7, #32]
				calculating_y += rawy;
 800215e:	89fb      	ldrh	r3, [r7, #14]
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4413      	add	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]

				
        TP_Write(CMD_RDX);
 8002166:	20d0      	movs	r0, #208	; 0xd0
 8002168:	f7ff ff92 	bl	8002090 <TP_Write>
        rawx = TP_Read();
 800216c:	f7ff ff64 	bl	8002038 <TP_Read>
 8002170:	4603      	mov	r3, r0
 8002172:	81bb      	strh	r3, [r7, #12]
				avg_x += rawx;
 8002174:	89bb      	ldrh	r3, [r7, #12]
 8002176:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002178:	4413      	add	r3, r2
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
				calculating_x += rawx;
 800217c:	89bb      	ldrh	r3, [r7, #12]
 800217e:	69fa      	ldr	r2, [r7, #28]
 8002180:	4413      	add	r3, r2
 8002182:	61fb      	str	r3, [r7, #28]
        samples--;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	3b01      	subs	r3, #1
 8002188:	617b      	str	r3, [r7, #20]
				counted_samples++;
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	3301      	adds	r3, #1
 800218e:	613b      	str	r3, [r7, #16]
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d006      	beq.n	80021a4 <TP_Read_Coordinates+0xa4>
 8002196:	2104      	movs	r1, #4
 8002198:	4837      	ldr	r0, [pc, #220]	; (8002278 <TP_Read_Coordinates+0x178>)
 800219a:	f000 fba5 	bl	80028e8 <HAL_GPIO_ReadPin>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0d1      	beq.n	8002148 <TP_Read_Coordinates+0x48>
    };
		
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 80021a4:	2201      	movs	r2, #1
 80021a6:	2140      	movs	r1, #64	; 0x40
 80021a8:	4833      	ldr	r0, [pc, #204]	; (8002278 <TP_Read_Coordinates+0x178>)
 80021aa:	f000 fbb5 	bl	8002918 <HAL_GPIO_WritePin>

		
		if((counted_samples == NO_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021b4:	d14d      	bne.n	8002252 <TP_Read_Coordinates+0x152>
 80021b6:	2104      	movs	r1, #4
 80021b8:	482f      	ldr	r0, [pc, #188]	; (8002278 <TP_Read_Coordinates+0x178>)
 80021ba:	f000 fb95 	bl	80028e8 <HAL_GPIO_ReadPin>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d146      	bne.n	8002252 <TP_Read_Coordinates+0x152>
		{
		
		calculating_x /= counted_samples;
 80021c4:	69fa      	ldr	r2, [r7, #28]
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021cc:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d6:	61bb      	str	r3, [r7, #24]
		
		rawx = calculating_x;
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	81bb      	strh	r3, [r7, #12]
		rawy = calculating_y;		
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	81fb      	strh	r3, [r7, #14]
		
		rawx *= -1;
 80021e0:	89bb      	ldrh	r3, [r7, #12]
 80021e2:	425b      	negs	r3, r3
 80021e4:	81bb      	strh	r3, [r7, #12]
		rawy *= -1;
 80021e6:	89fb      	ldrh	r3, [r7, #14]
 80021e8:	425b      	negs	r3, r3
 80021ea:	81fb      	strh	r3, [r7, #14]
		
		//CONVERTING 16bit Value to Screen coordinates
    // 65535/273 = 240!
		// 65535/204 = 320!
    Coordinates[0] = ((240 - (rawx/X_TRANSLATION)) - X_OFFSET)*X_MAGNITUDE;
 80021ec:	89ba      	ldrh	r2, [r7, #12]
 80021ee:	4b23      	ldr	r3, [pc, #140]	; (800227c <TP_Read_Coordinates+0x17c>)
 80021f0:	fba3 1302 	umull	r1, r3, r3, r2
 80021f4:	1ad2      	subs	r2, r2, r3
 80021f6:	0852      	lsrs	r2, r2, #1
 80021f8:	4413      	add	r3, r2
 80021fa:	0a1b      	lsrs	r3, r3, #8
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
 8002202:	ee07 3a90 	vmov	s15, r3
 8002206:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800220a:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8002270 <TP_Read_Coordinates+0x170>
 800220e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002212:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002216:	ee17 3a90 	vmov	r3, s15
 800221a:	b29a      	uxth	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = ((rawy/Y_TRANSLATION)- Y_OFFSET)*Y_MAGNITUDE;
 8002220:	89fb      	ldrh	r3, [r7, #14]
 8002222:	4a17      	ldr	r2, [pc, #92]	; (8002280 <TP_Read_Coordinates+0x180>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	09db      	lsrs	r3, r3, #7
 800222a:	b29b      	uxth	r3, r3
 800222c:	3b0f      	subs	r3, #15
 800222e:	ee07 3a90 	vmov	s15, r3
 8002232:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002236:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8002270 <TP_Read_Coordinates+0x170>
 800223a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3302      	adds	r3, #2
 8002242:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002246:	ee17 2a90 	vmov	r2, s15
 800224a:	b292      	uxth	r2, r2
 800224c:	801a      	strh	r2, [r3, #0]
		
		return TOUCHPAD_DATA_OK;			
 800224e:	2301      	movs	r3, #1
 8002250:	e007      	b.n	8002262 <TP_Read_Coordinates+0x162>
		}
		else
		{
			Coordinates[0] = 0;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3302      	adds	r3, #2
 800225c:	2200      	movs	r2, #0
 800225e:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 8002260:	2300      	movs	r3, #0
		}
}
 8002262:	4618      	mov	r0, r3
 8002264:	3728      	adds	r7, #40	; 0x28
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	f3af 8000 	nop.w
 8002270:	28f5c28f 	.word	0x28f5c28f
 8002274:	3ff28f5c 	.word	0x3ff28f5c
 8002278:	40021000 	.word	0x40021000
 800227c:	e01e01e1 	.word	0xe01e01e1
 8002280:	a0a0a0a1 	.word	0xa0a0a0a1

08002284 <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8002288:	2104      	movs	r1, #4
 800228a:	4805      	ldr	r0, [pc, #20]	; (80022a0 <TP_Touchpad_Pressed+0x1c>)
 800228c:	f000 fb2c 	bl	80028e8 <HAL_GPIO_ReadPin>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <TP_Touchpad_Pressed+0x16>
	{
		return TOUCHPAD_PRESSED;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <TP_Touchpad_Pressed+0x18>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 800229a:	2300      	movs	r3, #0
	}
}
 800229c:	4618      	mov	r0, r3
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40021000 	.word	0x40021000

080022a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_Init+0x34>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <HAL_Init+0x34>)
 80022ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022b2:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b4:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <HAL_Init+0x34>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a07      	ldr	r2, [pc, #28]	; (80022d8 <HAL_Init+0x34>)
 80022ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c0:	2003      	movs	r0, #3
 80022c2:	f000 f931 	bl	8002528 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022c6:	2000      	movs	r0, #0
 80022c8:	f000 f808 	bl	80022dc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80022cc:	f7fe fef4 	bl	80010b8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40023c00 	.word	0x40023c00

080022dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e4:	4b12      	ldr	r3, [pc, #72]	; (8002330 <HAL_InitTick+0x54>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b12      	ldr	r3, [pc, #72]	; (8002334 <HAL_InitTick+0x58>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 f93b 	bl	8002576 <HAL_SYSTICK_Config>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e00e      	b.n	8002328 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	d80a      	bhi.n	8002326 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002310:	2200      	movs	r2, #0
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	f04f 30ff 	mov.w	r0, #4294967295
 8002318:	f000 f911 	bl	800253e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800231c:	4a06      	ldr	r2, [pc, #24]	; (8002338 <HAL_InitTick+0x5c>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000000 	.word	0x20000000
 8002334:	2000000c 	.word	0x2000000c
 8002338:	20000008 	.word	0x20000008

0800233c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002340:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_IncTick+0x20>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b06      	ldr	r3, [pc, #24]	; (8002360 <HAL_IncTick+0x24>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4413      	add	r3, r2
 800234c:	4a04      	ldr	r2, [pc, #16]	; (8002360 <HAL_IncTick+0x24>)
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	2000000c 	.word	0x2000000c
 8002360:	20000478 	.word	0x20000478

08002364 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return uwTick;
 8002368:	4b03      	ldr	r3, [pc, #12]	; (8002378 <HAL_GetTick+0x14>)
 800236a:	681b      	ldr	r3, [r3, #0]
}
 800236c:	4618      	mov	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	20000478 	.word	0x20000478

0800237c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff ffee 	bl	8002364 <HAL_GetTick>
 8002388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002394:	d005      	beq.n	80023a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002396:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <HAL_Delay+0x44>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023a2:	bf00      	nop
 80023a4:	f7ff ffde 	bl	8002364 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d8f7      	bhi.n	80023a4 <HAL_Delay+0x28>
  {
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2000000c 	.word	0x2000000c

080023c4 <__NVIC_SetPriorityGrouping>:
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <__NVIC_SetPriorityGrouping+0x40>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023e0:	4013      	ands	r3, r2
 80023e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80023ec:	4b06      	ldr	r3, [pc, #24]	; (8002408 <__NVIC_SetPriorityGrouping+0x44>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	; (8002404 <__NVIC_SetPriorityGrouping+0x40>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00
 8002408:	05fa0000 	.word	0x05fa0000

0800240c <__NVIC_GetPriorityGrouping>:
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002410:	4b04      	ldr	r3, [pc, #16]	; (8002424 <__NVIC_GetPriorityGrouping+0x18>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	0a1b      	lsrs	r3, r3, #8
 8002416:	f003 0307 	and.w	r3, r3, #7
}
 800241a:	4618      	mov	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <__NVIC_SetPriority>:
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	6039      	str	r1, [r7, #0]
 8002432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	2b00      	cmp	r3, #0
 800243a:	db0a      	blt.n	8002452 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	b2da      	uxtb	r2, r3
 8002440:	490c      	ldr	r1, [pc, #48]	; (8002474 <__NVIC_SetPriority+0x4c>)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	0112      	lsls	r2, r2, #4
 8002448:	b2d2      	uxtb	r2, r2
 800244a:	440b      	add	r3, r1
 800244c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002450:	e00a      	b.n	8002468 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	b2da      	uxtb	r2, r3
 8002456:	4908      	ldr	r1, [pc, #32]	; (8002478 <__NVIC_SetPriority+0x50>)
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	3b04      	subs	r3, #4
 8002460:	0112      	lsls	r2, r2, #4
 8002462:	b2d2      	uxtb	r2, r2
 8002464:	440b      	add	r3, r1
 8002466:	761a      	strb	r2, [r3, #24]
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	e000e100 	.word	0xe000e100
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <NVIC_EncodePriority>:
{
 800247c:	b480      	push	{r7}
 800247e:	b089      	sub	sp, #36	; 0x24
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	f1c3 0307 	rsb	r3, r3, #7
 8002496:	2b04      	cmp	r3, #4
 8002498:	bf28      	it	cs
 800249a:	2304      	movcs	r3, #4
 800249c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	3304      	adds	r3, #4
 80024a2:	2b06      	cmp	r3, #6
 80024a4:	d902      	bls.n	80024ac <NVIC_EncodePriority+0x30>
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	3b03      	subs	r3, #3
 80024aa:	e000      	b.n	80024ae <NVIC_EncodePriority+0x32>
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b0:	f04f 32ff 	mov.w	r2, #4294967295
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	43da      	mvns	r2, r3
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	401a      	ands	r2, r3
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024c4:	f04f 31ff 	mov.w	r1, #4294967295
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	fa01 f303 	lsl.w	r3, r1, r3
 80024ce:	43d9      	mvns	r1, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d4:	4313      	orrs	r3, r2
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3724      	adds	r7, #36	; 0x24
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
	...

080024e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3b01      	subs	r3, #1
 80024f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024f4:	d301      	bcc.n	80024fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024f6:	2301      	movs	r3, #1
 80024f8:	e00f      	b.n	800251a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024fa:	4a0a      	ldr	r2, [pc, #40]	; (8002524 <SysTick_Config+0x40>)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3b01      	subs	r3, #1
 8002500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002502:	210f      	movs	r1, #15
 8002504:	f04f 30ff 	mov.w	r0, #4294967295
 8002508:	f7ff ff8e 	bl	8002428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800250c:	4b05      	ldr	r3, [pc, #20]	; (8002524 <SysTick_Config+0x40>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002512:	4b04      	ldr	r3, [pc, #16]	; (8002524 <SysTick_Config+0x40>)
 8002514:	2207      	movs	r2, #7
 8002516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	e000e010 	.word	0xe000e010

08002528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f7ff ff47 	bl	80023c4 <__NVIC_SetPriorityGrouping>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800253e:	b580      	push	{r7, lr}
 8002540:	b086      	sub	sp, #24
 8002542:	af00      	add	r7, sp, #0
 8002544:	4603      	mov	r3, r0
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607a      	str	r2, [r7, #4]
 800254a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002550:	f7ff ff5c 	bl	800240c <__NVIC_GetPriorityGrouping>
 8002554:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	68b9      	ldr	r1, [r7, #8]
 800255a:	6978      	ldr	r0, [r7, #20]
 800255c:	f7ff ff8e 	bl	800247c <NVIC_EncodePriority>
 8002560:	4602      	mov	r2, r0
 8002562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002566:	4611      	mov	r1, r2
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff5d 	bl	8002428 <__NVIC_SetPriority>
}
 800256e:	bf00      	nop
 8002570:	3718      	adds	r7, #24
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b082      	sub	sp, #8
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff ffb0 	bl	80024e4 <SysTick_Config>
 8002584:	4603      	mov	r3, r0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002590:	b480      	push	{r7}
 8002592:	b089      	sub	sp, #36	; 0x24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80025a2:	2300      	movs	r3, #0
 80025a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80025a6:	2300      	movs	r3, #0
 80025a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80025aa:	2300      	movs	r3, #0
 80025ac:	61fb      	str	r3, [r7, #28]
 80025ae:	e175      	b.n	800289c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80025b0:	2201      	movs	r2, #1
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	4013      	ands	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	f040 8164 	bne.w	8002896 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d00b      	beq.n	80025ee <HAL_GPIO_Init+0x5e>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d007      	beq.n	80025ee <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025e2:	2b11      	cmp	r3, #17
 80025e4:	d003      	beq.n	80025ee <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b12      	cmp	r3, #18
 80025ec:	d130      	bne.n	8002650 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	2203      	movs	r2, #3
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	4013      	ands	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	68da      	ldr	r2, [r3, #12]
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4313      	orrs	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002624:	2201      	movs	r2, #1
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	091b      	lsrs	r3, r3, #4
 800263a:	f003 0201 	and.w	r2, r3, #1
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	2203      	movs	r2, #3
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	43db      	mvns	r3, r3
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	4013      	ands	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4313      	orrs	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b02      	cmp	r3, #2
 8002686:	d003      	beq.n	8002690 <HAL_GPIO_Init+0x100>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b12      	cmp	r3, #18
 800268e:	d123      	bne.n	80026d8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	08da      	lsrs	r2, r3, #3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3208      	adds	r2, #8
 8002698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800269c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	220f      	movs	r2, #15
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	08da      	lsrs	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3208      	adds	r2, #8
 80026d2:	69b9      	ldr	r1, [r7, #24]
 80026d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	2203      	movs	r2, #3
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 0203 	and.w	r2, r3, #3
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 80be 	beq.w	8002896 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800271a:	4b66      	ldr	r3, [pc, #408]	; (80028b4 <HAL_GPIO_Init+0x324>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	4a65      	ldr	r2, [pc, #404]	; (80028b4 <HAL_GPIO_Init+0x324>)
 8002720:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002724:	6453      	str	r3, [r2, #68]	; 0x44
 8002726:	4b63      	ldr	r3, [pc, #396]	; (80028b4 <HAL_GPIO_Init+0x324>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002732:	4a61      	ldr	r2, [pc, #388]	; (80028b8 <HAL_GPIO_Init+0x328>)
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	089b      	lsrs	r3, r3, #2
 8002738:	3302      	adds	r3, #2
 800273a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	220f      	movs	r2, #15
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43db      	mvns	r3, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4013      	ands	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a58      	ldr	r2, [pc, #352]	; (80028bc <HAL_GPIO_Init+0x32c>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d037      	beq.n	80027ce <HAL_GPIO_Init+0x23e>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a57      	ldr	r2, [pc, #348]	; (80028c0 <HAL_GPIO_Init+0x330>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d031      	beq.n	80027ca <HAL_GPIO_Init+0x23a>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a56      	ldr	r2, [pc, #344]	; (80028c4 <HAL_GPIO_Init+0x334>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d02b      	beq.n	80027c6 <HAL_GPIO_Init+0x236>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a55      	ldr	r2, [pc, #340]	; (80028c8 <HAL_GPIO_Init+0x338>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d025      	beq.n	80027c2 <HAL_GPIO_Init+0x232>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a54      	ldr	r2, [pc, #336]	; (80028cc <HAL_GPIO_Init+0x33c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d01f      	beq.n	80027be <HAL_GPIO_Init+0x22e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a53      	ldr	r2, [pc, #332]	; (80028d0 <HAL_GPIO_Init+0x340>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d019      	beq.n	80027ba <HAL_GPIO_Init+0x22a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a52      	ldr	r2, [pc, #328]	; (80028d4 <HAL_GPIO_Init+0x344>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d013      	beq.n	80027b6 <HAL_GPIO_Init+0x226>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a51      	ldr	r2, [pc, #324]	; (80028d8 <HAL_GPIO_Init+0x348>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d00d      	beq.n	80027b2 <HAL_GPIO_Init+0x222>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a50      	ldr	r2, [pc, #320]	; (80028dc <HAL_GPIO_Init+0x34c>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d007      	beq.n	80027ae <HAL_GPIO_Init+0x21e>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a4f      	ldr	r2, [pc, #316]	; (80028e0 <HAL_GPIO_Init+0x350>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d101      	bne.n	80027aa <HAL_GPIO_Init+0x21a>
 80027a6:	2309      	movs	r3, #9
 80027a8:	e012      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027aa:	230a      	movs	r3, #10
 80027ac:	e010      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027ae:	2308      	movs	r3, #8
 80027b0:	e00e      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027b2:	2307      	movs	r3, #7
 80027b4:	e00c      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027b6:	2306      	movs	r3, #6
 80027b8:	e00a      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027ba:	2305      	movs	r3, #5
 80027bc:	e008      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027be:	2304      	movs	r3, #4
 80027c0:	e006      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027c2:	2303      	movs	r3, #3
 80027c4:	e004      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027c6:	2302      	movs	r3, #2
 80027c8:	e002      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027ca:	2301      	movs	r3, #1
 80027cc:	e000      	b.n	80027d0 <HAL_GPIO_Init+0x240>
 80027ce:	2300      	movs	r3, #0
 80027d0:	69fa      	ldr	r2, [r7, #28]
 80027d2:	f002 0203 	and.w	r2, r2, #3
 80027d6:	0092      	lsls	r2, r2, #2
 80027d8:	4093      	lsls	r3, r2
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4313      	orrs	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80027e0:	4935      	ldr	r1, [pc, #212]	; (80028b8 <HAL_GPIO_Init+0x328>)
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	089b      	lsrs	r3, r3, #2
 80027e6:	3302      	adds	r3, #2
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ee:	4b3d      	ldr	r3, [pc, #244]	; (80028e4 <HAL_GPIO_Init+0x354>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	43db      	mvns	r3, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4013      	ands	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002812:	4a34      	ldr	r2, [pc, #208]	; (80028e4 <HAL_GPIO_Init+0x354>)
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002818:	4b32      	ldr	r3, [pc, #200]	; (80028e4 <HAL_GPIO_Init+0x354>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800283c:	4a29      	ldr	r2, [pc, #164]	; (80028e4 <HAL_GPIO_Init+0x354>)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002842:	4b28      	ldr	r3, [pc, #160]	; (80028e4 <HAL_GPIO_Init+0x354>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	43db      	mvns	r3, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4013      	ands	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002866:	4a1f      	ldr	r2, [pc, #124]	; (80028e4 <HAL_GPIO_Init+0x354>)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800286c:	4b1d      	ldr	r3, [pc, #116]	; (80028e4 <HAL_GPIO_Init+0x354>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	43db      	mvns	r3, r3
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	4013      	ands	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d003      	beq.n	8002890 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	4313      	orrs	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002890:	4a14      	ldr	r2, [pc, #80]	; (80028e4 <HAL_GPIO_Init+0x354>)
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3301      	adds	r3, #1
 800289a:	61fb      	str	r3, [r7, #28]
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	2b0f      	cmp	r3, #15
 80028a0:	f67f ae86 	bls.w	80025b0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80028a4:	bf00      	nop
 80028a6:	bf00      	nop
 80028a8:	3724      	adds	r7, #36	; 0x24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40013800 	.word	0x40013800
 80028bc:	40020000 	.word	0x40020000
 80028c0:	40020400 	.word	0x40020400
 80028c4:	40020800 	.word	0x40020800
 80028c8:	40020c00 	.word	0x40020c00
 80028cc:	40021000 	.word	0x40021000
 80028d0:	40021400 	.word	0x40021400
 80028d4:	40021800 	.word	0x40021800
 80028d8:	40021c00 	.word	0x40021c00
 80028dc:	40022000 	.word	0x40022000
 80028e0:	40022400 	.word	0x40022400
 80028e4:	40013c00 	.word	0x40013c00

080028e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	460b      	mov	r3, r1
 80028f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691a      	ldr	r2, [r3, #16]
 80028f8:	887b      	ldrh	r3, [r7, #2]
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d002      	beq.n	8002906 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002900:	2301      	movs	r3, #1
 8002902:	73fb      	strb	r3, [r7, #15]
 8002904:	e001      	b.n	800290a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002906:	2300      	movs	r3, #0
 8002908:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800290a:	7bfb      	ldrb	r3, [r7, #15]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	460b      	mov	r3, r1
 8002922:	807b      	strh	r3, [r7, #2]
 8002924:	4613      	mov	r3, r2
 8002926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002928:	787b      	ldrb	r3, [r7, #1]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800292e:	887a      	ldrh	r2, [r7, #2]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002934:	e003      	b.n	800293e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002936:	887b      	ldrh	r3, [r7, #2]
 8002938:	041a      	lsls	r2, r3, #16
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	619a      	str	r2, [r3, #24]
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002950:	4b05      	ldr	r3, [pc, #20]	; (8002968 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a04      	ldr	r2, [pc, #16]	; (8002968 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002956:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800295a:	6013      	str	r3, [r2, #0]
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40007000 	.word	0x40007000

0800296c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002972:	2300      	movs	r3, #0
 8002974:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002976:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <HAL_PWREx_EnableOverDrive+0x98>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	4a22      	ldr	r2, [pc, #136]	; (8002a04 <HAL_PWREx_EnableOverDrive+0x98>)
 800297c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002980:	6413      	str	r3, [r2, #64]	; 0x40
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <HAL_PWREx_EnableOverDrive+0x98>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800298e:	4b1e      	ldr	r3, [pc, #120]	; (8002a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a1d      	ldr	r2, [pc, #116]	; (8002a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002998:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800299a:	f7ff fce3 	bl	8002364 <HAL_GetTick>
 800299e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029a0:	e009      	b.n	80029b6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029a2:	f7ff fcdf 	bl	8002364 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029b0:	d901      	bls.n	80029b6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e022      	b.n	80029fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029b6:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c2:	d1ee      	bne.n	80029a2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80029c4:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a0f      	ldr	r2, [pc, #60]	; (8002a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029d0:	f7ff fcc8 	bl	8002364 <HAL_GetTick>
 80029d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029d6:	e009      	b.n	80029ec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029d8:	f7ff fcc4 	bl	8002364 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029e6:	d901      	bls.n	80029ec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e007      	b.n	80029fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029ec:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80029f8:	d1ee      	bne.n	80029d8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40007000 	.word	0x40007000

08002a0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a14:	2300      	movs	r3, #0
 8002a16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e29b      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 8087 	beq.w	8002b3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a30:	4b96      	ldr	r3, [pc, #600]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 030c 	and.w	r3, r3, #12
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d00c      	beq.n	8002a56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a3c:	4b93      	ldr	r3, [pc, #588]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 030c 	and.w	r3, r3, #12
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	d112      	bne.n	8002a6e <HAL_RCC_OscConfig+0x62>
 8002a48:	4b90      	ldr	r3, [pc, #576]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a54:	d10b      	bne.n	8002a6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a56:	4b8d      	ldr	r3, [pc, #564]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d06c      	beq.n	8002b3c <HAL_RCC_OscConfig+0x130>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d168      	bne.n	8002b3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e275      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a76:	d106      	bne.n	8002a86 <HAL_RCC_OscConfig+0x7a>
 8002a78:	4b84      	ldr	r3, [pc, #528]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a83      	ldr	r2, [pc, #524]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	e02e      	b.n	8002ae4 <HAL_RCC_OscConfig+0xd8>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x9c>
 8002a8e:	4b7f      	ldr	r3, [pc, #508]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a7e      	ldr	r2, [pc, #504]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a98:	6013      	str	r3, [r2, #0]
 8002a9a:	4b7c      	ldr	r3, [pc, #496]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a7b      	ldr	r2, [pc, #492]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002aa0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e01d      	b.n	8002ae4 <HAL_RCC_OscConfig+0xd8>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ab0:	d10c      	bne.n	8002acc <HAL_RCC_OscConfig+0xc0>
 8002ab2:	4b76      	ldr	r3, [pc, #472]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a75      	ldr	r2, [pc, #468]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	4b73      	ldr	r3, [pc, #460]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a72      	ldr	r2, [pc, #456]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	e00b      	b.n	8002ae4 <HAL_RCC_OscConfig+0xd8>
 8002acc:	4b6f      	ldr	r3, [pc, #444]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a6e      	ldr	r2, [pc, #440]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ad6:	6013      	str	r3, [r2, #0]
 8002ad8:	4b6c      	ldr	r3, [pc, #432]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a6b      	ldr	r2, [pc, #428]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d013      	beq.n	8002b14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aec:	f7ff fc3a 	bl	8002364 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af4:	f7ff fc36 	bl	8002364 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b64      	cmp	r3, #100	; 0x64
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e229      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	4b61      	ldr	r3, [pc, #388]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0xe8>
 8002b12:	e014      	b.n	8002b3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7ff fc26 	bl	8002364 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b1c:	f7ff fc22 	bl	8002364 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b64      	cmp	r3, #100	; 0x64
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e215      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2e:	4b57      	ldr	r3, [pc, #348]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f0      	bne.n	8002b1c <HAL_RCC_OscConfig+0x110>
 8002b3a:	e000      	b.n	8002b3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d069      	beq.n	8002c1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b4a:	4b50      	ldr	r3, [pc, #320]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 030c 	and.w	r3, r3, #12
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00b      	beq.n	8002b6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b56:	4b4d      	ldr	r3, [pc, #308]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d11c      	bne.n	8002b9c <HAL_RCC_OscConfig+0x190>
 8002b62:	4b4a      	ldr	r3, [pc, #296]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d116      	bne.n	8002b9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b6e:	4b47      	ldr	r3, [pc, #284]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_RCC_OscConfig+0x17a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d001      	beq.n	8002b86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e1e9      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b86:	4b41      	ldr	r3, [pc, #260]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	493d      	ldr	r1, [pc, #244]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b9a:	e040      	b.n	8002c1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d023      	beq.n	8002bec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba4:	4b39      	ldr	r3, [pc, #228]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a38      	ldr	r2, [pc, #224]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002baa:	f043 0301 	orr.w	r3, r3, #1
 8002bae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7ff fbd8 	bl	8002364 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bb8:	f7ff fbd4 	bl	8002364 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e1c7      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bca:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd6:	4b2d      	ldr	r3, [pc, #180]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	4929      	ldr	r1, [pc, #164]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	600b      	str	r3, [r1, #0]
 8002bea:	e018      	b.n	8002c1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bec:	4b27      	ldr	r3, [pc, #156]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a26      	ldr	r2, [pc, #152]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002bf2:	f023 0301 	bic.w	r3, r3, #1
 8002bf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7ff fbb4 	bl	8002364 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c00:	f7ff fbb0 	bl	8002364 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e1a3      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c12:	4b1e      	ldr	r3, [pc, #120]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d038      	beq.n	8002c9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d019      	beq.n	8002c66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c32:	4b16      	ldr	r3, [pc, #88]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c36:	4a15      	ldr	r2, [pc, #84]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002c38:	f043 0301 	orr.w	r3, r3, #1
 8002c3c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3e:	f7ff fb91 	bl	8002364 <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c46:	f7ff fb8d 	bl	8002364 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e180      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c58:	4b0c      	ldr	r3, [pc, #48]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002c5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d0f0      	beq.n	8002c46 <HAL_RCC_OscConfig+0x23a>
 8002c64:	e01a      	b.n	8002c9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c66:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c6a:	4a08      	ldr	r2, [pc, #32]	; (8002c8c <HAL_RCC_OscConfig+0x280>)
 8002c6c:	f023 0301 	bic.w	r3, r3, #1
 8002c70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c72:	f7ff fb77 	bl	8002364 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c78:	e00a      	b.n	8002c90 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c7a:	f7ff fb73 	bl	8002364 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d903      	bls.n	8002c90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e166      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
 8002c8c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c90:	4b92      	ldr	r3, [pc, #584]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ee      	bne.n	8002c7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f000 80a4 	beq.w	8002df2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002caa:	4b8c      	ldr	r3, [pc, #560]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10d      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	4b89      	ldr	r3, [pc, #548]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	4a88      	ldr	r2, [pc, #544]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc2:	4b86      	ldr	r3, [pc, #536]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cd2:	4b83      	ldr	r3, [pc, #524]	; (8002ee0 <HAL_RCC_OscConfig+0x4d4>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d118      	bne.n	8002d10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002cde:	4b80      	ldr	r3, [pc, #512]	; (8002ee0 <HAL_RCC_OscConfig+0x4d4>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a7f      	ldr	r2, [pc, #508]	; (8002ee0 <HAL_RCC_OscConfig+0x4d4>)
 8002ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cea:	f7ff fb3b 	bl	8002364 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf2:	f7ff fb37 	bl	8002364 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b64      	cmp	r3, #100	; 0x64
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e12a      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d04:	4b76      	ldr	r3, [pc, #472]	; (8002ee0 <HAL_RCC_OscConfig+0x4d4>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0f0      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d106      	bne.n	8002d26 <HAL_RCC_OscConfig+0x31a>
 8002d18:	4b70      	ldr	r3, [pc, #448]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d1c:	4a6f      	ldr	r2, [pc, #444]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d1e:	f043 0301 	orr.w	r3, r3, #1
 8002d22:	6713      	str	r3, [r2, #112]	; 0x70
 8002d24:	e02d      	b.n	8002d82 <HAL_RCC_OscConfig+0x376>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCC_OscConfig+0x33c>
 8002d2e:	4b6b      	ldr	r3, [pc, #428]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d32:	4a6a      	ldr	r2, [pc, #424]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	6713      	str	r3, [r2, #112]	; 0x70
 8002d3a:	4b68      	ldr	r3, [pc, #416]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3e:	4a67      	ldr	r2, [pc, #412]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d40:	f023 0304 	bic.w	r3, r3, #4
 8002d44:	6713      	str	r3, [r2, #112]	; 0x70
 8002d46:	e01c      	b.n	8002d82 <HAL_RCC_OscConfig+0x376>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b05      	cmp	r3, #5
 8002d4e:	d10c      	bne.n	8002d6a <HAL_RCC_OscConfig+0x35e>
 8002d50:	4b62      	ldr	r3, [pc, #392]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d54:	4a61      	ldr	r2, [pc, #388]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d56:	f043 0304 	orr.w	r3, r3, #4
 8002d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5c:	4b5f      	ldr	r3, [pc, #380]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d60:	4a5e      	ldr	r2, [pc, #376]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6713      	str	r3, [r2, #112]	; 0x70
 8002d68:	e00b      	b.n	8002d82 <HAL_RCC_OscConfig+0x376>
 8002d6a:	4b5c      	ldr	r3, [pc, #368]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6e:	4a5b      	ldr	r2, [pc, #364]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	6713      	str	r3, [r2, #112]	; 0x70
 8002d76:	4b59      	ldr	r3, [pc, #356]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7a:	4a58      	ldr	r2, [pc, #352]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002d7c:	f023 0304 	bic.w	r3, r3, #4
 8002d80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d015      	beq.n	8002db6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d8a:	f7ff faeb 	bl	8002364 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d90:	e00a      	b.n	8002da8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d92:	f7ff fae7 	bl	8002364 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e0d8      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da8:	4b4c      	ldr	r3, [pc, #304]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0ee      	beq.n	8002d92 <HAL_RCC_OscConfig+0x386>
 8002db4:	e014      	b.n	8002de0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db6:	f7ff fad5 	bl	8002364 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dbc:	e00a      	b.n	8002dd4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dbe:	f7ff fad1 	bl	8002364 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e0c2      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd4:	4b41      	ldr	r3, [pc, #260]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1ee      	bne.n	8002dbe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d105      	bne.n	8002df2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de6:	4b3d      	ldr	r3, [pc, #244]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	4a3c      	ldr	r2, [pc, #240]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002df0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 80ae 	beq.w	8002f58 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dfc:	4b37      	ldr	r3, [pc, #220]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 030c 	and.w	r3, r3, #12
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d06d      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d14b      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e10:	4b32      	ldr	r3, [pc, #200]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a31      	ldr	r2, [pc, #196]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1c:	f7ff faa2 	bl	8002364 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e24:	f7ff fa9e 	bl	8002364 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e091      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e36:	4b29      	ldr	r3, [pc, #164]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69da      	ldr	r2, [r3, #28]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	019b      	lsls	r3, r3, #6
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e58:	085b      	lsrs	r3, r3, #1
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	041b      	lsls	r3, r3, #16
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	061b      	lsls	r3, r3, #24
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	071b      	lsls	r3, r3, #28
 8002e6e:	491b      	ldr	r1, [pc, #108]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a18      	ldr	r2, [pc, #96]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e80:	f7ff fa70 	bl	8002364 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e88:	f7ff fa6c 	bl	8002364 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e05f      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0f0      	beq.n	8002e88 <HAL_RCC_OscConfig+0x47c>
 8002ea6:	e057      	b.n	8002f58 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea8:	4b0c      	ldr	r3, [pc, #48]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a0b      	ldr	r2, [pc, #44]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002eae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb4:	f7ff fa56 	bl	8002364 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ebc:	f7ff fa52 	bl	8002364 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e045      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ece:	4b03      	ldr	r3, [pc, #12]	; (8002edc <HAL_RCC_OscConfig+0x4d0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f0      	bne.n	8002ebc <HAL_RCC_OscConfig+0x4b0>
 8002eda:	e03d      	b.n	8002f58 <HAL_RCC_OscConfig+0x54c>
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002ee4:	4b1f      	ldr	r3, [pc, #124]	; (8002f64 <HAL_RCC_OscConfig+0x558>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d030      	beq.n	8002f54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d129      	bne.n	8002f54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d122      	bne.n	8002f54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f14:	4013      	ands	r3, r2
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f1a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d119      	bne.n	8002f54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2a:	085b      	lsrs	r3, r3, #1
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d10f      	bne.n	8002f54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d107      	bne.n	8002f54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d001      	beq.n	8002f58 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e000      	b.n	8002f5a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40023800 	.word	0x40023800

08002f68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0d0      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f80:	4b6a      	ldr	r3, [pc, #424]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d910      	bls.n	8002fb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f8e:	4b67      	ldr	r3, [pc, #412]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f023 020f 	bic.w	r2, r3, #15
 8002f96:	4965      	ldr	r1, [pc, #404]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f9e:	4b63      	ldr	r3, [pc, #396]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 030f 	and.w	r3, r3, #15
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d001      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e0b8      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d020      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0304 	and.w	r3, r3, #4
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d005      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fc8:	4b59      	ldr	r3, [pc, #356]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	4a58      	ldr	r2, [pc, #352]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8002fce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0308 	and.w	r3, r3, #8
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fe0:	4b53      	ldr	r3, [pc, #332]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	4a52      	ldr	r2, [pc, #328]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8002fe6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fec:	4b50      	ldr	r3, [pc, #320]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	494d      	ldr	r1, [pc, #308]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d040      	beq.n	800308c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d107      	bne.n	8003022 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003012:	4b47      	ldr	r3, [pc, #284]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d115      	bne.n	800304a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e07f      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d107      	bne.n	800303a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800302a:	4b41      	ldr	r3, [pc, #260]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d109      	bne.n	800304a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e073      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303a:	4b3d      	ldr	r3, [pc, #244]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e06b      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800304a:	4b39      	ldr	r3, [pc, #228]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f023 0203 	bic.w	r2, r3, #3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	4936      	ldr	r1, [pc, #216]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8003058:	4313      	orrs	r3, r2
 800305a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800305c:	f7ff f982 	bl	8002364 <HAL_GetTick>
 8003060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003062:	e00a      	b.n	800307a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003064:	f7ff f97e 	bl	8002364 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003072:	4293      	cmp	r3, r2
 8003074:	d901      	bls.n	800307a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e053      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800307a:	4b2d      	ldr	r3, [pc, #180]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 020c 	and.w	r2, r3, #12
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	429a      	cmp	r2, r3
 800308a:	d1eb      	bne.n	8003064 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800308c:	4b27      	ldr	r3, [pc, #156]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 030f 	and.w	r3, r3, #15
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d210      	bcs.n	80030bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309a:	4b24      	ldr	r3, [pc, #144]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f023 020f 	bic.w	r2, r3, #15
 80030a2:	4922      	ldr	r1, [pc, #136]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030aa:	4b20      	ldr	r3, [pc, #128]	; (800312c <HAL_RCC_ClockConfig+0x1c4>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	683a      	ldr	r2, [r7, #0]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d001      	beq.n	80030bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e032      	b.n	8003122 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030c8:	4b19      	ldr	r3, [pc, #100]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	4916      	ldr	r1, [pc, #88]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0308 	and.w	r3, r3, #8
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d009      	beq.n	80030fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030e6:	4b12      	ldr	r3, [pc, #72]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	490e      	ldr	r1, [pc, #56]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030fa:	f000 f821 	bl	8003140 <HAL_RCC_GetSysClockFreq>
 80030fe:	4602      	mov	r2, r0
 8003100:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <HAL_RCC_ClockConfig+0x1c8>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	490a      	ldr	r1, [pc, #40]	; (8003134 <HAL_RCC_ClockConfig+0x1cc>)
 800310c:	5ccb      	ldrb	r3, [r1, r3]
 800310e:	fa22 f303 	lsr.w	r3, r2, r3
 8003112:	4a09      	ldr	r2, [pc, #36]	; (8003138 <HAL_RCC_ClockConfig+0x1d0>)
 8003114:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003116:	4b09      	ldr	r3, [pc, #36]	; (800313c <HAL_RCC_ClockConfig+0x1d4>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff f8de 	bl	80022dc <HAL_InitTick>

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40023c00 	.word	0x40023c00
 8003130:	40023800 	.word	0x40023800
 8003134:	080086a0 	.word	0x080086a0
 8003138:	20000000 	.word	0x20000000
 800313c:	20000008 	.word	0x20000008

08003140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003144:	b094      	sub	sp, #80	; 0x50
 8003146:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	647b      	str	r3, [r7, #68]	; 0x44
 800314c:	2300      	movs	r3, #0
 800314e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003150:	2300      	movs	r3, #0
 8003152:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003154:	2300      	movs	r3, #0
 8003156:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003158:	4b79      	ldr	r3, [pc, #484]	; (8003340 <HAL_RCC_GetSysClockFreq+0x200>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 030c 	and.w	r3, r3, #12
 8003160:	2b08      	cmp	r3, #8
 8003162:	d00d      	beq.n	8003180 <HAL_RCC_GetSysClockFreq+0x40>
 8003164:	2b08      	cmp	r3, #8
 8003166:	f200 80e1 	bhi.w	800332c <HAL_RCC_GetSysClockFreq+0x1ec>
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <HAL_RCC_GetSysClockFreq+0x34>
 800316e:	2b04      	cmp	r3, #4
 8003170:	d003      	beq.n	800317a <HAL_RCC_GetSysClockFreq+0x3a>
 8003172:	e0db      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003174:	4b73      	ldr	r3, [pc, #460]	; (8003344 <HAL_RCC_GetSysClockFreq+0x204>)
 8003176:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003178:	e0db      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800317a:	4b73      	ldr	r3, [pc, #460]	; (8003348 <HAL_RCC_GetSysClockFreq+0x208>)
 800317c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800317e:	e0d8      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003180:	4b6f      	ldr	r3, [pc, #444]	; (8003340 <HAL_RCC_GetSysClockFreq+0x200>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003188:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800318a:	4b6d      	ldr	r3, [pc, #436]	; (8003340 <HAL_RCC_GetSysClockFreq+0x200>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d063      	beq.n	800325e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003196:	4b6a      	ldr	r3, [pc, #424]	; (8003340 <HAL_RCC_GetSysClockFreq+0x200>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	099b      	lsrs	r3, r3, #6
 800319c:	2200      	movs	r2, #0
 800319e:	63bb      	str	r3, [r7, #56]	; 0x38
 80031a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80031a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031a8:	633b      	str	r3, [r7, #48]	; 0x30
 80031aa:	2300      	movs	r3, #0
 80031ac:	637b      	str	r3, [r7, #52]	; 0x34
 80031ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80031b2:	4622      	mov	r2, r4
 80031b4:	462b      	mov	r3, r5
 80031b6:	f04f 0000 	mov.w	r0, #0
 80031ba:	f04f 0100 	mov.w	r1, #0
 80031be:	0159      	lsls	r1, r3, #5
 80031c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031c4:	0150      	lsls	r0, r2, #5
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	4621      	mov	r1, r4
 80031cc:	1a51      	subs	r1, r2, r1
 80031ce:	6139      	str	r1, [r7, #16]
 80031d0:	4629      	mov	r1, r5
 80031d2:	eb63 0301 	sbc.w	r3, r3, r1
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031e4:	4659      	mov	r1, fp
 80031e6:	018b      	lsls	r3, r1, #6
 80031e8:	4651      	mov	r1, sl
 80031ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031ee:	4651      	mov	r1, sl
 80031f0:	018a      	lsls	r2, r1, #6
 80031f2:	4651      	mov	r1, sl
 80031f4:	ebb2 0801 	subs.w	r8, r2, r1
 80031f8:	4659      	mov	r1, fp
 80031fa:	eb63 0901 	sbc.w	r9, r3, r1
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	f04f 0300 	mov.w	r3, #0
 8003206:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800320a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800320e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003212:	4690      	mov	r8, r2
 8003214:	4699      	mov	r9, r3
 8003216:	4623      	mov	r3, r4
 8003218:	eb18 0303 	adds.w	r3, r8, r3
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	462b      	mov	r3, r5
 8003220:	eb49 0303 	adc.w	r3, r9, r3
 8003224:	60fb      	str	r3, [r7, #12]
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	f04f 0300 	mov.w	r3, #0
 800322e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003232:	4629      	mov	r1, r5
 8003234:	024b      	lsls	r3, r1, #9
 8003236:	4621      	mov	r1, r4
 8003238:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800323c:	4621      	mov	r1, r4
 800323e:	024a      	lsls	r2, r1, #9
 8003240:	4610      	mov	r0, r2
 8003242:	4619      	mov	r1, r3
 8003244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003246:	2200      	movs	r2, #0
 8003248:	62bb      	str	r3, [r7, #40]	; 0x28
 800324a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800324c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003250:	f7fd f84e 	bl	80002f0 <__aeabi_uldivmod>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4613      	mov	r3, r2
 800325a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800325c:	e058      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800325e:	4b38      	ldr	r3, [pc, #224]	; (8003340 <HAL_RCC_GetSysClockFreq+0x200>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	099b      	lsrs	r3, r3, #6
 8003264:	2200      	movs	r2, #0
 8003266:	4618      	mov	r0, r3
 8003268:	4611      	mov	r1, r2
 800326a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800326e:	623b      	str	r3, [r7, #32]
 8003270:	2300      	movs	r3, #0
 8003272:	627b      	str	r3, [r7, #36]	; 0x24
 8003274:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003278:	4642      	mov	r2, r8
 800327a:	464b      	mov	r3, r9
 800327c:	f04f 0000 	mov.w	r0, #0
 8003280:	f04f 0100 	mov.w	r1, #0
 8003284:	0159      	lsls	r1, r3, #5
 8003286:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800328a:	0150      	lsls	r0, r2, #5
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4641      	mov	r1, r8
 8003292:	ebb2 0a01 	subs.w	sl, r2, r1
 8003296:	4649      	mov	r1, r9
 8003298:	eb63 0b01 	sbc.w	fp, r3, r1
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	f04f 0300 	mov.w	r3, #0
 80032a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032b0:	ebb2 040a 	subs.w	r4, r2, sl
 80032b4:	eb63 050b 	sbc.w	r5, r3, fp
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	00eb      	lsls	r3, r5, #3
 80032c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032c6:	00e2      	lsls	r2, r4, #3
 80032c8:	4614      	mov	r4, r2
 80032ca:	461d      	mov	r5, r3
 80032cc:	4643      	mov	r3, r8
 80032ce:	18e3      	adds	r3, r4, r3
 80032d0:	603b      	str	r3, [r7, #0]
 80032d2:	464b      	mov	r3, r9
 80032d4:	eb45 0303 	adc.w	r3, r5, r3
 80032d8:	607b      	str	r3, [r7, #4]
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032e6:	4629      	mov	r1, r5
 80032e8:	028b      	lsls	r3, r1, #10
 80032ea:	4621      	mov	r1, r4
 80032ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032f0:	4621      	mov	r1, r4
 80032f2:	028a      	lsls	r2, r1, #10
 80032f4:	4610      	mov	r0, r2
 80032f6:	4619      	mov	r1, r3
 80032f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032fa:	2200      	movs	r2, #0
 80032fc:	61bb      	str	r3, [r7, #24]
 80032fe:	61fa      	str	r2, [r7, #28]
 8003300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003304:	f7fc fff4 	bl	80002f0 <__aeabi_uldivmod>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4613      	mov	r3, r2
 800330e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003310:	4b0b      	ldr	r3, [pc, #44]	; (8003340 <HAL_RCC_GetSysClockFreq+0x200>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	0c1b      	lsrs	r3, r3, #16
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	3301      	adds	r3, #1
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003320:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003324:	fbb2 f3f3 	udiv	r3, r2, r3
 8003328:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800332a:	e002      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <HAL_RCC_GetSysClockFreq+0x204>)
 800332e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003330:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003332:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003334:	4618      	mov	r0, r3
 8003336:	3750      	adds	r7, #80	; 0x50
 8003338:	46bd      	mov	sp, r7
 800333a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800333e:	bf00      	nop
 8003340:	40023800 	.word	0x40023800
 8003344:	00f42400 	.word	0x00f42400
 8003348:	007a1200 	.word	0x007a1200

0800334c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003350:	4b03      	ldr	r3, [pc, #12]	; (8003360 <HAL_RCC_GetHCLKFreq+0x14>)
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	20000000 	.word	0x20000000

08003364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003368:	f7ff fff0 	bl	800334c <HAL_RCC_GetHCLKFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b05      	ldr	r3, [pc, #20]	; (8003384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	0a9b      	lsrs	r3, r3, #10
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	4903      	ldr	r1, [pc, #12]	; (8003388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003380:	4618      	mov	r0, r3
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40023800 	.word	0x40023800
 8003388:	080086b0 	.word	0x080086b0

0800338c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003390:	f7ff ffdc 	bl	800334c <HAL_RCC_GetHCLKFreq>
 8003394:	4602      	mov	r2, r0
 8003396:	4b05      	ldr	r3, [pc, #20]	; (80033ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	0b5b      	lsrs	r3, r3, #13
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	4903      	ldr	r1, [pc, #12]	; (80033b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033a2:	5ccb      	ldrb	r3, [r1, r3]
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800
 80033b0:	080086b0 	.word	0x080086b0

080033b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b088      	sub	sp, #32
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80033cc:	2300      	movs	r3, #0
 80033ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d012      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033dc:	4b69      	ldr	r3, [pc, #420]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	4a68      	ldr	r2, [pc, #416]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80033e6:	6093      	str	r3, [r2, #8]
 80033e8:	4b66      	ldr	r3, [pc, #408]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033f0:	4964      	ldr	r1, [pc, #400]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80033fe:	2301      	movs	r3, #1
 8003400:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d017      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800340e:	4b5d      	ldr	r3, [pc, #372]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003410:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003414:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800341c:	4959      	ldr	r1, [pc, #356]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003428:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800342c:	d101      	bne.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800342e:	2301      	movs	r3, #1
 8003430:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800343a:	2301      	movs	r3, #1
 800343c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d017      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800344a:	4b4e      	ldr	r3, [pc, #312]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003450:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	494a      	ldr	r1, [pc, #296]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800345a:	4313      	orrs	r3, r2
 800345c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003468:	d101      	bne.n	800346e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800346a:	2301      	movs	r3, #1
 800346c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003476:	2301      	movs	r3, #1
 8003478:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003486:	2301      	movs	r3, #1
 8003488:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 808b 	beq.w	80035ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003498:	4b3a      	ldr	r3, [pc, #232]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800349a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349c:	4a39      	ldr	r2, [pc, #228]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800349e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034a2:	6413      	str	r3, [r2, #64]	; 0x40
 80034a4:	4b37      	ldr	r3, [pc, #220]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80034b0:	4b35      	ldr	r3, [pc, #212]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a34      	ldr	r2, [pc, #208]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034bc:	f7fe ff52 	bl	8002364 <HAL_GetTick>
 80034c0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034c4:	f7fe ff4e 	bl	8002364 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b64      	cmp	r3, #100	; 0x64
 80034d0:	d901      	bls.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e38f      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034d6:	4b2c      	ldr	r3, [pc, #176]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0f0      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034e2:	4b28      	ldr	r3, [pc, #160]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034ea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d035      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d02e      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003500:	4b20      	ldr	r3, [pc, #128]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003508:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800350a:	4b1e      	ldr	r3, [pc, #120]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350e:	4a1d      	ldr	r2, [pc, #116]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003514:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003516:	4b1b      	ldr	r3, [pc, #108]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800351a:	4a1a      	ldr	r2, [pc, #104]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800351c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003520:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003522:	4a18      	ldr	r2, [pc, #96]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003528:	4b16      	ldr	r3, [pc, #88]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d114      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7fe ff16 	bl	8002364 <HAL_GetTick>
 8003538:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353a:	e00a      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800353c:	f7fe ff12 	bl	8002364 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	f241 3288 	movw	r2, #5000	; 0x1388
 800354a:	4293      	cmp	r3, r2
 800354c:	d901      	bls.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e351      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003552:	4b0c      	ldr	r3, [pc, #48]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0ee      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003566:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800356a:	d111      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800356c:	4b05      	ldr	r3, [pc, #20]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003578:	4b04      	ldr	r3, [pc, #16]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800357a:	400b      	ands	r3, r1
 800357c:	4901      	ldr	r1, [pc, #4]	; (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800357e:	4313      	orrs	r3, r2
 8003580:	608b      	str	r3, [r1, #8]
 8003582:	e00b      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003584:	40023800 	.word	0x40023800
 8003588:	40007000 	.word	0x40007000
 800358c:	0ffffcff 	.word	0x0ffffcff
 8003590:	4bac      	ldr	r3, [pc, #688]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	4aab      	ldr	r2, [pc, #684]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003596:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800359a:	6093      	str	r3, [r2, #8]
 800359c:	4ba9      	ldr	r3, [pc, #676]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a8:	49a6      	ldr	r1, [pc, #664]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d010      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035ba:	4ba2      	ldr	r3, [pc, #648]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035c0:	4aa0      	ldr	r2, [pc, #640]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80035ca:	4b9e      	ldr	r3, [pc, #632]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d4:	499b      	ldr	r1, [pc, #620]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035e8:	4b96      	ldr	r3, [pc, #600]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035f6:	4993      	ldr	r1, [pc, #588]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800360a:	4b8e      	ldr	r3, [pc, #568]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800360c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003610:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003618:	498a      	ldr	r1, [pc, #552]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800362c:	4b85      	ldr	r3, [pc, #532]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003632:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800363a:	4982      	ldr	r1, [pc, #520]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800364e:	4b7d      	ldr	r3, [pc, #500]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003654:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800365c:	4979      	ldr	r1, [pc, #484]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003670:	4b74      	ldr	r3, [pc, #464]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003676:	f023 0203 	bic.w	r2, r3, #3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367e:	4971      	ldr	r1, [pc, #452]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003692:	4b6c      	ldr	r3, [pc, #432]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003698:	f023 020c 	bic.w	r2, r3, #12
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a0:	4968      	ldr	r1, [pc, #416]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036b4:	4b63      	ldr	r3, [pc, #396]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c2:	4960      	ldr	r1, [pc, #384]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036d6:	4b5b      	ldr	r3, [pc, #364]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036dc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036e4:	4957      	ldr	r1, [pc, #348]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036f8:	4b52      	ldr	r3, [pc, #328]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003706:	494f      	ldr	r1, [pc, #316]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800371a:	4b4a      	ldr	r3, [pc, #296]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800371c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003720:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003728:	4946      	ldr	r1, [pc, #280]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800373c:	4b41      	ldr	r3, [pc, #260]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003742:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374a:	493e      	ldr	r1, [pc, #248]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800375e:	4b39      	ldr	r3, [pc, #228]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003764:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800376c:	4935      	ldr	r1, [pc, #212]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00a      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003780:	4b30      	ldr	r3, [pc, #192]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003786:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800378e:	492d      	ldr	r1, [pc, #180]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003790:	4313      	orrs	r3, r2
 8003792:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d011      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037a2:	4b28      	ldr	r3, [pc, #160]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037b0:	4924      	ldr	r1, [pc, #144]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037c0:	d101      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80037c2:	2301      	movs	r3, #1
 80037c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0308 	and.w	r3, r3, #8
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80037d2:	2301      	movs	r3, #1
 80037d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00a      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037e2:	4b18      	ldr	r3, [pc, #96]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f0:	4914      	ldr	r1, [pc, #80]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00b      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800380a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003814:	490b      	ldr	r1, [pc, #44]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00f      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003828:	4b06      	ldr	r3, [pc, #24]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003838:	4902      	ldr	r1, [pc, #8]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800383a:	4313      	orrs	r3, r2
 800383c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003840:	e002      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003842:	bf00      	nop
 8003844:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00b      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003854:	4b8a      	ldr	r3, [pc, #552]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003856:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800385a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003864:	4986      	ldr	r1, [pc, #536]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00b      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003878:	4b81      	ldr	r3, [pc, #516]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800387a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800387e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003888:	497d      	ldr	r1, [pc, #500]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800388a:	4313      	orrs	r3, r2
 800388c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d006      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 80d6 	beq.w	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038a4:	4b76      	ldr	r3, [pc, #472]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a75      	ldr	r2, [pc, #468]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b0:	f7fe fd58 	bl	8002364 <HAL_GetTick>
 80038b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038b8:	f7fe fd54 	bl	8002364 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b64      	cmp	r3, #100	; 0x64
 80038c4:	d901      	bls.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e195      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038ca:	4b6d      	ldr	r3, [pc, #436]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d021      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d11d      	bne.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038ea:	4b65      	ldr	r3, [pc, #404]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038f0:	0c1b      	lsrs	r3, r3, #16
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038f8:	4b61      	ldr	r3, [pc, #388]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038fe:	0e1b      	lsrs	r3, r3, #24
 8003900:	f003 030f 	and.w	r3, r3, #15
 8003904:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	019a      	lsls	r2, r3, #6
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	041b      	lsls	r3, r3, #16
 8003910:	431a      	orrs	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	061b      	lsls	r3, r3, #24
 8003916:	431a      	orrs	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	071b      	lsls	r3, r3, #28
 800391e:	4958      	ldr	r1, [pc, #352]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003920:	4313      	orrs	r3, r2
 8003922:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d004      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003936:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800393a:	d00a      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003944:	2b00      	cmp	r3, #0
 8003946:	d02e      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003950:	d129      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003952:	4b4b      	ldr	r3, [pc, #300]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003958:	0c1b      	lsrs	r3, r3, #16
 800395a:	f003 0303 	and.w	r3, r3, #3
 800395e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003960:	4b47      	ldr	r3, [pc, #284]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003966:	0f1b      	lsrs	r3, r3, #28
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	019a      	lsls	r2, r3, #6
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	041b      	lsls	r3, r3, #16
 8003978:	431a      	orrs	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	061b      	lsls	r3, r3, #24
 8003980:	431a      	orrs	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	071b      	lsls	r3, r3, #28
 8003986:	493e      	ldr	r1, [pc, #248]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003988:	4313      	orrs	r3, r2
 800398a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800398e:	4b3c      	ldr	r3, [pc, #240]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003990:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003994:	f023 021f 	bic.w	r2, r3, #31
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	3b01      	subs	r3, #1
 800399e:	4938      	ldr	r1, [pc, #224]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d01d      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80039b2:	4b33      	ldr	r3, [pc, #204]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039b8:	0e1b      	lsrs	r3, r3, #24
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039c0:	4b2f      	ldr	r3, [pc, #188]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039c6:	0f1b      	lsrs	r3, r3, #28
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	019a      	lsls	r2, r3, #6
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	431a      	orrs	r2, r3
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	061b      	lsls	r3, r3, #24
 80039e0:	431a      	orrs	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	071b      	lsls	r3, r3, #28
 80039e6:	4926      	ldr	r1, [pc, #152]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d011      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	019a      	lsls	r2, r3, #6
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	041b      	lsls	r3, r3, #16
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	061b      	lsls	r3, r3, #24
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	071b      	lsls	r3, r3, #28
 8003a16:	491a      	ldr	r1, [pc, #104]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a1e:	4b18      	ldr	r3, [pc, #96]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a17      	ldr	r2, [pc, #92]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a2a:	f7fe fc9b 	bl	8002364 <HAL_GetTick>
 8003a2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a30:	e008      	b.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a32:	f7fe fc97 	bl	8002364 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b64      	cmp	r3, #100	; 0x64
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e0d8      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a44:	4b0e      	ldr	r3, [pc, #56]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	f040 80ce 	bne.w	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a58:	4b09      	ldr	r3, [pc, #36]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a08      	ldr	r2, [pc, #32]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a64:	f7fe fc7e 	bl	8002364 <HAL_GetTick>
 8003a68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a6a:	e00b      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a6c:	f7fe fc7a 	bl	8002364 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	; 0x64
 8003a78:	d904      	bls.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e0bb      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a84:	4b5e      	ldr	r3, [pc, #376]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a90:	d0ec      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d009      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d02e      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d12a      	bne.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003aba:	4b51      	ldr	r3, [pc, #324]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac0:	0c1b      	lsrs	r3, r3, #16
 8003ac2:	f003 0303 	and.w	r3, r3, #3
 8003ac6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ac8:	4b4d      	ldr	r3, [pc, #308]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ace:	0f1b      	lsrs	r3, r3, #28
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	019a      	lsls	r2, r3, #6
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	041b      	lsls	r3, r3, #16
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	061b      	lsls	r3, r3, #24
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	071b      	lsls	r3, r3, #28
 8003aee:	4944      	ldr	r1, [pc, #272]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003af6:	4b42      	ldr	r3, [pc, #264]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003afc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b04:	3b01      	subs	r3, #1
 8003b06:	021b      	lsls	r3, r3, #8
 8003b08:	493d      	ldr	r1, [pc, #244]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d022      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b24:	d11d      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b26:	4b36      	ldr	r3, [pc, #216]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2c:	0e1b      	lsrs	r3, r3, #24
 8003b2e:	f003 030f 	and.w	r3, r3, #15
 8003b32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b34:	4b32      	ldr	r3, [pc, #200]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3a:	0f1b      	lsrs	r3, r3, #28
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	019a      	lsls	r2, r3, #6
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	041b      	lsls	r3, r3, #16
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	061b      	lsls	r3, r3, #24
 8003b54:	431a      	orrs	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	071b      	lsls	r3, r3, #28
 8003b5a:	4929      	ldr	r1, [pc, #164]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d028      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b6e:	4b24      	ldr	r3, [pc, #144]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b74:	0e1b      	lsrs	r3, r3, #24
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b7c:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b82:	0c1b      	lsrs	r3, r3, #16
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	019a      	lsls	r2, r3, #6
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	041b      	lsls	r3, r3, #16
 8003b94:	431a      	orrs	r2, r3
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	061b      	lsls	r3, r3, #24
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	071b      	lsls	r3, r3, #28
 8003ba2:	4917      	ldr	r1, [pc, #92]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003baa:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb8:	4911      	ldr	r1, [pc, #68]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bc0:	4b0f      	ldr	r3, [pc, #60]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a0e      	ldr	r2, [pc, #56]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bcc:	f7fe fbca 	bl	8002364 <HAL_GetTick>
 8003bd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bd4:	f7fe fbc6 	bl	8002364 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b64      	cmp	r3, #100	; 0x64
 8003be0:	d901      	bls.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e007      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003be6:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bf2:	d1ef      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3720      	adds	r7, #32
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40023800 	.word	0x40023800

08003c04 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e01c      	b.n	8003c50 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	795b      	ldrb	r3, [r3, #5]
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d105      	bne.n	8003c2c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fd f9a4 	bl	8000f74 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f042 0204 	orr.w	r2, r2, #4
 8003c40:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e09d      	b.n	8003da6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d108      	bne.n	8003c84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c7a:	d009      	beq.n	8003c90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	61da      	str	r2, [r3, #28]
 8003c82:	e005      	b.n	8003c90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d106      	bne.n	8003cb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fd f9c0 	bl	8001030 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cc6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003cd0:	d902      	bls.n	8003cd8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	e002      	b.n	8003cde <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cdc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003ce6:	d007      	beq.n	8003cf8 <HAL_SPI_Init+0xa0>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003cf0:	d002      	beq.n	8003cf8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d30:	431a      	orrs	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3a:	ea42 0103 	orr.w	r1, r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d42:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	0c1b      	lsrs	r3, r3, #16
 8003d54:	f003 0204 	and.w	r2, r3, #4
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	f003 0310 	and.w	r3, r3, #16
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d66:	f003 0308 	and.w	r3, r3, #8
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003d74:	ea42 0103 	orr.w	r1, r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	69da      	ldr	r2, [r3, #28]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b088      	sub	sp, #32
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	60f8      	str	r0, [r7, #12]
 8003db6:	60b9      	str	r1, [r7, #8]
 8003db8:	603b      	str	r3, [r7, #0]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <HAL_SPI_Transmit+0x22>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e158      	b.n	8004082 <HAL_SPI_Transmit+0x2d4>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dd8:	f7fe fac4 	bl	8002364 <HAL_GetTick>
 8003ddc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d002      	beq.n	8003df4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003df2:	e13d      	b.n	8004070 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d002      	beq.n	8003e00 <HAL_SPI_Transmit+0x52>
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d102      	bne.n	8003e06 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e04:	e134      	b.n	8004070 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2203      	movs	r2, #3
 8003e0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	88fa      	ldrh	r2, [r7, #6]
 8003e1e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	88fa      	ldrh	r2, [r7, #6]
 8003e24:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e50:	d10f      	bne.n	8003e72 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e70:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7c:	2b40      	cmp	r3, #64	; 0x40
 8003e7e:	d007      	beq.n	8003e90 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e98:	d94b      	bls.n	8003f32 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <HAL_SPI_Transmit+0xfa>
 8003ea2:	8afb      	ldrh	r3, [r7, #22]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d13e      	bne.n	8003f26 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eac:	881a      	ldrh	r2, [r3, #0]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb8:	1c9a      	adds	r2, r3, #2
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ecc:	e02b      	b.n	8003f26 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d112      	bne.n	8003f02 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee0:	881a      	ldrh	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eec:	1c9a      	adds	r2, r3, #2
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f00:	e011      	b.n	8003f26 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f02:	f7fe fa2f 	bl	8002364 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d803      	bhi.n	8003f1a <HAL_SPI_Transmit+0x16c>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f18:	d102      	bne.n	8003f20 <HAL_SPI_Transmit+0x172>
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d102      	bne.n	8003f26 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f24:	e0a4      	b.n	8004070 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1ce      	bne.n	8003ece <HAL_SPI_Transmit+0x120>
 8003f30:	e07c      	b.n	800402c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_SPI_Transmit+0x192>
 8003f3a:	8afb      	ldrh	r3, [r7, #22]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d170      	bne.n	8004022 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d912      	bls.n	8003f70 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4e:	881a      	ldrh	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5a:	1c9a      	adds	r2, r3, #2
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	3b02      	subs	r3, #2
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f6e:	e058      	b.n	8004022 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	330c      	adds	r3, #12
 8003f7a:	7812      	ldrb	r2, [r2, #0]
 8003f7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f82:	1c5a      	adds	r2, r3, #1
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003f96:	e044      	b.n	8004022 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d12b      	bne.n	8003ffe <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d912      	bls.n	8003fd6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb4:	881a      	ldrh	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc0:	1c9a      	adds	r2, r3, #2
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	3b02      	subs	r3, #2
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003fd4:	e025      	b.n	8004022 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	330c      	adds	r3, #12
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ffc:	e011      	b.n	8004022 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ffe:	f7fe f9b1 	bl	8002364 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	429a      	cmp	r2, r3
 800400c:	d803      	bhi.n	8004016 <HAL_SPI_Transmit+0x268>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004014:	d102      	bne.n	800401c <HAL_SPI_Transmit+0x26e>
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d102      	bne.n	8004022 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004020:	e026      	b.n	8004070 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004026:	b29b      	uxth	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1b5      	bne.n	8003f98 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	6839      	ldr	r1, [r7, #0]
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 f945 	bl	80042c0 <SPI_EndRxTxTransaction>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10a      	bne.n	8004060 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800404a:	2300      	movs	r3, #0
 800404c:	613b      	str	r3, [r7, #16]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	613b      	str	r3, [r7, #16]
 800405e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	77fb      	strb	r3, [r7, #31]
 800406c:	e000      	b.n	8004070 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800406e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004080:	7ffb      	ldrb	r3, [r7, #31]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3720      	adds	r7, #32
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	603b      	str	r3, [r7, #0]
 8004098:	4613      	mov	r3, r2
 800409a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800409c:	f7fe f962 	bl	8002364 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a4:	1a9b      	subs	r3, r3, r2
 80040a6:	683a      	ldr	r2, [r7, #0]
 80040a8:	4413      	add	r3, r2
 80040aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040ac:	f7fe f95a 	bl	8002364 <HAL_GetTick>
 80040b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040b2:	4b39      	ldr	r3, [pc, #228]	; (8004198 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	015b      	lsls	r3, r3, #5
 80040b8:	0d1b      	lsrs	r3, r3, #20
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	fb02 f303 	mul.w	r3, r2, r3
 80040c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040c2:	e054      	b.n	800416e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ca:	d050      	beq.n	800416e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040cc:	f7fe f94a 	bl	8002364 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	69fa      	ldr	r2, [r7, #28]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d902      	bls.n	80040e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d13d      	bne.n	800415e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040fa:	d111      	bne.n	8004120 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004104:	d004      	beq.n	8004110 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800410e:	d107      	bne.n	8004120 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800411e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004124:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004128:	d10f      	bne.n	800414a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004148:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e017      	b.n	800418e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d101      	bne.n	8004168 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	3b01      	subs	r3, #1
 800416c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	4013      	ands	r3, r2
 8004178:	68ba      	ldr	r2, [r7, #8]
 800417a:	429a      	cmp	r2, r3
 800417c:	bf0c      	ite	eq
 800417e:	2301      	moveq	r3, #1
 8004180:	2300      	movne	r3, #0
 8004182:	b2db      	uxtb	r3, r3
 8004184:	461a      	mov	r2, r3
 8004186:	79fb      	ldrb	r3, [r7, #7]
 8004188:	429a      	cmp	r2, r3
 800418a:	d19b      	bne.n	80040c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3720      	adds	r7, #32
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	20000000 	.word	0x20000000

0800419c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
 80041a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80041aa:	f7fe f8db 	bl	8002364 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	4413      	add	r3, r2
 80041b8:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041ba:	f7fe f8d3 	bl	8002364 <HAL_GetTick>
 80041be:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80041c0:	4b3e      	ldr	r3, [pc, #248]	; (80042bc <SPI_WaitFifoStateUntilTimeout+0x120>)
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	4613      	mov	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	00da      	lsls	r2, r3, #3
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	0d1b      	lsrs	r3, r3, #20
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80041d8:	e062      	b.n	80042a0 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80041e0:	d109      	bne.n	80041f6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d106      	bne.n	80041f6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	330c      	adds	r3, #12
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80041f4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d050      	beq.n	80042a0 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041fe:	f7fe f8b1 	bl	8002364 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	69fa      	ldr	r2, [r7, #28]
 800420a:	429a      	cmp	r2, r3
 800420c:	d902      	bls.n	8004214 <SPI_WaitFifoStateUntilTimeout+0x78>
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d13d      	bne.n	8004290 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004222:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800422c:	d111      	bne.n	8004252 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004236:	d004      	beq.n	8004242 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004240:	d107      	bne.n	8004252 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004250:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004256:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800425a:	d10f      	bne.n	800427c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800427a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e010      	b.n	80042b2 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	3b01      	subs	r3, #1
 800429e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689a      	ldr	r2, [r3, #8]
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	4013      	ands	r3, r2
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d194      	bne.n	80041da <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3720      	adds	r7, #32
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000000 	.word	0x20000000

080042c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af02      	add	r7, sp, #8
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f7ff ff5f 	bl	800419c <SPI_WaitFifoStateUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d007      	beq.n	80042f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042e8:	f043 0220 	orr.w	r2, r3, #32
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e027      	b.n	8004344 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2200      	movs	r2, #0
 80042fc:	2180      	movs	r1, #128	; 0x80
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f7ff fec4 	bl	800408c <SPI_WaitFlagStateUntilTimeout>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d007      	beq.n	800431a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800430e:	f043 0220 	orr.w	r2, r3, #32
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e014      	b.n	8004344 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2200      	movs	r2, #0
 8004322:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f7ff ff38 	bl	800419c <SPI_WaitFifoStateUntilTimeout>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d007      	beq.n	8004342 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004336:	f043 0220 	orr.w	r2, r3, #32
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e000      	b.n	8004344 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e049      	b.n	80043f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d106      	bne.n	8004378 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7fd f81a 	bl	80013ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3304      	adds	r3, #4
 8004388:	4619      	mov	r1, r3
 800438a:	4610      	mov	r0, r2
 800438c:	f000 f8fc 	bl	8004588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_TIM_ConfigClockSource+0x18>
 8004410:	2302      	movs	r3, #2
 8004412:	e0b3      	b.n	800457c <HAL_TIM_ConfigClockSource+0x180>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2202      	movs	r2, #2
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4b55      	ldr	r3, [pc, #340]	; (8004584 <HAL_TIM_ConfigClockSource+0x188>)
 8004430:	4013      	ands	r3, r2
 8004432:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800443a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800444c:	d03e      	beq.n	80044cc <HAL_TIM_ConfigClockSource+0xd0>
 800444e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004452:	f200 8087 	bhi.w	8004564 <HAL_TIM_ConfigClockSource+0x168>
 8004456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800445a:	f000 8085 	beq.w	8004568 <HAL_TIM_ConfigClockSource+0x16c>
 800445e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004462:	d87f      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 8004464:	2b70      	cmp	r3, #112	; 0x70
 8004466:	d01a      	beq.n	800449e <HAL_TIM_ConfigClockSource+0xa2>
 8004468:	2b70      	cmp	r3, #112	; 0x70
 800446a:	d87b      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 800446c:	2b60      	cmp	r3, #96	; 0x60
 800446e:	d050      	beq.n	8004512 <HAL_TIM_ConfigClockSource+0x116>
 8004470:	2b60      	cmp	r3, #96	; 0x60
 8004472:	d877      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 8004474:	2b50      	cmp	r3, #80	; 0x50
 8004476:	d03c      	beq.n	80044f2 <HAL_TIM_ConfigClockSource+0xf6>
 8004478:	2b50      	cmp	r3, #80	; 0x50
 800447a:	d873      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 800447c:	2b40      	cmp	r3, #64	; 0x40
 800447e:	d058      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x136>
 8004480:	2b40      	cmp	r3, #64	; 0x40
 8004482:	d86f      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 8004484:	2b30      	cmp	r3, #48	; 0x30
 8004486:	d064      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x156>
 8004488:	2b30      	cmp	r3, #48	; 0x30
 800448a:	d86b      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 800448c:	2b20      	cmp	r3, #32
 800448e:	d060      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x156>
 8004490:	2b20      	cmp	r3, #32
 8004492:	d867      	bhi.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
 8004494:	2b00      	cmp	r3, #0
 8004496:	d05c      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x156>
 8004498:	2b10      	cmp	r3, #16
 800449a:	d05a      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800449c:	e062      	b.n	8004564 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6818      	ldr	r0, [r3, #0]
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	6899      	ldr	r1, [r3, #8]
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f000 f985 	bl	80047bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	609a      	str	r2, [r3, #8]
      break;
 80044ca:	e04e      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	6899      	ldr	r1, [r3, #8]
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f000 f96e 	bl	80047bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044ee:	609a      	str	r2, [r3, #8]
      break;
 80044f0:	e03b      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	6859      	ldr	r1, [r3, #4]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	461a      	mov	r2, r3
 8004500:	f000 f8e2 	bl	80046c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2150      	movs	r1, #80	; 0x50
 800450a:	4618      	mov	r0, r3
 800450c:	f000 f93b 	bl	8004786 <TIM_ITRx_SetConfig>
      break;
 8004510:	e02b      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6859      	ldr	r1, [r3, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	461a      	mov	r2, r3
 8004520:	f000 f901 	bl	8004726 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2160      	movs	r1, #96	; 0x60
 800452a:	4618      	mov	r0, r3
 800452c:	f000 f92b 	bl	8004786 <TIM_ITRx_SetConfig>
      break;
 8004530:	e01b      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6859      	ldr	r1, [r3, #4]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	461a      	mov	r2, r3
 8004540:	f000 f8c2 	bl	80046c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2140      	movs	r1, #64	; 0x40
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f91b 	bl	8004786 <TIM_ITRx_SetConfig>
      break;
 8004550:	e00b      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4619      	mov	r1, r3
 800455c:	4610      	mov	r0, r2
 800455e:	f000 f912 	bl	8004786 <TIM_ITRx_SetConfig>
        break;
 8004562:	e002      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004564:	bf00      	nop
 8004566:	e000      	b.n	800456a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004568:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	fffeff88 	.word	0xfffeff88

08004588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a40      	ldr	r2, [pc, #256]	; (800469c <TIM_Base_SetConfig+0x114>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d013      	beq.n	80045c8 <TIM_Base_SetConfig+0x40>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045a6:	d00f      	beq.n	80045c8 <TIM_Base_SetConfig+0x40>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a3d      	ldr	r2, [pc, #244]	; (80046a0 <TIM_Base_SetConfig+0x118>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d00b      	beq.n	80045c8 <TIM_Base_SetConfig+0x40>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a3c      	ldr	r2, [pc, #240]	; (80046a4 <TIM_Base_SetConfig+0x11c>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d007      	beq.n	80045c8 <TIM_Base_SetConfig+0x40>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a3b      	ldr	r2, [pc, #236]	; (80046a8 <TIM_Base_SetConfig+0x120>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d003      	beq.n	80045c8 <TIM_Base_SetConfig+0x40>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a3a      	ldr	r2, [pc, #232]	; (80046ac <TIM_Base_SetConfig+0x124>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d108      	bne.n	80045da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a2f      	ldr	r2, [pc, #188]	; (800469c <TIM_Base_SetConfig+0x114>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d02b      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e8:	d027      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a2c      	ldr	r2, [pc, #176]	; (80046a0 <TIM_Base_SetConfig+0x118>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d023      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a2b      	ldr	r2, [pc, #172]	; (80046a4 <TIM_Base_SetConfig+0x11c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d01f      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a2a      	ldr	r2, [pc, #168]	; (80046a8 <TIM_Base_SetConfig+0x120>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d01b      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a29      	ldr	r2, [pc, #164]	; (80046ac <TIM_Base_SetConfig+0x124>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d017      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a28      	ldr	r2, [pc, #160]	; (80046b0 <TIM_Base_SetConfig+0x128>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d013      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a27      	ldr	r2, [pc, #156]	; (80046b4 <TIM_Base_SetConfig+0x12c>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d00f      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a26      	ldr	r2, [pc, #152]	; (80046b8 <TIM_Base_SetConfig+0x130>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d00b      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a25      	ldr	r2, [pc, #148]	; (80046bc <TIM_Base_SetConfig+0x134>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d007      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a24      	ldr	r2, [pc, #144]	; (80046c0 <TIM_Base_SetConfig+0x138>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d003      	beq.n	800463a <TIM_Base_SetConfig+0xb2>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a23      	ldr	r2, [pc, #140]	; (80046c4 <TIM_Base_SetConfig+0x13c>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d108      	bne.n	800464c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	4313      	orrs	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	4313      	orrs	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a0a      	ldr	r2, [pc, #40]	; (800469c <TIM_Base_SetConfig+0x114>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d003      	beq.n	8004680 <TIM_Base_SetConfig+0xf8>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a0c      	ldr	r2, [pc, #48]	; (80046ac <TIM_Base_SetConfig+0x124>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d103      	bne.n	8004688 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	691a      	ldr	r2, [r3, #16]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	615a      	str	r2, [r3, #20]
}
 800468e:	bf00      	nop
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40010000 	.word	0x40010000
 80046a0:	40000400 	.word	0x40000400
 80046a4:	40000800 	.word	0x40000800
 80046a8:	40000c00 	.word	0x40000c00
 80046ac:	40010400 	.word	0x40010400
 80046b0:	40014000 	.word	0x40014000
 80046b4:	40014400 	.word	0x40014400
 80046b8:	40014800 	.word	0x40014800
 80046bc:	40001800 	.word	0x40001800
 80046c0:	40001c00 	.word	0x40001c00
 80046c4:	40002000 	.word	0x40002000

080046c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	f023 0201 	bic.w	r2, r3, #1
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f023 030a 	bic.w	r3, r3, #10
 8004704:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	4313      	orrs	r3, r2
 800470c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	621a      	str	r2, [r3, #32]
}
 800471a:	bf00      	nop
 800471c:	371c      	adds	r7, #28
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr

08004726 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004726:	b480      	push	{r7}
 8004728:	b087      	sub	sp, #28
 800472a:	af00      	add	r7, sp, #0
 800472c:	60f8      	str	r0, [r7, #12]
 800472e:	60b9      	str	r1, [r7, #8]
 8004730:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	f023 0210 	bic.w	r2, r3, #16
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004750:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	031b      	lsls	r3, r3, #12
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	4313      	orrs	r3, r2
 800475a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004762:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	011b      	lsls	r3, r3, #4
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	4313      	orrs	r3, r2
 800476c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	621a      	str	r2, [r3, #32]
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004786:	b480      	push	{r7}
 8004788:	b085      	sub	sp, #20
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
 800478e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800479c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f043 0307 	orr.w	r3, r3, #7
 80047a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	609a      	str	r2, [r3, #8]
}
 80047b0:	bf00      	nop
 80047b2:	3714      	adds	r7, #20
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047bc:	b480      	push	{r7}
 80047be:	b087      	sub	sp, #28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
 80047c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	021a      	lsls	r2, r3, #8
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	431a      	orrs	r2, r3
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	609a      	str	r2, [r3, #8]
}
 80047f0:	bf00      	nop
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004810:	2302      	movs	r3, #2
 8004812:	e06d      	b.n	80048f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a30      	ldr	r2, [pc, #192]	; (80048fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d004      	beq.n	8004848 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a2f      	ldr	r2, [pc, #188]	; (8004900 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d108      	bne.n	800485a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800484e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	4313      	orrs	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004860:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4313      	orrs	r3, r2
 800486a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a20      	ldr	r2, [pc, #128]	; (80048fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d022      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004886:	d01d      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1d      	ldr	r2, [pc, #116]	; (8004904 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d018      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a1c      	ldr	r2, [pc, #112]	; (8004908 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d013      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a1a      	ldr	r2, [pc, #104]	; (800490c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00e      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a15      	ldr	r2, [pc, #84]	; (8004900 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d009      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a16      	ldr	r2, [pc, #88]	; (8004910 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d004      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a15      	ldr	r2, [pc, #84]	; (8004914 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d10c      	bne.n	80048de <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	40010000 	.word	0x40010000
 8004900:	40010400 	.word	0x40010400
 8004904:	40000400 	.word	0x40000400
 8004908:	40000800 	.word	0x40000800
 800490c:	40000c00 	.word	0x40000c00
 8004910:	40014000 	.word	0x40014000
 8004914:	40001800 	.word	0x40001800

08004918 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e040      	b.n	80049ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800492e:	2b00      	cmp	r3, #0
 8004930:	d106      	bne.n	8004940 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fc fd86 	bl	800144c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2224      	movs	r2, #36	; 0x24
 8004944:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0201 	bic.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f82c 	bl	80049b4 <UART_SetConfig>
 800495c:	4603      	mov	r3, r0
 800495e:	2b01      	cmp	r3, #1
 8004960:	d101      	bne.n	8004966 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e022      	b.n	80049ac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 fa84 	bl	8004e7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004982:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689a      	ldr	r2, [r3, #8]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004992:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0201 	orr.w	r2, r2, #1
 80049a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fb0b 	bl	8004fc0 <UART_CheckIdleState>
 80049aa:	4603      	mov	r3, r0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3708      	adds	r7, #8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b088      	sub	sp, #32
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049bc:	2300      	movs	r3, #0
 80049be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	431a      	orrs	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	431a      	orrs	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	4ba6      	ldr	r3, [pc, #664]	; (8004c78 <UART_SetConfig+0x2c4>)
 80049e0:	4013      	ands	r3, r2
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	6812      	ldr	r2, [r2, #0]
 80049e6:	6979      	ldr	r1, [r7, #20]
 80049e8:	430b      	orrs	r3, r1
 80049ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a94      	ldr	r2, [pc, #592]	; (8004c7c <UART_SetConfig+0x2c8>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d120      	bne.n	8004a72 <UART_SetConfig+0xbe>
 8004a30:	4b93      	ldr	r3, [pc, #588]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d816      	bhi.n	8004a6c <UART_SetConfig+0xb8>
 8004a3e:	a201      	add	r2, pc, #4	; (adr r2, 8004a44 <UART_SetConfig+0x90>)
 8004a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a44:	08004a55 	.word	0x08004a55
 8004a48:	08004a61 	.word	0x08004a61
 8004a4c:	08004a5b 	.word	0x08004a5b
 8004a50:	08004a67 	.word	0x08004a67
 8004a54:	2301      	movs	r3, #1
 8004a56:	77fb      	strb	r3, [r7, #31]
 8004a58:	e150      	b.n	8004cfc <UART_SetConfig+0x348>
 8004a5a:	2302      	movs	r3, #2
 8004a5c:	77fb      	strb	r3, [r7, #31]
 8004a5e:	e14d      	b.n	8004cfc <UART_SetConfig+0x348>
 8004a60:	2304      	movs	r3, #4
 8004a62:	77fb      	strb	r3, [r7, #31]
 8004a64:	e14a      	b.n	8004cfc <UART_SetConfig+0x348>
 8004a66:	2308      	movs	r3, #8
 8004a68:	77fb      	strb	r3, [r7, #31]
 8004a6a:	e147      	b.n	8004cfc <UART_SetConfig+0x348>
 8004a6c:	2310      	movs	r3, #16
 8004a6e:	77fb      	strb	r3, [r7, #31]
 8004a70:	e144      	b.n	8004cfc <UART_SetConfig+0x348>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a83      	ldr	r2, [pc, #524]	; (8004c84 <UART_SetConfig+0x2d0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d132      	bne.n	8004ae2 <UART_SetConfig+0x12e>
 8004a7c:	4b80      	ldr	r3, [pc, #512]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a82:	f003 030c 	and.w	r3, r3, #12
 8004a86:	2b0c      	cmp	r3, #12
 8004a88:	d828      	bhi.n	8004adc <UART_SetConfig+0x128>
 8004a8a:	a201      	add	r2, pc, #4	; (adr r2, 8004a90 <UART_SetConfig+0xdc>)
 8004a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a90:	08004ac5 	.word	0x08004ac5
 8004a94:	08004add 	.word	0x08004add
 8004a98:	08004add 	.word	0x08004add
 8004a9c:	08004add 	.word	0x08004add
 8004aa0:	08004ad1 	.word	0x08004ad1
 8004aa4:	08004add 	.word	0x08004add
 8004aa8:	08004add 	.word	0x08004add
 8004aac:	08004add 	.word	0x08004add
 8004ab0:	08004acb 	.word	0x08004acb
 8004ab4:	08004add 	.word	0x08004add
 8004ab8:	08004add 	.word	0x08004add
 8004abc:	08004add 	.word	0x08004add
 8004ac0:	08004ad7 	.word	0x08004ad7
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	77fb      	strb	r3, [r7, #31]
 8004ac8:	e118      	b.n	8004cfc <UART_SetConfig+0x348>
 8004aca:	2302      	movs	r3, #2
 8004acc:	77fb      	strb	r3, [r7, #31]
 8004ace:	e115      	b.n	8004cfc <UART_SetConfig+0x348>
 8004ad0:	2304      	movs	r3, #4
 8004ad2:	77fb      	strb	r3, [r7, #31]
 8004ad4:	e112      	b.n	8004cfc <UART_SetConfig+0x348>
 8004ad6:	2308      	movs	r3, #8
 8004ad8:	77fb      	strb	r3, [r7, #31]
 8004ada:	e10f      	b.n	8004cfc <UART_SetConfig+0x348>
 8004adc:	2310      	movs	r3, #16
 8004ade:	77fb      	strb	r3, [r7, #31]
 8004ae0:	e10c      	b.n	8004cfc <UART_SetConfig+0x348>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a68      	ldr	r2, [pc, #416]	; (8004c88 <UART_SetConfig+0x2d4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d120      	bne.n	8004b2e <UART_SetConfig+0x17a>
 8004aec:	4b64      	ldr	r3, [pc, #400]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004af6:	2b30      	cmp	r3, #48	; 0x30
 8004af8:	d013      	beq.n	8004b22 <UART_SetConfig+0x16e>
 8004afa:	2b30      	cmp	r3, #48	; 0x30
 8004afc:	d814      	bhi.n	8004b28 <UART_SetConfig+0x174>
 8004afe:	2b20      	cmp	r3, #32
 8004b00:	d009      	beq.n	8004b16 <UART_SetConfig+0x162>
 8004b02:	2b20      	cmp	r3, #32
 8004b04:	d810      	bhi.n	8004b28 <UART_SetConfig+0x174>
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <UART_SetConfig+0x15c>
 8004b0a:	2b10      	cmp	r3, #16
 8004b0c:	d006      	beq.n	8004b1c <UART_SetConfig+0x168>
 8004b0e:	e00b      	b.n	8004b28 <UART_SetConfig+0x174>
 8004b10:	2300      	movs	r3, #0
 8004b12:	77fb      	strb	r3, [r7, #31]
 8004b14:	e0f2      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b16:	2302      	movs	r3, #2
 8004b18:	77fb      	strb	r3, [r7, #31]
 8004b1a:	e0ef      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b1c:	2304      	movs	r3, #4
 8004b1e:	77fb      	strb	r3, [r7, #31]
 8004b20:	e0ec      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b22:	2308      	movs	r3, #8
 8004b24:	77fb      	strb	r3, [r7, #31]
 8004b26:	e0e9      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b28:	2310      	movs	r3, #16
 8004b2a:	77fb      	strb	r3, [r7, #31]
 8004b2c:	e0e6      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a56      	ldr	r2, [pc, #344]	; (8004c8c <UART_SetConfig+0x2d8>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d120      	bne.n	8004b7a <UART_SetConfig+0x1c6>
 8004b38:	4b51      	ldr	r3, [pc, #324]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004b42:	2bc0      	cmp	r3, #192	; 0xc0
 8004b44:	d013      	beq.n	8004b6e <UART_SetConfig+0x1ba>
 8004b46:	2bc0      	cmp	r3, #192	; 0xc0
 8004b48:	d814      	bhi.n	8004b74 <UART_SetConfig+0x1c0>
 8004b4a:	2b80      	cmp	r3, #128	; 0x80
 8004b4c:	d009      	beq.n	8004b62 <UART_SetConfig+0x1ae>
 8004b4e:	2b80      	cmp	r3, #128	; 0x80
 8004b50:	d810      	bhi.n	8004b74 <UART_SetConfig+0x1c0>
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <UART_SetConfig+0x1a8>
 8004b56:	2b40      	cmp	r3, #64	; 0x40
 8004b58:	d006      	beq.n	8004b68 <UART_SetConfig+0x1b4>
 8004b5a:	e00b      	b.n	8004b74 <UART_SetConfig+0x1c0>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	77fb      	strb	r3, [r7, #31]
 8004b60:	e0cc      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b62:	2302      	movs	r3, #2
 8004b64:	77fb      	strb	r3, [r7, #31]
 8004b66:	e0c9      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b68:	2304      	movs	r3, #4
 8004b6a:	77fb      	strb	r3, [r7, #31]
 8004b6c:	e0c6      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b6e:	2308      	movs	r3, #8
 8004b70:	77fb      	strb	r3, [r7, #31]
 8004b72:	e0c3      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b74:	2310      	movs	r3, #16
 8004b76:	77fb      	strb	r3, [r7, #31]
 8004b78:	e0c0      	b.n	8004cfc <UART_SetConfig+0x348>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a44      	ldr	r2, [pc, #272]	; (8004c90 <UART_SetConfig+0x2dc>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d125      	bne.n	8004bd0 <UART_SetConfig+0x21c>
 8004b84:	4b3e      	ldr	r3, [pc, #248]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b92:	d017      	beq.n	8004bc4 <UART_SetConfig+0x210>
 8004b94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b98:	d817      	bhi.n	8004bca <UART_SetConfig+0x216>
 8004b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b9e:	d00b      	beq.n	8004bb8 <UART_SetConfig+0x204>
 8004ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ba4:	d811      	bhi.n	8004bca <UART_SetConfig+0x216>
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <UART_SetConfig+0x1fe>
 8004baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bae:	d006      	beq.n	8004bbe <UART_SetConfig+0x20a>
 8004bb0:	e00b      	b.n	8004bca <UART_SetConfig+0x216>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	77fb      	strb	r3, [r7, #31]
 8004bb6:	e0a1      	b.n	8004cfc <UART_SetConfig+0x348>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	77fb      	strb	r3, [r7, #31]
 8004bbc:	e09e      	b.n	8004cfc <UART_SetConfig+0x348>
 8004bbe:	2304      	movs	r3, #4
 8004bc0:	77fb      	strb	r3, [r7, #31]
 8004bc2:	e09b      	b.n	8004cfc <UART_SetConfig+0x348>
 8004bc4:	2308      	movs	r3, #8
 8004bc6:	77fb      	strb	r3, [r7, #31]
 8004bc8:	e098      	b.n	8004cfc <UART_SetConfig+0x348>
 8004bca:	2310      	movs	r3, #16
 8004bcc:	77fb      	strb	r3, [r7, #31]
 8004bce:	e095      	b.n	8004cfc <UART_SetConfig+0x348>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a2f      	ldr	r2, [pc, #188]	; (8004c94 <UART_SetConfig+0x2e0>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d125      	bne.n	8004c26 <UART_SetConfig+0x272>
 8004bda:	4b29      	ldr	r3, [pc, #164]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004be4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004be8:	d017      	beq.n	8004c1a <UART_SetConfig+0x266>
 8004bea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004bee:	d817      	bhi.n	8004c20 <UART_SetConfig+0x26c>
 8004bf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bf4:	d00b      	beq.n	8004c0e <UART_SetConfig+0x25a>
 8004bf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bfa:	d811      	bhi.n	8004c20 <UART_SetConfig+0x26c>
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <UART_SetConfig+0x254>
 8004c00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c04:	d006      	beq.n	8004c14 <UART_SetConfig+0x260>
 8004c06:	e00b      	b.n	8004c20 <UART_SetConfig+0x26c>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e076      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	77fb      	strb	r3, [r7, #31]
 8004c12:	e073      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c14:	2304      	movs	r3, #4
 8004c16:	77fb      	strb	r3, [r7, #31]
 8004c18:	e070      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c1a:	2308      	movs	r3, #8
 8004c1c:	77fb      	strb	r3, [r7, #31]
 8004c1e:	e06d      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c20:	2310      	movs	r3, #16
 8004c22:	77fb      	strb	r3, [r7, #31]
 8004c24:	e06a      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a1b      	ldr	r2, [pc, #108]	; (8004c98 <UART_SetConfig+0x2e4>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d138      	bne.n	8004ca2 <UART_SetConfig+0x2ee>
 8004c30:	4b13      	ldr	r3, [pc, #76]	; (8004c80 <UART_SetConfig+0x2cc>)
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c36:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004c3a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004c3e:	d017      	beq.n	8004c70 <UART_SetConfig+0x2bc>
 8004c40:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004c44:	d82a      	bhi.n	8004c9c <UART_SetConfig+0x2e8>
 8004c46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c4a:	d00b      	beq.n	8004c64 <UART_SetConfig+0x2b0>
 8004c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c50:	d824      	bhi.n	8004c9c <UART_SetConfig+0x2e8>
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d003      	beq.n	8004c5e <UART_SetConfig+0x2aa>
 8004c56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c5a:	d006      	beq.n	8004c6a <UART_SetConfig+0x2b6>
 8004c5c:	e01e      	b.n	8004c9c <UART_SetConfig+0x2e8>
 8004c5e:	2300      	movs	r3, #0
 8004c60:	77fb      	strb	r3, [r7, #31]
 8004c62:	e04b      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c64:	2302      	movs	r3, #2
 8004c66:	77fb      	strb	r3, [r7, #31]
 8004c68:	e048      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	77fb      	strb	r3, [r7, #31]
 8004c6e:	e045      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c70:	2308      	movs	r3, #8
 8004c72:	77fb      	strb	r3, [r7, #31]
 8004c74:	e042      	b.n	8004cfc <UART_SetConfig+0x348>
 8004c76:	bf00      	nop
 8004c78:	efff69f3 	.word	0xefff69f3
 8004c7c:	40011000 	.word	0x40011000
 8004c80:	40023800 	.word	0x40023800
 8004c84:	40004400 	.word	0x40004400
 8004c88:	40004800 	.word	0x40004800
 8004c8c:	40004c00 	.word	0x40004c00
 8004c90:	40005000 	.word	0x40005000
 8004c94:	40011400 	.word	0x40011400
 8004c98:	40007800 	.word	0x40007800
 8004c9c:	2310      	movs	r3, #16
 8004c9e:	77fb      	strb	r3, [r7, #31]
 8004ca0:	e02c      	b.n	8004cfc <UART_SetConfig+0x348>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a72      	ldr	r2, [pc, #456]	; (8004e70 <UART_SetConfig+0x4bc>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d125      	bne.n	8004cf8 <UART_SetConfig+0x344>
 8004cac:	4b71      	ldr	r3, [pc, #452]	; (8004e74 <UART_SetConfig+0x4c0>)
 8004cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004cb6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004cba:	d017      	beq.n	8004cec <UART_SetConfig+0x338>
 8004cbc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004cc0:	d817      	bhi.n	8004cf2 <UART_SetConfig+0x33e>
 8004cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cc6:	d00b      	beq.n	8004ce0 <UART_SetConfig+0x32c>
 8004cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ccc:	d811      	bhi.n	8004cf2 <UART_SetConfig+0x33e>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <UART_SetConfig+0x326>
 8004cd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cd6:	d006      	beq.n	8004ce6 <UART_SetConfig+0x332>
 8004cd8:	e00b      	b.n	8004cf2 <UART_SetConfig+0x33e>
 8004cda:	2300      	movs	r3, #0
 8004cdc:	77fb      	strb	r3, [r7, #31]
 8004cde:	e00d      	b.n	8004cfc <UART_SetConfig+0x348>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	77fb      	strb	r3, [r7, #31]
 8004ce4:	e00a      	b.n	8004cfc <UART_SetConfig+0x348>
 8004ce6:	2304      	movs	r3, #4
 8004ce8:	77fb      	strb	r3, [r7, #31]
 8004cea:	e007      	b.n	8004cfc <UART_SetConfig+0x348>
 8004cec:	2308      	movs	r3, #8
 8004cee:	77fb      	strb	r3, [r7, #31]
 8004cf0:	e004      	b.n	8004cfc <UART_SetConfig+0x348>
 8004cf2:	2310      	movs	r3, #16
 8004cf4:	77fb      	strb	r3, [r7, #31]
 8004cf6:	e001      	b.n	8004cfc <UART_SetConfig+0x348>
 8004cf8:	2310      	movs	r3, #16
 8004cfa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d04:	d15c      	bne.n	8004dc0 <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 8004d06:	7ffb      	ldrb	r3, [r7, #31]
 8004d08:	2b08      	cmp	r3, #8
 8004d0a:	d828      	bhi.n	8004d5e <UART_SetConfig+0x3aa>
 8004d0c:	a201      	add	r2, pc, #4	; (adr r2, 8004d14 <UART_SetConfig+0x360>)
 8004d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d12:	bf00      	nop
 8004d14:	08004d39 	.word	0x08004d39
 8004d18:	08004d41 	.word	0x08004d41
 8004d1c:	08004d49 	.word	0x08004d49
 8004d20:	08004d5f 	.word	0x08004d5f
 8004d24:	08004d4f 	.word	0x08004d4f
 8004d28:	08004d5f 	.word	0x08004d5f
 8004d2c:	08004d5f 	.word	0x08004d5f
 8004d30:	08004d5f 	.word	0x08004d5f
 8004d34:	08004d57 	.word	0x08004d57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d38:	f7fe fb14 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 8004d3c:	61b8      	str	r0, [r7, #24]
        break;
 8004d3e:	e013      	b.n	8004d68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d40:	f7fe fb24 	bl	800338c <HAL_RCC_GetPCLK2Freq>
 8004d44:	61b8      	str	r0, [r7, #24]
        break;
 8004d46:	e00f      	b.n	8004d68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d48:	4b4b      	ldr	r3, [pc, #300]	; (8004e78 <UART_SetConfig+0x4c4>)
 8004d4a:	61bb      	str	r3, [r7, #24]
        break;
 8004d4c:	e00c      	b.n	8004d68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d4e:	f7fe f9f7 	bl	8003140 <HAL_RCC_GetSysClockFreq>
 8004d52:	61b8      	str	r0, [r7, #24]
        break;
 8004d54:	e008      	b.n	8004d68 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d5a:	61bb      	str	r3, [r7, #24]
        break;
 8004d5c:	e004      	b.n	8004d68 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	77bb      	strb	r3, [r7, #30]
        break;
 8004d66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d074      	beq.n	8004e58 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	005a      	lsls	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	085b      	lsrs	r3, r3, #1
 8004d78:	441a      	add	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	2b0f      	cmp	r3, #15
 8004d8a:	d916      	bls.n	8004dba <UART_SetConfig+0x406>
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d92:	d212      	bcs.n	8004dba <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	f023 030f 	bic.w	r3, r3, #15
 8004d9c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	085b      	lsrs	r3, r3, #1
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	89fb      	ldrh	r3, [r7, #14]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	89fa      	ldrh	r2, [r7, #14]
 8004db6:	60da      	str	r2, [r3, #12]
 8004db8:	e04e      	b.n	8004e58 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	77bb      	strb	r3, [r7, #30]
 8004dbe:	e04b      	b.n	8004e58 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004dc0:	7ffb      	ldrb	r3, [r7, #31]
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d827      	bhi.n	8004e16 <UART_SetConfig+0x462>
 8004dc6:	a201      	add	r2, pc, #4	; (adr r2, 8004dcc <UART_SetConfig+0x418>)
 8004dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dcc:	08004df1 	.word	0x08004df1
 8004dd0:	08004df9 	.word	0x08004df9
 8004dd4:	08004e01 	.word	0x08004e01
 8004dd8:	08004e17 	.word	0x08004e17
 8004ddc:	08004e07 	.word	0x08004e07
 8004de0:	08004e17 	.word	0x08004e17
 8004de4:	08004e17 	.word	0x08004e17
 8004de8:	08004e17 	.word	0x08004e17
 8004dec:	08004e0f 	.word	0x08004e0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004df0:	f7fe fab8 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 8004df4:	61b8      	str	r0, [r7, #24]
        break;
 8004df6:	e013      	b.n	8004e20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004df8:	f7fe fac8 	bl	800338c <HAL_RCC_GetPCLK2Freq>
 8004dfc:	61b8      	str	r0, [r7, #24]
        break;
 8004dfe:	e00f      	b.n	8004e20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e00:	4b1d      	ldr	r3, [pc, #116]	; (8004e78 <UART_SetConfig+0x4c4>)
 8004e02:	61bb      	str	r3, [r7, #24]
        break;
 8004e04:	e00c      	b.n	8004e20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e06:	f7fe f99b 	bl	8003140 <HAL_RCC_GetSysClockFreq>
 8004e0a:	61b8      	str	r0, [r7, #24]
        break;
 8004e0c:	e008      	b.n	8004e20 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e12:	61bb      	str	r3, [r7, #24]
        break;
 8004e14:	e004      	b.n	8004e20 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	77bb      	strb	r3, [r7, #30]
        break;
 8004e1e:	bf00      	nop
    }

    if (pclk != 0U)
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d018      	beq.n	8004e58 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	085a      	lsrs	r2, r3, #1
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	441a      	add	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	2b0f      	cmp	r3, #15
 8004e40:	d908      	bls.n	8004e54 <UART_SetConfig+0x4a0>
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e48:	d204      	bcs.n	8004e54 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	60da      	str	r2, [r3, #12]
 8004e52:	e001      	b.n	8004e58 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004e64:	7fbb      	ldrb	r3, [r7, #30]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3720      	adds	r7, #32
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	40007c00 	.word	0x40007c00
 8004e74:	40023800 	.word	0x40023800
 8004e78:	00f42400 	.word	0x00f42400

08004e7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00a      	beq.n	8004ea6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00a      	beq.n	8004ec8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	f003 0310 	and.w	r3, r3, #16
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	f003 0320 	and.w	r3, r3, #32
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01a      	beq.n	8004f92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f7a:	d10a      	bne.n	8004f92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	605a      	str	r2, [r3, #4]
  }
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fd0:	f7fd f9c8 	bl	8002364 <HAL_GetTick>
 8004fd4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0308 	and.w	r3, r3, #8
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d10e      	bne.n	8005002 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fe4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f82d 	bl	8005052 <UART_WaitOnFlagUntilTimeout>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d001      	beq.n	8005002 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e023      	b.n	800504a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0304 	and.w	r3, r3, #4
 800500c:	2b04      	cmp	r3, #4
 800500e:	d10e      	bne.n	800502e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005010:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f817 	bl	8005052 <UART_WaitOnFlagUntilTimeout>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e00d      	b.n	800504a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2220      	movs	r2, #32
 8005032:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2220      	movs	r2, #32
 8005038:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b084      	sub	sp, #16
 8005056:	af00      	add	r7, sp, #0
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	603b      	str	r3, [r7, #0]
 800505e:	4613      	mov	r3, r2
 8005060:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005062:	e05e      	b.n	8005122 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506a:	d05a      	beq.n	8005122 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800506c:	f7fd f97a 	bl	8002364 <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	429a      	cmp	r2, r3
 800507a:	d302      	bcc.n	8005082 <UART_WaitOnFlagUntilTimeout+0x30>
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d11b      	bne.n	80050ba <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005090:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f022 0201 	bic.w	r2, r2, #1
 80050a0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2220      	movs	r2, #32
 80050a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2220      	movs	r2, #32
 80050ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e043      	b.n	8005142 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0304 	and.w	r3, r3, #4
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d02c      	beq.n	8005122 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050d6:	d124      	bne.n	8005122 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050f0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0201 	bic.w	r2, r2, #1
 8005100:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2220      	movs	r2, #32
 8005106:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2220      	movs	r2, #32
 800510c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2220      	movs	r2, #32
 8005112:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e00f      	b.n	8005142 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	4013      	ands	r3, r2
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	429a      	cmp	r2, r3
 8005130:	bf0c      	ite	eq
 8005132:	2301      	moveq	r3, #1
 8005134:	2300      	movne	r3, #0
 8005136:	b2db      	uxtb	r3, r3
 8005138:	461a      	mov	r2, r3
 800513a:	79fb      	ldrb	r3, [r7, #7]
 800513c:	429a      	cmp	r2, r3
 800513e:	d091      	beq.n	8005064 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <__cvt>:
 800514a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800514c:	ed2d 8b02 	vpush	{d8}
 8005150:	eeb0 8b40 	vmov.f64	d8, d0
 8005154:	b085      	sub	sp, #20
 8005156:	4617      	mov	r7, r2
 8005158:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800515a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800515c:	ee18 2a90 	vmov	r2, s17
 8005160:	f025 0520 	bic.w	r5, r5, #32
 8005164:	2a00      	cmp	r2, #0
 8005166:	bfb6      	itet	lt
 8005168:	222d      	movlt	r2, #45	; 0x2d
 800516a:	2200      	movge	r2, #0
 800516c:	eeb1 8b40 	vneglt.f64	d8, d0
 8005170:	2d46      	cmp	r5, #70	; 0x46
 8005172:	460c      	mov	r4, r1
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	d004      	beq.n	8005182 <__cvt+0x38>
 8005178:	2d45      	cmp	r5, #69	; 0x45
 800517a:	d100      	bne.n	800517e <__cvt+0x34>
 800517c:	3401      	adds	r4, #1
 800517e:	2102      	movs	r1, #2
 8005180:	e000      	b.n	8005184 <__cvt+0x3a>
 8005182:	2103      	movs	r1, #3
 8005184:	ab03      	add	r3, sp, #12
 8005186:	9301      	str	r3, [sp, #4]
 8005188:	ab02      	add	r3, sp, #8
 800518a:	9300      	str	r3, [sp, #0]
 800518c:	4622      	mov	r2, r4
 800518e:	4633      	mov	r3, r6
 8005190:	eeb0 0b48 	vmov.f64	d0, d8
 8005194:	f000 fe60 	bl	8005e58 <_dtoa_r>
 8005198:	2d47      	cmp	r5, #71	; 0x47
 800519a:	d101      	bne.n	80051a0 <__cvt+0x56>
 800519c:	07fb      	lsls	r3, r7, #31
 800519e:	d51a      	bpl.n	80051d6 <__cvt+0x8c>
 80051a0:	2d46      	cmp	r5, #70	; 0x46
 80051a2:	eb00 0204 	add.w	r2, r0, r4
 80051a6:	d10c      	bne.n	80051c2 <__cvt+0x78>
 80051a8:	7803      	ldrb	r3, [r0, #0]
 80051aa:	2b30      	cmp	r3, #48	; 0x30
 80051ac:	d107      	bne.n	80051be <__cvt+0x74>
 80051ae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80051b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b6:	bf1c      	itt	ne
 80051b8:	f1c4 0401 	rsbne	r4, r4, #1
 80051bc:	6034      	strne	r4, [r6, #0]
 80051be:	6833      	ldr	r3, [r6, #0]
 80051c0:	441a      	add	r2, r3
 80051c2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80051c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ca:	bf08      	it	eq
 80051cc:	9203      	streq	r2, [sp, #12]
 80051ce:	2130      	movs	r1, #48	; 0x30
 80051d0:	9b03      	ldr	r3, [sp, #12]
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d307      	bcc.n	80051e6 <__cvt+0x9c>
 80051d6:	9b03      	ldr	r3, [sp, #12]
 80051d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051da:	1a1b      	subs	r3, r3, r0
 80051dc:	6013      	str	r3, [r2, #0]
 80051de:	b005      	add	sp, #20
 80051e0:	ecbd 8b02 	vpop	{d8}
 80051e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051e6:	1c5c      	adds	r4, r3, #1
 80051e8:	9403      	str	r4, [sp, #12]
 80051ea:	7019      	strb	r1, [r3, #0]
 80051ec:	e7f0      	b.n	80051d0 <__cvt+0x86>

080051ee <__exponent>:
 80051ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051f0:	4603      	mov	r3, r0
 80051f2:	2900      	cmp	r1, #0
 80051f4:	bfb8      	it	lt
 80051f6:	4249      	neglt	r1, r1
 80051f8:	f803 2b02 	strb.w	r2, [r3], #2
 80051fc:	bfb4      	ite	lt
 80051fe:	222d      	movlt	r2, #45	; 0x2d
 8005200:	222b      	movge	r2, #43	; 0x2b
 8005202:	2909      	cmp	r1, #9
 8005204:	7042      	strb	r2, [r0, #1]
 8005206:	dd2a      	ble.n	800525e <__exponent+0x70>
 8005208:	f10d 0207 	add.w	r2, sp, #7
 800520c:	4617      	mov	r7, r2
 800520e:	260a      	movs	r6, #10
 8005210:	4694      	mov	ip, r2
 8005212:	fb91 f5f6 	sdiv	r5, r1, r6
 8005216:	fb06 1415 	mls	r4, r6, r5, r1
 800521a:	3430      	adds	r4, #48	; 0x30
 800521c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005220:	460c      	mov	r4, r1
 8005222:	2c63      	cmp	r4, #99	; 0x63
 8005224:	f102 32ff 	add.w	r2, r2, #4294967295
 8005228:	4629      	mov	r1, r5
 800522a:	dcf1      	bgt.n	8005210 <__exponent+0x22>
 800522c:	3130      	adds	r1, #48	; 0x30
 800522e:	f1ac 0402 	sub.w	r4, ip, #2
 8005232:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005236:	1c41      	adds	r1, r0, #1
 8005238:	4622      	mov	r2, r4
 800523a:	42ba      	cmp	r2, r7
 800523c:	d30a      	bcc.n	8005254 <__exponent+0x66>
 800523e:	f10d 0209 	add.w	r2, sp, #9
 8005242:	eba2 020c 	sub.w	r2, r2, ip
 8005246:	42bc      	cmp	r4, r7
 8005248:	bf88      	it	hi
 800524a:	2200      	movhi	r2, #0
 800524c:	4413      	add	r3, r2
 800524e:	1a18      	subs	r0, r3, r0
 8005250:	b003      	add	sp, #12
 8005252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005254:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005258:	f801 5f01 	strb.w	r5, [r1, #1]!
 800525c:	e7ed      	b.n	800523a <__exponent+0x4c>
 800525e:	2330      	movs	r3, #48	; 0x30
 8005260:	3130      	adds	r1, #48	; 0x30
 8005262:	7083      	strb	r3, [r0, #2]
 8005264:	70c1      	strb	r1, [r0, #3]
 8005266:	1d03      	adds	r3, r0, #4
 8005268:	e7f1      	b.n	800524e <__exponent+0x60>
 800526a:	0000      	movs	r0, r0
 800526c:	0000      	movs	r0, r0
	...

08005270 <_printf_float>:
 8005270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005274:	b08b      	sub	sp, #44	; 0x2c
 8005276:	460c      	mov	r4, r1
 8005278:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800527c:	4616      	mov	r6, r2
 800527e:	461f      	mov	r7, r3
 8005280:	4605      	mov	r5, r0
 8005282:	f000 fce9 	bl	8005c58 <_localeconv_r>
 8005286:	f8d0 b000 	ldr.w	fp, [r0]
 800528a:	4658      	mov	r0, fp
 800528c:	f7fb f828 	bl	80002e0 <strlen>
 8005290:	2300      	movs	r3, #0
 8005292:	9308      	str	r3, [sp, #32]
 8005294:	f8d8 3000 	ldr.w	r3, [r8]
 8005298:	f894 9018 	ldrb.w	r9, [r4, #24]
 800529c:	6822      	ldr	r2, [r4, #0]
 800529e:	3307      	adds	r3, #7
 80052a0:	f023 0307 	bic.w	r3, r3, #7
 80052a4:	f103 0108 	add.w	r1, r3, #8
 80052a8:	f8c8 1000 	str.w	r1, [r8]
 80052ac:	ed93 0b00 	vldr	d0, [r3]
 80052b0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8005510 <_printf_float+0x2a0>
 80052b4:	eeb0 7bc0 	vabs.f64	d7, d0
 80052b8:	eeb4 7b46 	vcmp.f64	d7, d6
 80052bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80052c4:	4682      	mov	sl, r0
 80052c6:	dd24      	ble.n	8005312 <_printf_float+0xa2>
 80052c8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80052cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052d0:	d502      	bpl.n	80052d8 <_printf_float+0x68>
 80052d2:	232d      	movs	r3, #45	; 0x2d
 80052d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052d8:	498f      	ldr	r1, [pc, #572]	; (8005518 <_printf_float+0x2a8>)
 80052da:	4b90      	ldr	r3, [pc, #576]	; (800551c <_printf_float+0x2ac>)
 80052dc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80052e0:	bf94      	ite	ls
 80052e2:	4688      	movls	r8, r1
 80052e4:	4698      	movhi	r8, r3
 80052e6:	2303      	movs	r3, #3
 80052e8:	6123      	str	r3, [r4, #16]
 80052ea:	f022 0204 	bic.w	r2, r2, #4
 80052ee:	2300      	movs	r3, #0
 80052f0:	6022      	str	r2, [r4, #0]
 80052f2:	9304      	str	r3, [sp, #16]
 80052f4:	9700      	str	r7, [sp, #0]
 80052f6:	4633      	mov	r3, r6
 80052f8:	aa09      	add	r2, sp, #36	; 0x24
 80052fa:	4621      	mov	r1, r4
 80052fc:	4628      	mov	r0, r5
 80052fe:	f000 f9d1 	bl	80056a4 <_printf_common>
 8005302:	3001      	adds	r0, #1
 8005304:	f040 808a 	bne.w	800541c <_printf_float+0x1ac>
 8005308:	f04f 30ff 	mov.w	r0, #4294967295
 800530c:	b00b      	add	sp, #44	; 0x2c
 800530e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005312:	eeb4 0b40 	vcmp.f64	d0, d0
 8005316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800531a:	d709      	bvc.n	8005330 <_printf_float+0xc0>
 800531c:	ee10 3a90 	vmov	r3, s1
 8005320:	2b00      	cmp	r3, #0
 8005322:	bfbc      	itt	lt
 8005324:	232d      	movlt	r3, #45	; 0x2d
 8005326:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800532a:	497d      	ldr	r1, [pc, #500]	; (8005520 <_printf_float+0x2b0>)
 800532c:	4b7d      	ldr	r3, [pc, #500]	; (8005524 <_printf_float+0x2b4>)
 800532e:	e7d5      	b.n	80052dc <_printf_float+0x6c>
 8005330:	6863      	ldr	r3, [r4, #4]
 8005332:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005336:	9104      	str	r1, [sp, #16]
 8005338:	1c59      	adds	r1, r3, #1
 800533a:	d13c      	bne.n	80053b6 <_printf_float+0x146>
 800533c:	2306      	movs	r3, #6
 800533e:	6063      	str	r3, [r4, #4]
 8005340:	2300      	movs	r3, #0
 8005342:	9303      	str	r3, [sp, #12]
 8005344:	ab08      	add	r3, sp, #32
 8005346:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800534a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800534e:	ab07      	add	r3, sp, #28
 8005350:	6861      	ldr	r1, [r4, #4]
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	6022      	str	r2, [r4, #0]
 8005356:	f10d 031b 	add.w	r3, sp, #27
 800535a:	4628      	mov	r0, r5
 800535c:	f7ff fef5 	bl	800514a <__cvt>
 8005360:	9b04      	ldr	r3, [sp, #16]
 8005362:	9907      	ldr	r1, [sp, #28]
 8005364:	2b47      	cmp	r3, #71	; 0x47
 8005366:	4680      	mov	r8, r0
 8005368:	d108      	bne.n	800537c <_printf_float+0x10c>
 800536a:	1cc8      	adds	r0, r1, #3
 800536c:	db02      	blt.n	8005374 <_printf_float+0x104>
 800536e:	6863      	ldr	r3, [r4, #4]
 8005370:	4299      	cmp	r1, r3
 8005372:	dd41      	ble.n	80053f8 <_printf_float+0x188>
 8005374:	f1a9 0902 	sub.w	r9, r9, #2
 8005378:	fa5f f989 	uxtb.w	r9, r9
 800537c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005380:	d820      	bhi.n	80053c4 <_printf_float+0x154>
 8005382:	3901      	subs	r1, #1
 8005384:	464a      	mov	r2, r9
 8005386:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800538a:	9107      	str	r1, [sp, #28]
 800538c:	f7ff ff2f 	bl	80051ee <__exponent>
 8005390:	9a08      	ldr	r2, [sp, #32]
 8005392:	9004      	str	r0, [sp, #16]
 8005394:	1813      	adds	r3, r2, r0
 8005396:	2a01      	cmp	r2, #1
 8005398:	6123      	str	r3, [r4, #16]
 800539a:	dc02      	bgt.n	80053a2 <_printf_float+0x132>
 800539c:	6822      	ldr	r2, [r4, #0]
 800539e:	07d2      	lsls	r2, r2, #31
 80053a0:	d501      	bpl.n	80053a6 <_printf_float+0x136>
 80053a2:	3301      	adds	r3, #1
 80053a4:	6123      	str	r3, [r4, #16]
 80053a6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d0a2      	beq.n	80052f4 <_printf_float+0x84>
 80053ae:	232d      	movs	r3, #45	; 0x2d
 80053b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053b4:	e79e      	b.n	80052f4 <_printf_float+0x84>
 80053b6:	9904      	ldr	r1, [sp, #16]
 80053b8:	2947      	cmp	r1, #71	; 0x47
 80053ba:	d1c1      	bne.n	8005340 <_printf_float+0xd0>
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1bf      	bne.n	8005340 <_printf_float+0xd0>
 80053c0:	2301      	movs	r3, #1
 80053c2:	e7bc      	b.n	800533e <_printf_float+0xce>
 80053c4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80053c8:	d118      	bne.n	80053fc <_printf_float+0x18c>
 80053ca:	2900      	cmp	r1, #0
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	dd0b      	ble.n	80053e8 <_printf_float+0x178>
 80053d0:	6121      	str	r1, [r4, #16]
 80053d2:	b913      	cbnz	r3, 80053da <_printf_float+0x16a>
 80053d4:	6822      	ldr	r2, [r4, #0]
 80053d6:	07d0      	lsls	r0, r2, #31
 80053d8:	d502      	bpl.n	80053e0 <_printf_float+0x170>
 80053da:	3301      	adds	r3, #1
 80053dc:	440b      	add	r3, r1
 80053de:	6123      	str	r3, [r4, #16]
 80053e0:	2300      	movs	r3, #0
 80053e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80053e4:	9304      	str	r3, [sp, #16]
 80053e6:	e7de      	b.n	80053a6 <_printf_float+0x136>
 80053e8:	b913      	cbnz	r3, 80053f0 <_printf_float+0x180>
 80053ea:	6822      	ldr	r2, [r4, #0]
 80053ec:	07d2      	lsls	r2, r2, #31
 80053ee:	d501      	bpl.n	80053f4 <_printf_float+0x184>
 80053f0:	3302      	adds	r3, #2
 80053f2:	e7f4      	b.n	80053de <_printf_float+0x16e>
 80053f4:	2301      	movs	r3, #1
 80053f6:	e7f2      	b.n	80053de <_printf_float+0x16e>
 80053f8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80053fc:	9b08      	ldr	r3, [sp, #32]
 80053fe:	4299      	cmp	r1, r3
 8005400:	db05      	blt.n	800540e <_printf_float+0x19e>
 8005402:	6823      	ldr	r3, [r4, #0]
 8005404:	6121      	str	r1, [r4, #16]
 8005406:	07d8      	lsls	r0, r3, #31
 8005408:	d5ea      	bpl.n	80053e0 <_printf_float+0x170>
 800540a:	1c4b      	adds	r3, r1, #1
 800540c:	e7e7      	b.n	80053de <_printf_float+0x16e>
 800540e:	2900      	cmp	r1, #0
 8005410:	bfd4      	ite	le
 8005412:	f1c1 0202 	rsble	r2, r1, #2
 8005416:	2201      	movgt	r2, #1
 8005418:	4413      	add	r3, r2
 800541a:	e7e0      	b.n	80053de <_printf_float+0x16e>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	055a      	lsls	r2, r3, #21
 8005420:	d407      	bmi.n	8005432 <_printf_float+0x1c2>
 8005422:	6923      	ldr	r3, [r4, #16]
 8005424:	4642      	mov	r2, r8
 8005426:	4631      	mov	r1, r6
 8005428:	4628      	mov	r0, r5
 800542a:	47b8      	blx	r7
 800542c:	3001      	adds	r0, #1
 800542e:	d12a      	bne.n	8005486 <_printf_float+0x216>
 8005430:	e76a      	b.n	8005308 <_printf_float+0x98>
 8005432:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005436:	f240 80e0 	bls.w	80055fa <_printf_float+0x38a>
 800543a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800543e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005446:	d133      	bne.n	80054b0 <_printf_float+0x240>
 8005448:	4a37      	ldr	r2, [pc, #220]	; (8005528 <_printf_float+0x2b8>)
 800544a:	2301      	movs	r3, #1
 800544c:	4631      	mov	r1, r6
 800544e:	4628      	mov	r0, r5
 8005450:	47b8      	blx	r7
 8005452:	3001      	adds	r0, #1
 8005454:	f43f af58 	beq.w	8005308 <_printf_float+0x98>
 8005458:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800545c:	429a      	cmp	r2, r3
 800545e:	db02      	blt.n	8005466 <_printf_float+0x1f6>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07d8      	lsls	r0, r3, #31
 8005464:	d50f      	bpl.n	8005486 <_printf_float+0x216>
 8005466:	4653      	mov	r3, sl
 8005468:	465a      	mov	r2, fp
 800546a:	4631      	mov	r1, r6
 800546c:	4628      	mov	r0, r5
 800546e:	47b8      	blx	r7
 8005470:	3001      	adds	r0, #1
 8005472:	f43f af49 	beq.w	8005308 <_printf_float+0x98>
 8005476:	f04f 0800 	mov.w	r8, #0
 800547a:	f104 091a 	add.w	r9, r4, #26
 800547e:	9b08      	ldr	r3, [sp, #32]
 8005480:	3b01      	subs	r3, #1
 8005482:	4543      	cmp	r3, r8
 8005484:	dc09      	bgt.n	800549a <_printf_float+0x22a>
 8005486:	6823      	ldr	r3, [r4, #0]
 8005488:	079b      	lsls	r3, r3, #30
 800548a:	f100 8106 	bmi.w	800569a <_printf_float+0x42a>
 800548e:	68e0      	ldr	r0, [r4, #12]
 8005490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005492:	4298      	cmp	r0, r3
 8005494:	bfb8      	it	lt
 8005496:	4618      	movlt	r0, r3
 8005498:	e738      	b.n	800530c <_printf_float+0x9c>
 800549a:	2301      	movs	r3, #1
 800549c:	464a      	mov	r2, r9
 800549e:	4631      	mov	r1, r6
 80054a0:	4628      	mov	r0, r5
 80054a2:	47b8      	blx	r7
 80054a4:	3001      	adds	r0, #1
 80054a6:	f43f af2f 	beq.w	8005308 <_printf_float+0x98>
 80054aa:	f108 0801 	add.w	r8, r8, #1
 80054ae:	e7e6      	b.n	800547e <_printf_float+0x20e>
 80054b0:	9b07      	ldr	r3, [sp, #28]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	dc3a      	bgt.n	800552c <_printf_float+0x2bc>
 80054b6:	4a1c      	ldr	r2, [pc, #112]	; (8005528 <_printf_float+0x2b8>)
 80054b8:	2301      	movs	r3, #1
 80054ba:	4631      	mov	r1, r6
 80054bc:	4628      	mov	r0, r5
 80054be:	47b8      	blx	r7
 80054c0:	3001      	adds	r0, #1
 80054c2:	f43f af21 	beq.w	8005308 <_printf_float+0x98>
 80054c6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	d102      	bne.n	80054d4 <_printf_float+0x264>
 80054ce:	6823      	ldr	r3, [r4, #0]
 80054d0:	07d9      	lsls	r1, r3, #31
 80054d2:	d5d8      	bpl.n	8005486 <_printf_float+0x216>
 80054d4:	4653      	mov	r3, sl
 80054d6:	465a      	mov	r2, fp
 80054d8:	4631      	mov	r1, r6
 80054da:	4628      	mov	r0, r5
 80054dc:	47b8      	blx	r7
 80054de:	3001      	adds	r0, #1
 80054e0:	f43f af12 	beq.w	8005308 <_printf_float+0x98>
 80054e4:	f04f 0900 	mov.w	r9, #0
 80054e8:	f104 0a1a 	add.w	sl, r4, #26
 80054ec:	9b07      	ldr	r3, [sp, #28]
 80054ee:	425b      	negs	r3, r3
 80054f0:	454b      	cmp	r3, r9
 80054f2:	dc01      	bgt.n	80054f8 <_printf_float+0x288>
 80054f4:	9b08      	ldr	r3, [sp, #32]
 80054f6:	e795      	b.n	8005424 <_printf_float+0x1b4>
 80054f8:	2301      	movs	r3, #1
 80054fa:	4652      	mov	r2, sl
 80054fc:	4631      	mov	r1, r6
 80054fe:	4628      	mov	r0, r5
 8005500:	47b8      	blx	r7
 8005502:	3001      	adds	r0, #1
 8005504:	f43f af00 	beq.w	8005308 <_printf_float+0x98>
 8005508:	f109 0901 	add.w	r9, r9, #1
 800550c:	e7ee      	b.n	80054ec <_printf_float+0x27c>
 800550e:	bf00      	nop
 8005510:	ffffffff 	.word	0xffffffff
 8005514:	7fefffff 	.word	0x7fefffff
 8005518:	080088f8 	.word	0x080088f8
 800551c:	080088fc 	.word	0x080088fc
 8005520:	08008900 	.word	0x08008900
 8005524:	08008904 	.word	0x08008904
 8005528:	08008b33 	.word	0x08008b33
 800552c:	9a08      	ldr	r2, [sp, #32]
 800552e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005530:	429a      	cmp	r2, r3
 8005532:	bfa8      	it	ge
 8005534:	461a      	movge	r2, r3
 8005536:	2a00      	cmp	r2, #0
 8005538:	4691      	mov	r9, r2
 800553a:	dc38      	bgt.n	80055ae <_printf_float+0x33e>
 800553c:	2300      	movs	r3, #0
 800553e:	9305      	str	r3, [sp, #20]
 8005540:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005544:	f104 021a 	add.w	r2, r4, #26
 8005548:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800554a:	9905      	ldr	r1, [sp, #20]
 800554c:	9304      	str	r3, [sp, #16]
 800554e:	eba3 0309 	sub.w	r3, r3, r9
 8005552:	428b      	cmp	r3, r1
 8005554:	dc33      	bgt.n	80055be <_printf_float+0x34e>
 8005556:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800555a:	429a      	cmp	r2, r3
 800555c:	db3c      	blt.n	80055d8 <_printf_float+0x368>
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	07da      	lsls	r2, r3, #31
 8005562:	d439      	bmi.n	80055d8 <_printf_float+0x368>
 8005564:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005568:	eba2 0903 	sub.w	r9, r2, r3
 800556c:	9b04      	ldr	r3, [sp, #16]
 800556e:	1ad2      	subs	r2, r2, r3
 8005570:	4591      	cmp	r9, r2
 8005572:	bfa8      	it	ge
 8005574:	4691      	movge	r9, r2
 8005576:	f1b9 0f00 	cmp.w	r9, #0
 800557a:	dc35      	bgt.n	80055e8 <_printf_float+0x378>
 800557c:	f04f 0800 	mov.w	r8, #0
 8005580:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005584:	f104 0a1a 	add.w	sl, r4, #26
 8005588:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800558c:	1a9b      	subs	r3, r3, r2
 800558e:	eba3 0309 	sub.w	r3, r3, r9
 8005592:	4543      	cmp	r3, r8
 8005594:	f77f af77 	ble.w	8005486 <_printf_float+0x216>
 8005598:	2301      	movs	r3, #1
 800559a:	4652      	mov	r2, sl
 800559c:	4631      	mov	r1, r6
 800559e:	4628      	mov	r0, r5
 80055a0:	47b8      	blx	r7
 80055a2:	3001      	adds	r0, #1
 80055a4:	f43f aeb0 	beq.w	8005308 <_printf_float+0x98>
 80055a8:	f108 0801 	add.w	r8, r8, #1
 80055ac:	e7ec      	b.n	8005588 <_printf_float+0x318>
 80055ae:	4613      	mov	r3, r2
 80055b0:	4631      	mov	r1, r6
 80055b2:	4642      	mov	r2, r8
 80055b4:	4628      	mov	r0, r5
 80055b6:	47b8      	blx	r7
 80055b8:	3001      	adds	r0, #1
 80055ba:	d1bf      	bne.n	800553c <_printf_float+0x2cc>
 80055bc:	e6a4      	b.n	8005308 <_printf_float+0x98>
 80055be:	2301      	movs	r3, #1
 80055c0:	4631      	mov	r1, r6
 80055c2:	4628      	mov	r0, r5
 80055c4:	9204      	str	r2, [sp, #16]
 80055c6:	47b8      	blx	r7
 80055c8:	3001      	adds	r0, #1
 80055ca:	f43f ae9d 	beq.w	8005308 <_printf_float+0x98>
 80055ce:	9b05      	ldr	r3, [sp, #20]
 80055d0:	9a04      	ldr	r2, [sp, #16]
 80055d2:	3301      	adds	r3, #1
 80055d4:	9305      	str	r3, [sp, #20]
 80055d6:	e7b7      	b.n	8005548 <_printf_float+0x2d8>
 80055d8:	4653      	mov	r3, sl
 80055da:	465a      	mov	r2, fp
 80055dc:	4631      	mov	r1, r6
 80055de:	4628      	mov	r0, r5
 80055e0:	47b8      	blx	r7
 80055e2:	3001      	adds	r0, #1
 80055e4:	d1be      	bne.n	8005564 <_printf_float+0x2f4>
 80055e6:	e68f      	b.n	8005308 <_printf_float+0x98>
 80055e8:	9a04      	ldr	r2, [sp, #16]
 80055ea:	464b      	mov	r3, r9
 80055ec:	4442      	add	r2, r8
 80055ee:	4631      	mov	r1, r6
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b8      	blx	r7
 80055f4:	3001      	adds	r0, #1
 80055f6:	d1c1      	bne.n	800557c <_printf_float+0x30c>
 80055f8:	e686      	b.n	8005308 <_printf_float+0x98>
 80055fa:	9a08      	ldr	r2, [sp, #32]
 80055fc:	2a01      	cmp	r2, #1
 80055fe:	dc01      	bgt.n	8005604 <_printf_float+0x394>
 8005600:	07db      	lsls	r3, r3, #31
 8005602:	d537      	bpl.n	8005674 <_printf_float+0x404>
 8005604:	2301      	movs	r3, #1
 8005606:	4642      	mov	r2, r8
 8005608:	4631      	mov	r1, r6
 800560a:	4628      	mov	r0, r5
 800560c:	47b8      	blx	r7
 800560e:	3001      	adds	r0, #1
 8005610:	f43f ae7a 	beq.w	8005308 <_printf_float+0x98>
 8005614:	4653      	mov	r3, sl
 8005616:	465a      	mov	r2, fp
 8005618:	4631      	mov	r1, r6
 800561a:	4628      	mov	r0, r5
 800561c:	47b8      	blx	r7
 800561e:	3001      	adds	r0, #1
 8005620:	f43f ae72 	beq.w	8005308 <_printf_float+0x98>
 8005624:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005628:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800562c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005630:	9b08      	ldr	r3, [sp, #32]
 8005632:	d01a      	beq.n	800566a <_printf_float+0x3fa>
 8005634:	3b01      	subs	r3, #1
 8005636:	f108 0201 	add.w	r2, r8, #1
 800563a:	4631      	mov	r1, r6
 800563c:	4628      	mov	r0, r5
 800563e:	47b8      	blx	r7
 8005640:	3001      	adds	r0, #1
 8005642:	d10e      	bne.n	8005662 <_printf_float+0x3f2>
 8005644:	e660      	b.n	8005308 <_printf_float+0x98>
 8005646:	2301      	movs	r3, #1
 8005648:	464a      	mov	r2, r9
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	f43f ae59 	beq.w	8005308 <_printf_float+0x98>
 8005656:	f108 0801 	add.w	r8, r8, #1
 800565a:	9b08      	ldr	r3, [sp, #32]
 800565c:	3b01      	subs	r3, #1
 800565e:	4543      	cmp	r3, r8
 8005660:	dcf1      	bgt.n	8005646 <_printf_float+0x3d6>
 8005662:	9b04      	ldr	r3, [sp, #16]
 8005664:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005668:	e6dd      	b.n	8005426 <_printf_float+0x1b6>
 800566a:	f04f 0800 	mov.w	r8, #0
 800566e:	f104 091a 	add.w	r9, r4, #26
 8005672:	e7f2      	b.n	800565a <_printf_float+0x3ea>
 8005674:	2301      	movs	r3, #1
 8005676:	4642      	mov	r2, r8
 8005678:	e7df      	b.n	800563a <_printf_float+0x3ca>
 800567a:	2301      	movs	r3, #1
 800567c:	464a      	mov	r2, r9
 800567e:	4631      	mov	r1, r6
 8005680:	4628      	mov	r0, r5
 8005682:	47b8      	blx	r7
 8005684:	3001      	adds	r0, #1
 8005686:	f43f ae3f 	beq.w	8005308 <_printf_float+0x98>
 800568a:	f108 0801 	add.w	r8, r8, #1
 800568e:	68e3      	ldr	r3, [r4, #12]
 8005690:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005692:	1a5b      	subs	r3, r3, r1
 8005694:	4543      	cmp	r3, r8
 8005696:	dcf0      	bgt.n	800567a <_printf_float+0x40a>
 8005698:	e6f9      	b.n	800548e <_printf_float+0x21e>
 800569a:	f04f 0800 	mov.w	r8, #0
 800569e:	f104 0919 	add.w	r9, r4, #25
 80056a2:	e7f4      	b.n	800568e <_printf_float+0x41e>

080056a4 <_printf_common>:
 80056a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a8:	4616      	mov	r6, r2
 80056aa:	4699      	mov	r9, r3
 80056ac:	688a      	ldr	r2, [r1, #8]
 80056ae:	690b      	ldr	r3, [r1, #16]
 80056b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056b4:	4293      	cmp	r3, r2
 80056b6:	bfb8      	it	lt
 80056b8:	4613      	movlt	r3, r2
 80056ba:	6033      	str	r3, [r6, #0]
 80056bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056c0:	4607      	mov	r7, r0
 80056c2:	460c      	mov	r4, r1
 80056c4:	b10a      	cbz	r2, 80056ca <_printf_common+0x26>
 80056c6:	3301      	adds	r3, #1
 80056c8:	6033      	str	r3, [r6, #0]
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	0699      	lsls	r1, r3, #26
 80056ce:	bf42      	ittt	mi
 80056d0:	6833      	ldrmi	r3, [r6, #0]
 80056d2:	3302      	addmi	r3, #2
 80056d4:	6033      	strmi	r3, [r6, #0]
 80056d6:	6825      	ldr	r5, [r4, #0]
 80056d8:	f015 0506 	ands.w	r5, r5, #6
 80056dc:	d106      	bne.n	80056ec <_printf_common+0x48>
 80056de:	f104 0a19 	add.w	sl, r4, #25
 80056e2:	68e3      	ldr	r3, [r4, #12]
 80056e4:	6832      	ldr	r2, [r6, #0]
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	42ab      	cmp	r3, r5
 80056ea:	dc26      	bgt.n	800573a <_printf_common+0x96>
 80056ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056f0:	1e13      	subs	r3, r2, #0
 80056f2:	6822      	ldr	r2, [r4, #0]
 80056f4:	bf18      	it	ne
 80056f6:	2301      	movne	r3, #1
 80056f8:	0692      	lsls	r2, r2, #26
 80056fa:	d42b      	bmi.n	8005754 <_printf_common+0xb0>
 80056fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005700:	4649      	mov	r1, r9
 8005702:	4638      	mov	r0, r7
 8005704:	47c0      	blx	r8
 8005706:	3001      	adds	r0, #1
 8005708:	d01e      	beq.n	8005748 <_printf_common+0xa4>
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	6922      	ldr	r2, [r4, #16]
 800570e:	f003 0306 	and.w	r3, r3, #6
 8005712:	2b04      	cmp	r3, #4
 8005714:	bf02      	ittt	eq
 8005716:	68e5      	ldreq	r5, [r4, #12]
 8005718:	6833      	ldreq	r3, [r6, #0]
 800571a:	1aed      	subeq	r5, r5, r3
 800571c:	68a3      	ldr	r3, [r4, #8]
 800571e:	bf0c      	ite	eq
 8005720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005724:	2500      	movne	r5, #0
 8005726:	4293      	cmp	r3, r2
 8005728:	bfc4      	itt	gt
 800572a:	1a9b      	subgt	r3, r3, r2
 800572c:	18ed      	addgt	r5, r5, r3
 800572e:	2600      	movs	r6, #0
 8005730:	341a      	adds	r4, #26
 8005732:	42b5      	cmp	r5, r6
 8005734:	d11a      	bne.n	800576c <_printf_common+0xc8>
 8005736:	2000      	movs	r0, #0
 8005738:	e008      	b.n	800574c <_printf_common+0xa8>
 800573a:	2301      	movs	r3, #1
 800573c:	4652      	mov	r2, sl
 800573e:	4649      	mov	r1, r9
 8005740:	4638      	mov	r0, r7
 8005742:	47c0      	blx	r8
 8005744:	3001      	adds	r0, #1
 8005746:	d103      	bne.n	8005750 <_printf_common+0xac>
 8005748:	f04f 30ff 	mov.w	r0, #4294967295
 800574c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005750:	3501      	adds	r5, #1
 8005752:	e7c6      	b.n	80056e2 <_printf_common+0x3e>
 8005754:	18e1      	adds	r1, r4, r3
 8005756:	1c5a      	adds	r2, r3, #1
 8005758:	2030      	movs	r0, #48	; 0x30
 800575a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800575e:	4422      	add	r2, r4
 8005760:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005764:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005768:	3302      	adds	r3, #2
 800576a:	e7c7      	b.n	80056fc <_printf_common+0x58>
 800576c:	2301      	movs	r3, #1
 800576e:	4622      	mov	r2, r4
 8005770:	4649      	mov	r1, r9
 8005772:	4638      	mov	r0, r7
 8005774:	47c0      	blx	r8
 8005776:	3001      	adds	r0, #1
 8005778:	d0e6      	beq.n	8005748 <_printf_common+0xa4>
 800577a:	3601      	adds	r6, #1
 800577c:	e7d9      	b.n	8005732 <_printf_common+0x8e>
	...

08005780 <_printf_i>:
 8005780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005784:	7e0f      	ldrb	r7, [r1, #24]
 8005786:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005788:	2f78      	cmp	r7, #120	; 0x78
 800578a:	4691      	mov	r9, r2
 800578c:	4680      	mov	r8, r0
 800578e:	460c      	mov	r4, r1
 8005790:	469a      	mov	sl, r3
 8005792:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005796:	d807      	bhi.n	80057a8 <_printf_i+0x28>
 8005798:	2f62      	cmp	r7, #98	; 0x62
 800579a:	d80a      	bhi.n	80057b2 <_printf_i+0x32>
 800579c:	2f00      	cmp	r7, #0
 800579e:	f000 80d4 	beq.w	800594a <_printf_i+0x1ca>
 80057a2:	2f58      	cmp	r7, #88	; 0x58
 80057a4:	f000 80c0 	beq.w	8005928 <_printf_i+0x1a8>
 80057a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80057b0:	e03a      	b.n	8005828 <_printf_i+0xa8>
 80057b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057b6:	2b15      	cmp	r3, #21
 80057b8:	d8f6      	bhi.n	80057a8 <_printf_i+0x28>
 80057ba:	a101      	add	r1, pc, #4	; (adr r1, 80057c0 <_printf_i+0x40>)
 80057bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057c0:	08005819 	.word	0x08005819
 80057c4:	0800582d 	.word	0x0800582d
 80057c8:	080057a9 	.word	0x080057a9
 80057cc:	080057a9 	.word	0x080057a9
 80057d0:	080057a9 	.word	0x080057a9
 80057d4:	080057a9 	.word	0x080057a9
 80057d8:	0800582d 	.word	0x0800582d
 80057dc:	080057a9 	.word	0x080057a9
 80057e0:	080057a9 	.word	0x080057a9
 80057e4:	080057a9 	.word	0x080057a9
 80057e8:	080057a9 	.word	0x080057a9
 80057ec:	08005931 	.word	0x08005931
 80057f0:	08005859 	.word	0x08005859
 80057f4:	080058eb 	.word	0x080058eb
 80057f8:	080057a9 	.word	0x080057a9
 80057fc:	080057a9 	.word	0x080057a9
 8005800:	08005953 	.word	0x08005953
 8005804:	080057a9 	.word	0x080057a9
 8005808:	08005859 	.word	0x08005859
 800580c:	080057a9 	.word	0x080057a9
 8005810:	080057a9 	.word	0x080057a9
 8005814:	080058f3 	.word	0x080058f3
 8005818:	682b      	ldr	r3, [r5, #0]
 800581a:	1d1a      	adds	r2, r3, #4
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	602a      	str	r2, [r5, #0]
 8005820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005824:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005828:	2301      	movs	r3, #1
 800582a:	e09f      	b.n	800596c <_printf_i+0x1ec>
 800582c:	6820      	ldr	r0, [r4, #0]
 800582e:	682b      	ldr	r3, [r5, #0]
 8005830:	0607      	lsls	r7, r0, #24
 8005832:	f103 0104 	add.w	r1, r3, #4
 8005836:	6029      	str	r1, [r5, #0]
 8005838:	d501      	bpl.n	800583e <_printf_i+0xbe>
 800583a:	681e      	ldr	r6, [r3, #0]
 800583c:	e003      	b.n	8005846 <_printf_i+0xc6>
 800583e:	0646      	lsls	r6, r0, #25
 8005840:	d5fb      	bpl.n	800583a <_printf_i+0xba>
 8005842:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005846:	2e00      	cmp	r6, #0
 8005848:	da03      	bge.n	8005852 <_printf_i+0xd2>
 800584a:	232d      	movs	r3, #45	; 0x2d
 800584c:	4276      	negs	r6, r6
 800584e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005852:	485a      	ldr	r0, [pc, #360]	; (80059bc <_printf_i+0x23c>)
 8005854:	230a      	movs	r3, #10
 8005856:	e012      	b.n	800587e <_printf_i+0xfe>
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	6820      	ldr	r0, [r4, #0]
 800585c:	1d19      	adds	r1, r3, #4
 800585e:	6029      	str	r1, [r5, #0]
 8005860:	0605      	lsls	r5, r0, #24
 8005862:	d501      	bpl.n	8005868 <_printf_i+0xe8>
 8005864:	681e      	ldr	r6, [r3, #0]
 8005866:	e002      	b.n	800586e <_printf_i+0xee>
 8005868:	0641      	lsls	r1, r0, #25
 800586a:	d5fb      	bpl.n	8005864 <_printf_i+0xe4>
 800586c:	881e      	ldrh	r6, [r3, #0]
 800586e:	4853      	ldr	r0, [pc, #332]	; (80059bc <_printf_i+0x23c>)
 8005870:	2f6f      	cmp	r7, #111	; 0x6f
 8005872:	bf0c      	ite	eq
 8005874:	2308      	moveq	r3, #8
 8005876:	230a      	movne	r3, #10
 8005878:	2100      	movs	r1, #0
 800587a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800587e:	6865      	ldr	r5, [r4, #4]
 8005880:	60a5      	str	r5, [r4, #8]
 8005882:	2d00      	cmp	r5, #0
 8005884:	bfa2      	ittt	ge
 8005886:	6821      	ldrge	r1, [r4, #0]
 8005888:	f021 0104 	bicge.w	r1, r1, #4
 800588c:	6021      	strge	r1, [r4, #0]
 800588e:	b90e      	cbnz	r6, 8005894 <_printf_i+0x114>
 8005890:	2d00      	cmp	r5, #0
 8005892:	d04b      	beq.n	800592c <_printf_i+0x1ac>
 8005894:	4615      	mov	r5, r2
 8005896:	fbb6 f1f3 	udiv	r1, r6, r3
 800589a:	fb03 6711 	mls	r7, r3, r1, r6
 800589e:	5dc7      	ldrb	r7, [r0, r7]
 80058a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80058a4:	4637      	mov	r7, r6
 80058a6:	42bb      	cmp	r3, r7
 80058a8:	460e      	mov	r6, r1
 80058aa:	d9f4      	bls.n	8005896 <_printf_i+0x116>
 80058ac:	2b08      	cmp	r3, #8
 80058ae:	d10b      	bne.n	80058c8 <_printf_i+0x148>
 80058b0:	6823      	ldr	r3, [r4, #0]
 80058b2:	07de      	lsls	r6, r3, #31
 80058b4:	d508      	bpl.n	80058c8 <_printf_i+0x148>
 80058b6:	6923      	ldr	r3, [r4, #16]
 80058b8:	6861      	ldr	r1, [r4, #4]
 80058ba:	4299      	cmp	r1, r3
 80058bc:	bfde      	ittt	le
 80058be:	2330      	movle	r3, #48	; 0x30
 80058c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058c8:	1b52      	subs	r2, r2, r5
 80058ca:	6122      	str	r2, [r4, #16]
 80058cc:	f8cd a000 	str.w	sl, [sp]
 80058d0:	464b      	mov	r3, r9
 80058d2:	aa03      	add	r2, sp, #12
 80058d4:	4621      	mov	r1, r4
 80058d6:	4640      	mov	r0, r8
 80058d8:	f7ff fee4 	bl	80056a4 <_printf_common>
 80058dc:	3001      	adds	r0, #1
 80058de:	d14a      	bne.n	8005976 <_printf_i+0x1f6>
 80058e0:	f04f 30ff 	mov.w	r0, #4294967295
 80058e4:	b004      	add	sp, #16
 80058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	f043 0320 	orr.w	r3, r3, #32
 80058f0:	6023      	str	r3, [r4, #0]
 80058f2:	4833      	ldr	r0, [pc, #204]	; (80059c0 <_printf_i+0x240>)
 80058f4:	2778      	movs	r7, #120	; 0x78
 80058f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	6829      	ldr	r1, [r5, #0]
 80058fe:	061f      	lsls	r7, r3, #24
 8005900:	f851 6b04 	ldr.w	r6, [r1], #4
 8005904:	d402      	bmi.n	800590c <_printf_i+0x18c>
 8005906:	065f      	lsls	r7, r3, #25
 8005908:	bf48      	it	mi
 800590a:	b2b6      	uxthmi	r6, r6
 800590c:	07df      	lsls	r7, r3, #31
 800590e:	bf48      	it	mi
 8005910:	f043 0320 	orrmi.w	r3, r3, #32
 8005914:	6029      	str	r1, [r5, #0]
 8005916:	bf48      	it	mi
 8005918:	6023      	strmi	r3, [r4, #0]
 800591a:	b91e      	cbnz	r6, 8005924 <_printf_i+0x1a4>
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	f023 0320 	bic.w	r3, r3, #32
 8005922:	6023      	str	r3, [r4, #0]
 8005924:	2310      	movs	r3, #16
 8005926:	e7a7      	b.n	8005878 <_printf_i+0xf8>
 8005928:	4824      	ldr	r0, [pc, #144]	; (80059bc <_printf_i+0x23c>)
 800592a:	e7e4      	b.n	80058f6 <_printf_i+0x176>
 800592c:	4615      	mov	r5, r2
 800592e:	e7bd      	b.n	80058ac <_printf_i+0x12c>
 8005930:	682b      	ldr	r3, [r5, #0]
 8005932:	6826      	ldr	r6, [r4, #0]
 8005934:	6961      	ldr	r1, [r4, #20]
 8005936:	1d18      	adds	r0, r3, #4
 8005938:	6028      	str	r0, [r5, #0]
 800593a:	0635      	lsls	r5, r6, #24
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	d501      	bpl.n	8005944 <_printf_i+0x1c4>
 8005940:	6019      	str	r1, [r3, #0]
 8005942:	e002      	b.n	800594a <_printf_i+0x1ca>
 8005944:	0670      	lsls	r0, r6, #25
 8005946:	d5fb      	bpl.n	8005940 <_printf_i+0x1c0>
 8005948:	8019      	strh	r1, [r3, #0]
 800594a:	2300      	movs	r3, #0
 800594c:	6123      	str	r3, [r4, #16]
 800594e:	4615      	mov	r5, r2
 8005950:	e7bc      	b.n	80058cc <_printf_i+0x14c>
 8005952:	682b      	ldr	r3, [r5, #0]
 8005954:	1d1a      	adds	r2, r3, #4
 8005956:	602a      	str	r2, [r5, #0]
 8005958:	681d      	ldr	r5, [r3, #0]
 800595a:	6862      	ldr	r2, [r4, #4]
 800595c:	2100      	movs	r1, #0
 800595e:	4628      	mov	r0, r5
 8005960:	f7fa fc6e 	bl	8000240 <memchr>
 8005964:	b108      	cbz	r0, 800596a <_printf_i+0x1ea>
 8005966:	1b40      	subs	r0, r0, r5
 8005968:	6060      	str	r0, [r4, #4]
 800596a:	6863      	ldr	r3, [r4, #4]
 800596c:	6123      	str	r3, [r4, #16]
 800596e:	2300      	movs	r3, #0
 8005970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005974:	e7aa      	b.n	80058cc <_printf_i+0x14c>
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	462a      	mov	r2, r5
 800597a:	4649      	mov	r1, r9
 800597c:	4640      	mov	r0, r8
 800597e:	47d0      	blx	sl
 8005980:	3001      	adds	r0, #1
 8005982:	d0ad      	beq.n	80058e0 <_printf_i+0x160>
 8005984:	6823      	ldr	r3, [r4, #0]
 8005986:	079b      	lsls	r3, r3, #30
 8005988:	d413      	bmi.n	80059b2 <_printf_i+0x232>
 800598a:	68e0      	ldr	r0, [r4, #12]
 800598c:	9b03      	ldr	r3, [sp, #12]
 800598e:	4298      	cmp	r0, r3
 8005990:	bfb8      	it	lt
 8005992:	4618      	movlt	r0, r3
 8005994:	e7a6      	b.n	80058e4 <_printf_i+0x164>
 8005996:	2301      	movs	r3, #1
 8005998:	4632      	mov	r2, r6
 800599a:	4649      	mov	r1, r9
 800599c:	4640      	mov	r0, r8
 800599e:	47d0      	blx	sl
 80059a0:	3001      	adds	r0, #1
 80059a2:	d09d      	beq.n	80058e0 <_printf_i+0x160>
 80059a4:	3501      	adds	r5, #1
 80059a6:	68e3      	ldr	r3, [r4, #12]
 80059a8:	9903      	ldr	r1, [sp, #12]
 80059aa:	1a5b      	subs	r3, r3, r1
 80059ac:	42ab      	cmp	r3, r5
 80059ae:	dcf2      	bgt.n	8005996 <_printf_i+0x216>
 80059b0:	e7eb      	b.n	800598a <_printf_i+0x20a>
 80059b2:	2500      	movs	r5, #0
 80059b4:	f104 0619 	add.w	r6, r4, #25
 80059b8:	e7f5      	b.n	80059a6 <_printf_i+0x226>
 80059ba:	bf00      	nop
 80059bc:	08008908 	.word	0x08008908
 80059c0:	08008919 	.word	0x08008919

080059c4 <std>:
 80059c4:	2300      	movs	r3, #0
 80059c6:	b510      	push	{r4, lr}
 80059c8:	4604      	mov	r4, r0
 80059ca:	e9c0 3300 	strd	r3, r3, [r0]
 80059ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059d2:	6083      	str	r3, [r0, #8]
 80059d4:	8181      	strh	r1, [r0, #12]
 80059d6:	6643      	str	r3, [r0, #100]	; 0x64
 80059d8:	81c2      	strh	r2, [r0, #14]
 80059da:	6183      	str	r3, [r0, #24]
 80059dc:	4619      	mov	r1, r3
 80059de:	2208      	movs	r2, #8
 80059e0:	305c      	adds	r0, #92	; 0x5c
 80059e2:	f000 f930 	bl	8005c46 <memset>
 80059e6:	4b05      	ldr	r3, [pc, #20]	; (80059fc <std+0x38>)
 80059e8:	6263      	str	r3, [r4, #36]	; 0x24
 80059ea:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <std+0x3c>)
 80059ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80059ee:	4b05      	ldr	r3, [pc, #20]	; (8005a04 <std+0x40>)
 80059f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059f2:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <std+0x44>)
 80059f4:	6224      	str	r4, [r4, #32]
 80059f6:	6323      	str	r3, [r4, #48]	; 0x30
 80059f8:	bd10      	pop	{r4, pc}
 80059fa:	bf00      	nop
 80059fc:	08005bbd 	.word	0x08005bbd
 8005a00:	08005be3 	.word	0x08005be3
 8005a04:	08005c1b 	.word	0x08005c1b
 8005a08:	08005c3f 	.word	0x08005c3f

08005a0c <stdio_exit_handler>:
 8005a0c:	4a02      	ldr	r2, [pc, #8]	; (8005a18 <stdio_exit_handler+0xc>)
 8005a0e:	4903      	ldr	r1, [pc, #12]	; (8005a1c <stdio_exit_handler+0x10>)
 8005a10:	4803      	ldr	r0, [pc, #12]	; (8005a20 <stdio_exit_handler+0x14>)
 8005a12:	f000 b869 	b.w	8005ae8 <_fwalk_sglue>
 8005a16:	bf00      	nop
 8005a18:	20000010 	.word	0x20000010
 8005a1c:	08007c25 	.word	0x08007c25
 8005a20:	2000001c 	.word	0x2000001c

08005a24 <cleanup_stdio>:
 8005a24:	6841      	ldr	r1, [r0, #4]
 8005a26:	4b0c      	ldr	r3, [pc, #48]	; (8005a58 <cleanup_stdio+0x34>)
 8005a28:	4299      	cmp	r1, r3
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	d001      	beq.n	8005a34 <cleanup_stdio+0x10>
 8005a30:	f002 f8f8 	bl	8007c24 <_fflush_r>
 8005a34:	68a1      	ldr	r1, [r4, #8]
 8005a36:	4b09      	ldr	r3, [pc, #36]	; (8005a5c <cleanup_stdio+0x38>)
 8005a38:	4299      	cmp	r1, r3
 8005a3a:	d002      	beq.n	8005a42 <cleanup_stdio+0x1e>
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	f002 f8f1 	bl	8007c24 <_fflush_r>
 8005a42:	68e1      	ldr	r1, [r4, #12]
 8005a44:	4b06      	ldr	r3, [pc, #24]	; (8005a60 <cleanup_stdio+0x3c>)
 8005a46:	4299      	cmp	r1, r3
 8005a48:	d004      	beq.n	8005a54 <cleanup_stdio+0x30>
 8005a4a:	4620      	mov	r0, r4
 8005a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a50:	f002 b8e8 	b.w	8007c24 <_fflush_r>
 8005a54:	bd10      	pop	{r4, pc}
 8005a56:	bf00      	nop
 8005a58:	2000047c 	.word	0x2000047c
 8005a5c:	200004e4 	.word	0x200004e4
 8005a60:	2000054c 	.word	0x2000054c

08005a64 <global_stdio_init.part.0>:
 8005a64:	b510      	push	{r4, lr}
 8005a66:	4b0b      	ldr	r3, [pc, #44]	; (8005a94 <global_stdio_init.part.0+0x30>)
 8005a68:	4c0b      	ldr	r4, [pc, #44]	; (8005a98 <global_stdio_init.part.0+0x34>)
 8005a6a:	4a0c      	ldr	r2, [pc, #48]	; (8005a9c <global_stdio_init.part.0+0x38>)
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	4620      	mov	r0, r4
 8005a70:	2200      	movs	r2, #0
 8005a72:	2104      	movs	r1, #4
 8005a74:	f7ff ffa6 	bl	80059c4 <std>
 8005a78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	2109      	movs	r1, #9
 8005a80:	f7ff ffa0 	bl	80059c4 <std>
 8005a84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005a88:	2202      	movs	r2, #2
 8005a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a8e:	2112      	movs	r1, #18
 8005a90:	f7ff bf98 	b.w	80059c4 <std>
 8005a94:	200005b4 	.word	0x200005b4
 8005a98:	2000047c 	.word	0x2000047c
 8005a9c:	08005a0d 	.word	0x08005a0d

08005aa0 <__sfp_lock_acquire>:
 8005aa0:	4801      	ldr	r0, [pc, #4]	; (8005aa8 <__sfp_lock_acquire+0x8>)
 8005aa2:	f000 b94d 	b.w	8005d40 <__retarget_lock_acquire_recursive>
 8005aa6:	bf00      	nop
 8005aa8:	200005bd 	.word	0x200005bd

08005aac <__sfp_lock_release>:
 8005aac:	4801      	ldr	r0, [pc, #4]	; (8005ab4 <__sfp_lock_release+0x8>)
 8005aae:	f000 b948 	b.w	8005d42 <__retarget_lock_release_recursive>
 8005ab2:	bf00      	nop
 8005ab4:	200005bd 	.word	0x200005bd

08005ab8 <__sinit>:
 8005ab8:	b510      	push	{r4, lr}
 8005aba:	4604      	mov	r4, r0
 8005abc:	f7ff fff0 	bl	8005aa0 <__sfp_lock_acquire>
 8005ac0:	6a23      	ldr	r3, [r4, #32]
 8005ac2:	b11b      	cbz	r3, 8005acc <__sinit+0x14>
 8005ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac8:	f7ff bff0 	b.w	8005aac <__sfp_lock_release>
 8005acc:	4b04      	ldr	r3, [pc, #16]	; (8005ae0 <__sinit+0x28>)
 8005ace:	6223      	str	r3, [r4, #32]
 8005ad0:	4b04      	ldr	r3, [pc, #16]	; (8005ae4 <__sinit+0x2c>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1f5      	bne.n	8005ac4 <__sinit+0xc>
 8005ad8:	f7ff ffc4 	bl	8005a64 <global_stdio_init.part.0>
 8005adc:	e7f2      	b.n	8005ac4 <__sinit+0xc>
 8005ade:	bf00      	nop
 8005ae0:	08005a25 	.word	0x08005a25
 8005ae4:	200005b4 	.word	0x200005b4

08005ae8 <_fwalk_sglue>:
 8005ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aec:	4607      	mov	r7, r0
 8005aee:	4688      	mov	r8, r1
 8005af0:	4614      	mov	r4, r2
 8005af2:	2600      	movs	r6, #0
 8005af4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005af8:	f1b9 0901 	subs.w	r9, r9, #1
 8005afc:	d505      	bpl.n	8005b0a <_fwalk_sglue+0x22>
 8005afe:	6824      	ldr	r4, [r4, #0]
 8005b00:	2c00      	cmp	r4, #0
 8005b02:	d1f7      	bne.n	8005af4 <_fwalk_sglue+0xc>
 8005b04:	4630      	mov	r0, r6
 8005b06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b0a:	89ab      	ldrh	r3, [r5, #12]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d907      	bls.n	8005b20 <_fwalk_sglue+0x38>
 8005b10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b14:	3301      	adds	r3, #1
 8005b16:	d003      	beq.n	8005b20 <_fwalk_sglue+0x38>
 8005b18:	4629      	mov	r1, r5
 8005b1a:	4638      	mov	r0, r7
 8005b1c:	47c0      	blx	r8
 8005b1e:	4306      	orrs	r6, r0
 8005b20:	3568      	adds	r5, #104	; 0x68
 8005b22:	e7e9      	b.n	8005af8 <_fwalk_sglue+0x10>

08005b24 <siprintf>:
 8005b24:	b40e      	push	{r1, r2, r3}
 8005b26:	b500      	push	{lr}
 8005b28:	b09c      	sub	sp, #112	; 0x70
 8005b2a:	ab1d      	add	r3, sp, #116	; 0x74
 8005b2c:	9002      	str	r0, [sp, #8]
 8005b2e:	9006      	str	r0, [sp, #24]
 8005b30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b34:	4809      	ldr	r0, [pc, #36]	; (8005b5c <siprintf+0x38>)
 8005b36:	9107      	str	r1, [sp, #28]
 8005b38:	9104      	str	r1, [sp, #16]
 8005b3a:	4909      	ldr	r1, [pc, #36]	; (8005b60 <siprintf+0x3c>)
 8005b3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b40:	9105      	str	r1, [sp, #20]
 8005b42:	6800      	ldr	r0, [r0, #0]
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	a902      	add	r1, sp, #8
 8005b48:	f001 fbc8 	bl	80072dc <_svfiprintf_r>
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	701a      	strb	r2, [r3, #0]
 8005b52:	b01c      	add	sp, #112	; 0x70
 8005b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b58:	b003      	add	sp, #12
 8005b5a:	4770      	bx	lr
 8005b5c:	20000068 	.word	0x20000068
 8005b60:	ffff0208 	.word	0xffff0208

08005b64 <siscanf>:
 8005b64:	b40e      	push	{r1, r2, r3}
 8005b66:	b510      	push	{r4, lr}
 8005b68:	b09f      	sub	sp, #124	; 0x7c
 8005b6a:	ac21      	add	r4, sp, #132	; 0x84
 8005b6c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005b70:	f854 2b04 	ldr.w	r2, [r4], #4
 8005b74:	9201      	str	r2, [sp, #4]
 8005b76:	f8ad 101c 	strh.w	r1, [sp, #28]
 8005b7a:	9004      	str	r0, [sp, #16]
 8005b7c:	9008      	str	r0, [sp, #32]
 8005b7e:	f7fa fbaf 	bl	80002e0 <strlen>
 8005b82:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <siscanf+0x50>)
 8005b84:	9005      	str	r0, [sp, #20]
 8005b86:	9009      	str	r0, [sp, #36]	; 0x24
 8005b88:	930d      	str	r3, [sp, #52]	; 0x34
 8005b8a:	480b      	ldr	r0, [pc, #44]	; (8005bb8 <siscanf+0x54>)
 8005b8c:	9a01      	ldr	r2, [sp, #4]
 8005b8e:	6800      	ldr	r0, [r0, #0]
 8005b90:	9403      	str	r4, [sp, #12]
 8005b92:	2300      	movs	r3, #0
 8005b94:	9311      	str	r3, [sp, #68]	; 0x44
 8005b96:	9316      	str	r3, [sp, #88]	; 0x58
 8005b98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b9c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005ba0:	a904      	add	r1, sp, #16
 8005ba2:	4623      	mov	r3, r4
 8005ba4:	f001 fcf2 	bl	800758c <__ssvfiscanf_r>
 8005ba8:	b01f      	add	sp, #124	; 0x7c
 8005baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bae:	b003      	add	sp, #12
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop
 8005bb4:	08005bdf 	.word	0x08005bdf
 8005bb8:	20000068 	.word	0x20000068

08005bbc <__sread>:
 8005bbc:	b510      	push	{r4, lr}
 8005bbe:	460c      	mov	r4, r1
 8005bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bc4:	f000 f86e 	bl	8005ca4 <_read_r>
 8005bc8:	2800      	cmp	r0, #0
 8005bca:	bfab      	itete	ge
 8005bcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bce:	89a3      	ldrhlt	r3, [r4, #12]
 8005bd0:	181b      	addge	r3, r3, r0
 8005bd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bd6:	bfac      	ite	ge
 8005bd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005bda:	81a3      	strhlt	r3, [r4, #12]
 8005bdc:	bd10      	pop	{r4, pc}

08005bde <__seofread>:
 8005bde:	2000      	movs	r0, #0
 8005be0:	4770      	bx	lr

08005be2 <__swrite>:
 8005be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005be6:	461f      	mov	r7, r3
 8005be8:	898b      	ldrh	r3, [r1, #12]
 8005bea:	05db      	lsls	r3, r3, #23
 8005bec:	4605      	mov	r5, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	4616      	mov	r6, r2
 8005bf2:	d505      	bpl.n	8005c00 <__swrite+0x1e>
 8005bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f000 f840 	bl	8005c80 <_lseek_r>
 8005c00:	89a3      	ldrh	r3, [r4, #12]
 8005c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c0a:	81a3      	strh	r3, [r4, #12]
 8005c0c:	4632      	mov	r2, r6
 8005c0e:	463b      	mov	r3, r7
 8005c10:	4628      	mov	r0, r5
 8005c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c16:	f000 b857 	b.w	8005cc8 <_write_r>

08005c1a <__sseek>:
 8005c1a:	b510      	push	{r4, lr}
 8005c1c:	460c      	mov	r4, r1
 8005c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c22:	f000 f82d 	bl	8005c80 <_lseek_r>
 8005c26:	1c43      	adds	r3, r0, #1
 8005c28:	89a3      	ldrh	r3, [r4, #12]
 8005c2a:	bf15      	itete	ne
 8005c2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c36:	81a3      	strheq	r3, [r4, #12]
 8005c38:	bf18      	it	ne
 8005c3a:	81a3      	strhne	r3, [r4, #12]
 8005c3c:	bd10      	pop	{r4, pc}

08005c3e <__sclose>:
 8005c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c42:	f000 b80d 	b.w	8005c60 <_close_r>

08005c46 <memset>:
 8005c46:	4402      	add	r2, r0
 8005c48:	4603      	mov	r3, r0
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d100      	bne.n	8005c50 <memset+0xa>
 8005c4e:	4770      	bx	lr
 8005c50:	f803 1b01 	strb.w	r1, [r3], #1
 8005c54:	e7f9      	b.n	8005c4a <memset+0x4>
	...

08005c58 <_localeconv_r>:
 8005c58:	4800      	ldr	r0, [pc, #0]	; (8005c5c <_localeconv_r+0x4>)
 8005c5a:	4770      	bx	lr
 8005c5c:	2000015c 	.word	0x2000015c

08005c60 <_close_r>:
 8005c60:	b538      	push	{r3, r4, r5, lr}
 8005c62:	4d06      	ldr	r5, [pc, #24]	; (8005c7c <_close_r+0x1c>)
 8005c64:	2300      	movs	r3, #0
 8005c66:	4604      	mov	r4, r0
 8005c68:	4608      	mov	r0, r1
 8005c6a:	602b      	str	r3, [r5, #0]
 8005c6c:	f7fb faa9 	bl	80011c2 <_close>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	d102      	bne.n	8005c7a <_close_r+0x1a>
 8005c74:	682b      	ldr	r3, [r5, #0]
 8005c76:	b103      	cbz	r3, 8005c7a <_close_r+0x1a>
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	bd38      	pop	{r3, r4, r5, pc}
 8005c7c:	200005b8 	.word	0x200005b8

08005c80 <_lseek_r>:
 8005c80:	b538      	push	{r3, r4, r5, lr}
 8005c82:	4d07      	ldr	r5, [pc, #28]	; (8005ca0 <_lseek_r+0x20>)
 8005c84:	4604      	mov	r4, r0
 8005c86:	4608      	mov	r0, r1
 8005c88:	4611      	mov	r1, r2
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	602a      	str	r2, [r5, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f7fb fabe 	bl	8001210 <_lseek>
 8005c94:	1c43      	adds	r3, r0, #1
 8005c96:	d102      	bne.n	8005c9e <_lseek_r+0x1e>
 8005c98:	682b      	ldr	r3, [r5, #0]
 8005c9a:	b103      	cbz	r3, 8005c9e <_lseek_r+0x1e>
 8005c9c:	6023      	str	r3, [r4, #0]
 8005c9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ca0:	200005b8 	.word	0x200005b8

08005ca4 <_read_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4d07      	ldr	r5, [pc, #28]	; (8005cc4 <_read_r+0x20>)
 8005ca8:	4604      	mov	r4, r0
 8005caa:	4608      	mov	r0, r1
 8005cac:	4611      	mov	r1, r2
 8005cae:	2200      	movs	r2, #0
 8005cb0:	602a      	str	r2, [r5, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	f7fb fa4c 	bl	8001150 <_read>
 8005cb8:	1c43      	adds	r3, r0, #1
 8005cba:	d102      	bne.n	8005cc2 <_read_r+0x1e>
 8005cbc:	682b      	ldr	r3, [r5, #0]
 8005cbe:	b103      	cbz	r3, 8005cc2 <_read_r+0x1e>
 8005cc0:	6023      	str	r3, [r4, #0]
 8005cc2:	bd38      	pop	{r3, r4, r5, pc}
 8005cc4:	200005b8 	.word	0x200005b8

08005cc8 <_write_r>:
 8005cc8:	b538      	push	{r3, r4, r5, lr}
 8005cca:	4d07      	ldr	r5, [pc, #28]	; (8005ce8 <_write_r+0x20>)
 8005ccc:	4604      	mov	r4, r0
 8005cce:	4608      	mov	r0, r1
 8005cd0:	4611      	mov	r1, r2
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	602a      	str	r2, [r5, #0]
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	f7fb fa57 	bl	800118a <_write>
 8005cdc:	1c43      	adds	r3, r0, #1
 8005cde:	d102      	bne.n	8005ce6 <_write_r+0x1e>
 8005ce0:	682b      	ldr	r3, [r5, #0]
 8005ce2:	b103      	cbz	r3, 8005ce6 <_write_r+0x1e>
 8005ce4:	6023      	str	r3, [r4, #0]
 8005ce6:	bd38      	pop	{r3, r4, r5, pc}
 8005ce8:	200005b8 	.word	0x200005b8

08005cec <__errno>:
 8005cec:	4b01      	ldr	r3, [pc, #4]	; (8005cf4 <__errno+0x8>)
 8005cee:	6818      	ldr	r0, [r3, #0]
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	20000068 	.word	0x20000068

08005cf8 <__libc_init_array>:
 8005cf8:	b570      	push	{r4, r5, r6, lr}
 8005cfa:	4d0d      	ldr	r5, [pc, #52]	; (8005d30 <__libc_init_array+0x38>)
 8005cfc:	4c0d      	ldr	r4, [pc, #52]	; (8005d34 <__libc_init_array+0x3c>)
 8005cfe:	1b64      	subs	r4, r4, r5
 8005d00:	10a4      	asrs	r4, r4, #2
 8005d02:	2600      	movs	r6, #0
 8005d04:	42a6      	cmp	r6, r4
 8005d06:	d109      	bne.n	8005d1c <__libc_init_array+0x24>
 8005d08:	4d0b      	ldr	r5, [pc, #44]	; (8005d38 <__libc_init_array+0x40>)
 8005d0a:	4c0c      	ldr	r4, [pc, #48]	; (8005d3c <__libc_init_array+0x44>)
 8005d0c:	f002 fc9c 	bl	8008648 <_init>
 8005d10:	1b64      	subs	r4, r4, r5
 8005d12:	10a4      	asrs	r4, r4, #2
 8005d14:	2600      	movs	r6, #0
 8005d16:	42a6      	cmp	r6, r4
 8005d18:	d105      	bne.n	8005d26 <__libc_init_array+0x2e>
 8005d1a:	bd70      	pop	{r4, r5, r6, pc}
 8005d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d20:	4798      	blx	r3
 8005d22:	3601      	adds	r6, #1
 8005d24:	e7ee      	b.n	8005d04 <__libc_init_array+0xc>
 8005d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d2a:	4798      	blx	r3
 8005d2c:	3601      	adds	r6, #1
 8005d2e:	e7f2      	b.n	8005d16 <__libc_init_array+0x1e>
 8005d30:	08008c88 	.word	0x08008c88
 8005d34:	08008c88 	.word	0x08008c88
 8005d38:	08008c88 	.word	0x08008c88
 8005d3c:	08008c8c 	.word	0x08008c8c

08005d40 <__retarget_lock_acquire_recursive>:
 8005d40:	4770      	bx	lr

08005d42 <__retarget_lock_release_recursive>:
 8005d42:	4770      	bx	lr

08005d44 <quorem>:
 8005d44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	6903      	ldr	r3, [r0, #16]
 8005d4a:	690c      	ldr	r4, [r1, #16]
 8005d4c:	42a3      	cmp	r3, r4
 8005d4e:	4607      	mov	r7, r0
 8005d50:	db7e      	blt.n	8005e50 <quorem+0x10c>
 8005d52:	3c01      	subs	r4, #1
 8005d54:	f101 0814 	add.w	r8, r1, #20
 8005d58:	f100 0514 	add.w	r5, r0, #20
 8005d5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d60:	9301      	str	r3, [sp, #4]
 8005d62:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d76:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d7a:	d331      	bcc.n	8005de0 <quorem+0x9c>
 8005d7c:	f04f 0e00 	mov.w	lr, #0
 8005d80:	4640      	mov	r0, r8
 8005d82:	46ac      	mov	ip, r5
 8005d84:	46f2      	mov	sl, lr
 8005d86:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d8a:	b293      	uxth	r3, r2
 8005d8c:	fb06 e303 	mla	r3, r6, r3, lr
 8005d90:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d94:	0c1a      	lsrs	r2, r3, #16
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	ebaa 0303 	sub.w	r3, sl, r3
 8005d9c:	f8dc a000 	ldr.w	sl, [ip]
 8005da0:	fa13 f38a 	uxtah	r3, r3, sl
 8005da4:	fb06 220e 	mla	r2, r6, lr, r2
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	9b00      	ldr	r3, [sp, #0]
 8005dac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005db0:	b292      	uxth	r2, r2
 8005db2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005db6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dba:	f8bd 3000 	ldrh.w	r3, [sp]
 8005dbe:	4581      	cmp	r9, r0
 8005dc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dc4:	f84c 3b04 	str.w	r3, [ip], #4
 8005dc8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005dcc:	d2db      	bcs.n	8005d86 <quorem+0x42>
 8005dce:	f855 300b 	ldr.w	r3, [r5, fp]
 8005dd2:	b92b      	cbnz	r3, 8005de0 <quorem+0x9c>
 8005dd4:	9b01      	ldr	r3, [sp, #4]
 8005dd6:	3b04      	subs	r3, #4
 8005dd8:	429d      	cmp	r5, r3
 8005dda:	461a      	mov	r2, r3
 8005ddc:	d32c      	bcc.n	8005e38 <quorem+0xf4>
 8005dde:	613c      	str	r4, [r7, #16]
 8005de0:	4638      	mov	r0, r7
 8005de2:	f001 f921 	bl	8007028 <__mcmp>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	db22      	blt.n	8005e30 <quorem+0xec>
 8005dea:	3601      	adds	r6, #1
 8005dec:	4629      	mov	r1, r5
 8005dee:	2000      	movs	r0, #0
 8005df0:	f858 2b04 	ldr.w	r2, [r8], #4
 8005df4:	f8d1 c000 	ldr.w	ip, [r1]
 8005df8:	b293      	uxth	r3, r2
 8005dfa:	1ac3      	subs	r3, r0, r3
 8005dfc:	0c12      	lsrs	r2, r2, #16
 8005dfe:	fa13 f38c 	uxtah	r3, r3, ip
 8005e02:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e10:	45c1      	cmp	r9, r8
 8005e12:	f841 3b04 	str.w	r3, [r1], #4
 8005e16:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e1a:	d2e9      	bcs.n	8005df0 <quorem+0xac>
 8005e1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e24:	b922      	cbnz	r2, 8005e30 <quorem+0xec>
 8005e26:	3b04      	subs	r3, #4
 8005e28:	429d      	cmp	r5, r3
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	d30a      	bcc.n	8005e44 <quorem+0x100>
 8005e2e:	613c      	str	r4, [r7, #16]
 8005e30:	4630      	mov	r0, r6
 8005e32:	b003      	add	sp, #12
 8005e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e38:	6812      	ldr	r2, [r2, #0]
 8005e3a:	3b04      	subs	r3, #4
 8005e3c:	2a00      	cmp	r2, #0
 8005e3e:	d1ce      	bne.n	8005dde <quorem+0x9a>
 8005e40:	3c01      	subs	r4, #1
 8005e42:	e7c9      	b.n	8005dd8 <quorem+0x94>
 8005e44:	6812      	ldr	r2, [r2, #0]
 8005e46:	3b04      	subs	r3, #4
 8005e48:	2a00      	cmp	r2, #0
 8005e4a:	d1f0      	bne.n	8005e2e <quorem+0xea>
 8005e4c:	3c01      	subs	r4, #1
 8005e4e:	e7eb      	b.n	8005e28 <quorem+0xe4>
 8005e50:	2000      	movs	r0, #0
 8005e52:	e7ee      	b.n	8005e32 <quorem+0xee>
 8005e54:	0000      	movs	r0, r0
	...

08005e58 <_dtoa_r>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	ed2d 8b02 	vpush	{d8}
 8005e60:	69c5      	ldr	r5, [r0, #28]
 8005e62:	b091      	sub	sp, #68	; 0x44
 8005e64:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005e68:	ec59 8b10 	vmov	r8, r9, d0
 8005e6c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8005e6e:	9106      	str	r1, [sp, #24]
 8005e70:	4606      	mov	r6, r0
 8005e72:	9208      	str	r2, [sp, #32]
 8005e74:	930c      	str	r3, [sp, #48]	; 0x30
 8005e76:	b975      	cbnz	r5, 8005e96 <_dtoa_r+0x3e>
 8005e78:	2010      	movs	r0, #16
 8005e7a:	f000 fda5 	bl	80069c8 <malloc>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	61f0      	str	r0, [r6, #28]
 8005e82:	b920      	cbnz	r0, 8005e8e <_dtoa_r+0x36>
 8005e84:	4ba6      	ldr	r3, [pc, #664]	; (8006120 <_dtoa_r+0x2c8>)
 8005e86:	21ef      	movs	r1, #239	; 0xef
 8005e88:	48a6      	ldr	r0, [pc, #664]	; (8006124 <_dtoa_r+0x2cc>)
 8005e8a:	f001 ff9f 	bl	8007dcc <__assert_func>
 8005e8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e92:	6005      	str	r5, [r0, #0]
 8005e94:	60c5      	str	r5, [r0, #12]
 8005e96:	69f3      	ldr	r3, [r6, #28]
 8005e98:	6819      	ldr	r1, [r3, #0]
 8005e9a:	b151      	cbz	r1, 8005eb2 <_dtoa_r+0x5a>
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	604a      	str	r2, [r1, #4]
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	4093      	lsls	r3, r2
 8005ea4:	608b      	str	r3, [r1, #8]
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	f000 fe82 	bl	8006bb0 <_Bfree>
 8005eac:	69f3      	ldr	r3, [r6, #28]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	f1b9 0300 	subs.w	r3, r9, #0
 8005eb6:	bfbb      	ittet	lt
 8005eb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005ebc:	9303      	strlt	r3, [sp, #12]
 8005ebe:	2300      	movge	r3, #0
 8005ec0:	2201      	movlt	r2, #1
 8005ec2:	bfac      	ite	ge
 8005ec4:	6023      	strge	r3, [r4, #0]
 8005ec6:	6022      	strlt	r2, [r4, #0]
 8005ec8:	4b97      	ldr	r3, [pc, #604]	; (8006128 <_dtoa_r+0x2d0>)
 8005eca:	9c03      	ldr	r4, [sp, #12]
 8005ecc:	43a3      	bics	r3, r4
 8005ece:	d11c      	bne.n	8005f0a <_dtoa_r+0xb2>
 8005ed0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ed2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ed6:	6013      	str	r3, [r2, #0]
 8005ed8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005edc:	ea53 0308 	orrs.w	r3, r3, r8
 8005ee0:	f000 84fb 	beq.w	80068da <_dtoa_r+0xa82>
 8005ee4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005ee6:	b963      	cbnz	r3, 8005f02 <_dtoa_r+0xaa>
 8005ee8:	4b90      	ldr	r3, [pc, #576]	; (800612c <_dtoa_r+0x2d4>)
 8005eea:	e020      	b.n	8005f2e <_dtoa_r+0xd6>
 8005eec:	4b90      	ldr	r3, [pc, #576]	; (8006130 <_dtoa_r+0x2d8>)
 8005eee:	9301      	str	r3, [sp, #4]
 8005ef0:	3308      	adds	r3, #8
 8005ef2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005ef4:	6013      	str	r3, [r2, #0]
 8005ef6:	9801      	ldr	r0, [sp, #4]
 8005ef8:	b011      	add	sp, #68	; 0x44
 8005efa:	ecbd 8b02 	vpop	{d8}
 8005efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f02:	4b8a      	ldr	r3, [pc, #552]	; (800612c <_dtoa_r+0x2d4>)
 8005f04:	9301      	str	r3, [sp, #4]
 8005f06:	3303      	adds	r3, #3
 8005f08:	e7f3      	b.n	8005ef2 <_dtoa_r+0x9a>
 8005f0a:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005f0e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f16:	d10c      	bne.n	8005f32 <_dtoa_r+0xda>
 8005f18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	6013      	str	r3, [r2, #0]
 8005f1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f000 84d7 	beq.w	80068d4 <_dtoa_r+0xa7c>
 8005f26:	4b83      	ldr	r3, [pc, #524]	; (8006134 <_dtoa_r+0x2dc>)
 8005f28:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005f2a:	6013      	str	r3, [r2, #0]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	9301      	str	r3, [sp, #4]
 8005f30:	e7e1      	b.n	8005ef6 <_dtoa_r+0x9e>
 8005f32:	aa0e      	add	r2, sp, #56	; 0x38
 8005f34:	a90f      	add	r1, sp, #60	; 0x3c
 8005f36:	4630      	mov	r0, r6
 8005f38:	eeb0 0b48 	vmov.f64	d0, d8
 8005f3c:	f001 f91a 	bl	8007174 <__d2b>
 8005f40:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8005f44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f46:	4605      	mov	r5, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d046      	beq.n	8005fda <_dtoa_r+0x182>
 8005f4c:	eeb0 7b48 	vmov.f64	d7, d8
 8005f50:	ee18 1a90 	vmov	r1, s17
 8005f54:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005f58:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8005f5c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005f60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005f64:	2000      	movs	r0, #0
 8005f66:	ee07 1a90 	vmov	s15, r1
 8005f6a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8005f6e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8006108 <_dtoa_r+0x2b0>
 8005f72:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005f76:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8006110 <_dtoa_r+0x2b8>
 8005f7a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005f7e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8006118 <_dtoa_r+0x2c0>
 8005f82:	ee07 3a90 	vmov	s15, r3
 8005f86:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005f8a:	eeb0 7b46 	vmov.f64	d7, d6
 8005f8e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005f92:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005f96:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f9e:	ee16 ba90 	vmov	fp, s13
 8005fa2:	9009      	str	r0, [sp, #36]	; 0x24
 8005fa4:	d508      	bpl.n	8005fb8 <_dtoa_r+0x160>
 8005fa6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005faa:	eeb4 6b47 	vcmp.f64	d6, d7
 8005fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fb2:	bf18      	it	ne
 8005fb4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005fb8:	f1bb 0f16 	cmp.w	fp, #22
 8005fbc:	d82b      	bhi.n	8006016 <_dtoa_r+0x1be>
 8005fbe:	495e      	ldr	r1, [pc, #376]	; (8006138 <_dtoa_r+0x2e0>)
 8005fc0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005fc4:	ed91 7b00 	vldr	d7, [r1]
 8005fc8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fd0:	d501      	bpl.n	8005fd6 <_dtoa_r+0x17e>
 8005fd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fd6:	2100      	movs	r1, #0
 8005fd8:	e01e      	b.n	8006018 <_dtoa_r+0x1c0>
 8005fda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fdc:	4413      	add	r3, r2
 8005fde:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8005fe2:	2920      	cmp	r1, #32
 8005fe4:	bfc1      	itttt	gt
 8005fe6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8005fea:	408c      	lslgt	r4, r1
 8005fec:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8005ff0:	fa28 f101 	lsrgt.w	r1, r8, r1
 8005ff4:	bfd6      	itet	le
 8005ff6:	f1c1 0120 	rsble	r1, r1, #32
 8005ffa:	4321      	orrgt	r1, r4
 8005ffc:	fa08 f101 	lslle.w	r1, r8, r1
 8006000:	ee07 1a90 	vmov	s15, r1
 8006004:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006008:	3b01      	subs	r3, #1
 800600a:	ee17 1a90 	vmov	r1, s15
 800600e:	2001      	movs	r0, #1
 8006010:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006014:	e7a7      	b.n	8005f66 <_dtoa_r+0x10e>
 8006016:	2101      	movs	r1, #1
 8006018:	1ad2      	subs	r2, r2, r3
 800601a:	1e53      	subs	r3, r2, #1
 800601c:	9305      	str	r3, [sp, #20]
 800601e:	bf45      	ittet	mi
 8006020:	f1c2 0301 	rsbmi	r3, r2, #1
 8006024:	9304      	strmi	r3, [sp, #16]
 8006026:	2300      	movpl	r3, #0
 8006028:	2300      	movmi	r3, #0
 800602a:	bf4c      	ite	mi
 800602c:	9305      	strmi	r3, [sp, #20]
 800602e:	9304      	strpl	r3, [sp, #16]
 8006030:	f1bb 0f00 	cmp.w	fp, #0
 8006034:	910b      	str	r1, [sp, #44]	; 0x2c
 8006036:	db18      	blt.n	800606a <_dtoa_r+0x212>
 8006038:	9b05      	ldr	r3, [sp, #20]
 800603a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800603e:	445b      	add	r3, fp
 8006040:	9305      	str	r3, [sp, #20]
 8006042:	2300      	movs	r3, #0
 8006044:	9a06      	ldr	r2, [sp, #24]
 8006046:	2a09      	cmp	r2, #9
 8006048:	d848      	bhi.n	80060dc <_dtoa_r+0x284>
 800604a:	2a05      	cmp	r2, #5
 800604c:	bfc4      	itt	gt
 800604e:	3a04      	subgt	r2, #4
 8006050:	9206      	strgt	r2, [sp, #24]
 8006052:	9a06      	ldr	r2, [sp, #24]
 8006054:	f1a2 0202 	sub.w	r2, r2, #2
 8006058:	bfcc      	ite	gt
 800605a:	2400      	movgt	r4, #0
 800605c:	2401      	movle	r4, #1
 800605e:	2a03      	cmp	r2, #3
 8006060:	d847      	bhi.n	80060f2 <_dtoa_r+0x29a>
 8006062:	e8df f002 	tbb	[pc, r2]
 8006066:	2d0b      	.short	0x2d0b
 8006068:	392b      	.short	0x392b
 800606a:	9b04      	ldr	r3, [sp, #16]
 800606c:	2200      	movs	r2, #0
 800606e:	eba3 030b 	sub.w	r3, r3, fp
 8006072:	9304      	str	r3, [sp, #16]
 8006074:	920a      	str	r2, [sp, #40]	; 0x28
 8006076:	f1cb 0300 	rsb	r3, fp, #0
 800607a:	e7e3      	b.n	8006044 <_dtoa_r+0x1ec>
 800607c:	2200      	movs	r2, #0
 800607e:	9207      	str	r2, [sp, #28]
 8006080:	9a08      	ldr	r2, [sp, #32]
 8006082:	2a00      	cmp	r2, #0
 8006084:	dc38      	bgt.n	80060f8 <_dtoa_r+0x2a0>
 8006086:	f04f 0a01 	mov.w	sl, #1
 800608a:	46d1      	mov	r9, sl
 800608c:	4652      	mov	r2, sl
 800608e:	f8cd a020 	str.w	sl, [sp, #32]
 8006092:	69f7      	ldr	r7, [r6, #28]
 8006094:	2100      	movs	r1, #0
 8006096:	2004      	movs	r0, #4
 8006098:	f100 0c14 	add.w	ip, r0, #20
 800609c:	4594      	cmp	ip, r2
 800609e:	d930      	bls.n	8006102 <_dtoa_r+0x2aa>
 80060a0:	6079      	str	r1, [r7, #4]
 80060a2:	4630      	mov	r0, r6
 80060a4:	930d      	str	r3, [sp, #52]	; 0x34
 80060a6:	f000 fd43 	bl	8006b30 <_Balloc>
 80060aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ac:	9001      	str	r0, [sp, #4]
 80060ae:	4602      	mov	r2, r0
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d145      	bne.n	8006140 <_dtoa_r+0x2e8>
 80060b4:	4b21      	ldr	r3, [pc, #132]	; (800613c <_dtoa_r+0x2e4>)
 80060b6:	f240 11af 	movw	r1, #431	; 0x1af
 80060ba:	e6e5      	b.n	8005e88 <_dtoa_r+0x30>
 80060bc:	2201      	movs	r2, #1
 80060be:	e7de      	b.n	800607e <_dtoa_r+0x226>
 80060c0:	2200      	movs	r2, #0
 80060c2:	9207      	str	r2, [sp, #28]
 80060c4:	9a08      	ldr	r2, [sp, #32]
 80060c6:	eb0b 0a02 	add.w	sl, fp, r2
 80060ca:	f10a 0901 	add.w	r9, sl, #1
 80060ce:	464a      	mov	r2, r9
 80060d0:	2a01      	cmp	r2, #1
 80060d2:	bfb8      	it	lt
 80060d4:	2201      	movlt	r2, #1
 80060d6:	e7dc      	b.n	8006092 <_dtoa_r+0x23a>
 80060d8:	2201      	movs	r2, #1
 80060da:	e7f2      	b.n	80060c2 <_dtoa_r+0x26a>
 80060dc:	2401      	movs	r4, #1
 80060de:	2200      	movs	r2, #0
 80060e0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80060e4:	f04f 3aff 	mov.w	sl, #4294967295
 80060e8:	2100      	movs	r1, #0
 80060ea:	46d1      	mov	r9, sl
 80060ec:	2212      	movs	r2, #18
 80060ee:	9108      	str	r1, [sp, #32]
 80060f0:	e7cf      	b.n	8006092 <_dtoa_r+0x23a>
 80060f2:	2201      	movs	r2, #1
 80060f4:	9207      	str	r2, [sp, #28]
 80060f6:	e7f5      	b.n	80060e4 <_dtoa_r+0x28c>
 80060f8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80060fc:	46d1      	mov	r9, sl
 80060fe:	4652      	mov	r2, sl
 8006100:	e7c7      	b.n	8006092 <_dtoa_r+0x23a>
 8006102:	3101      	adds	r1, #1
 8006104:	0040      	lsls	r0, r0, #1
 8006106:	e7c7      	b.n	8006098 <_dtoa_r+0x240>
 8006108:	636f4361 	.word	0x636f4361
 800610c:	3fd287a7 	.word	0x3fd287a7
 8006110:	8b60c8b3 	.word	0x8b60c8b3
 8006114:	3fc68a28 	.word	0x3fc68a28
 8006118:	509f79fb 	.word	0x509f79fb
 800611c:	3fd34413 	.word	0x3fd34413
 8006120:	08008937 	.word	0x08008937
 8006124:	0800894e 	.word	0x0800894e
 8006128:	7ff00000 	.word	0x7ff00000
 800612c:	08008933 	.word	0x08008933
 8006130:	0800892a 	.word	0x0800892a
 8006134:	08008b34 	.word	0x08008b34
 8006138:	08008a38 	.word	0x08008a38
 800613c:	080089a6 	.word	0x080089a6
 8006140:	69f2      	ldr	r2, [r6, #28]
 8006142:	9901      	ldr	r1, [sp, #4]
 8006144:	6011      	str	r1, [r2, #0]
 8006146:	f1b9 0f0e 	cmp.w	r9, #14
 800614a:	d86c      	bhi.n	8006226 <_dtoa_r+0x3ce>
 800614c:	2c00      	cmp	r4, #0
 800614e:	d06a      	beq.n	8006226 <_dtoa_r+0x3ce>
 8006150:	f1bb 0f00 	cmp.w	fp, #0
 8006154:	f340 80a0 	ble.w	8006298 <_dtoa_r+0x440>
 8006158:	4ac1      	ldr	r2, [pc, #772]	; (8006460 <_dtoa_r+0x608>)
 800615a:	f00b 010f 	and.w	r1, fp, #15
 800615e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006162:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006166:	ed92 7b00 	vldr	d7, [r2]
 800616a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800616e:	f000 8087 	beq.w	8006280 <_dtoa_r+0x428>
 8006172:	49bc      	ldr	r1, [pc, #752]	; (8006464 <_dtoa_r+0x60c>)
 8006174:	ed91 6b08 	vldr	d6, [r1, #32]
 8006178:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800617c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006180:	f002 020f 	and.w	r2, r2, #15
 8006184:	2103      	movs	r1, #3
 8006186:	48b7      	ldr	r0, [pc, #732]	; (8006464 <_dtoa_r+0x60c>)
 8006188:	2a00      	cmp	r2, #0
 800618a:	d17b      	bne.n	8006284 <_dtoa_r+0x42c>
 800618c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006190:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006194:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006198:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800619a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800619e:	2a00      	cmp	r2, #0
 80061a0:	f000 80a0 	beq.w	80062e4 <_dtoa_r+0x48c>
 80061a4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80061a8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80061ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b0:	f140 8098 	bpl.w	80062e4 <_dtoa_r+0x48c>
 80061b4:	f1b9 0f00 	cmp.w	r9, #0
 80061b8:	f000 8094 	beq.w	80062e4 <_dtoa_r+0x48c>
 80061bc:	f1ba 0f00 	cmp.w	sl, #0
 80061c0:	dd2f      	ble.n	8006222 <_dtoa_r+0x3ca>
 80061c2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80061c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80061ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 80061ce:	f10b 32ff 	add.w	r2, fp, #4294967295
 80061d2:	3101      	adds	r1, #1
 80061d4:	4654      	mov	r4, sl
 80061d6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80061da:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80061de:	ee07 1a90 	vmov	s15, r1
 80061e2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80061e6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80061ea:	ee15 7a90 	vmov	r7, s11
 80061ee:	ec51 0b15 	vmov	r0, r1, d5
 80061f2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80061f6:	2c00      	cmp	r4, #0
 80061f8:	d177      	bne.n	80062ea <_dtoa_r+0x492>
 80061fa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80061fe:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006202:	ec41 0b17 	vmov	d7, r0, r1
 8006206:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800620a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620e:	f300 826a 	bgt.w	80066e6 <_dtoa_r+0x88e>
 8006212:	eeb1 7b47 	vneg.f64	d7, d7
 8006216:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800621a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800621e:	f100 8260 	bmi.w	80066e2 <_dtoa_r+0x88a>
 8006222:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006226:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006228:	2a00      	cmp	r2, #0
 800622a:	f2c0 811d 	blt.w	8006468 <_dtoa_r+0x610>
 800622e:	f1bb 0f0e 	cmp.w	fp, #14
 8006232:	f300 8119 	bgt.w	8006468 <_dtoa_r+0x610>
 8006236:	4b8a      	ldr	r3, [pc, #552]	; (8006460 <_dtoa_r+0x608>)
 8006238:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800623c:	ed93 6b00 	vldr	d6, [r3]
 8006240:	9b08      	ldr	r3, [sp, #32]
 8006242:	2b00      	cmp	r3, #0
 8006244:	f280 80b7 	bge.w	80063b6 <_dtoa_r+0x55e>
 8006248:	f1b9 0f00 	cmp.w	r9, #0
 800624c:	f300 80b3 	bgt.w	80063b6 <_dtoa_r+0x55e>
 8006250:	f040 8246 	bne.w	80066e0 <_dtoa_r+0x888>
 8006254:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006258:	ee26 6b07 	vmul.f64	d6, d6, d7
 800625c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006260:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006268:	464c      	mov	r4, r9
 800626a:	464f      	mov	r7, r9
 800626c:	f280 821c 	bge.w	80066a8 <_dtoa_r+0x850>
 8006270:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006274:	2331      	movs	r3, #49	; 0x31
 8006276:	f808 3b01 	strb.w	r3, [r8], #1
 800627a:	f10b 0b01 	add.w	fp, fp, #1
 800627e:	e218      	b.n	80066b2 <_dtoa_r+0x85a>
 8006280:	2102      	movs	r1, #2
 8006282:	e780      	b.n	8006186 <_dtoa_r+0x32e>
 8006284:	07d4      	lsls	r4, r2, #31
 8006286:	d504      	bpl.n	8006292 <_dtoa_r+0x43a>
 8006288:	ed90 6b00 	vldr	d6, [r0]
 800628c:	3101      	adds	r1, #1
 800628e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006292:	1052      	asrs	r2, r2, #1
 8006294:	3008      	adds	r0, #8
 8006296:	e777      	b.n	8006188 <_dtoa_r+0x330>
 8006298:	d022      	beq.n	80062e0 <_dtoa_r+0x488>
 800629a:	f1cb 0200 	rsb	r2, fp, #0
 800629e:	4970      	ldr	r1, [pc, #448]	; (8006460 <_dtoa_r+0x608>)
 80062a0:	f002 000f 	and.w	r0, r2, #15
 80062a4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80062a8:	ed91 7b00 	vldr	d7, [r1]
 80062ac:	ee28 7b07 	vmul.f64	d7, d8, d7
 80062b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80062b4:	486b      	ldr	r0, [pc, #428]	; (8006464 <_dtoa_r+0x60c>)
 80062b6:	1112      	asrs	r2, r2, #4
 80062b8:	2400      	movs	r4, #0
 80062ba:	2102      	movs	r1, #2
 80062bc:	b92a      	cbnz	r2, 80062ca <_dtoa_r+0x472>
 80062be:	2c00      	cmp	r4, #0
 80062c0:	f43f af6a 	beq.w	8006198 <_dtoa_r+0x340>
 80062c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80062c8:	e766      	b.n	8006198 <_dtoa_r+0x340>
 80062ca:	07d7      	lsls	r7, r2, #31
 80062cc:	d505      	bpl.n	80062da <_dtoa_r+0x482>
 80062ce:	ed90 6b00 	vldr	d6, [r0]
 80062d2:	3101      	adds	r1, #1
 80062d4:	2401      	movs	r4, #1
 80062d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80062da:	1052      	asrs	r2, r2, #1
 80062dc:	3008      	adds	r0, #8
 80062de:	e7ed      	b.n	80062bc <_dtoa_r+0x464>
 80062e0:	2102      	movs	r1, #2
 80062e2:	e759      	b.n	8006198 <_dtoa_r+0x340>
 80062e4:	465a      	mov	r2, fp
 80062e6:	464c      	mov	r4, r9
 80062e8:	e775      	b.n	80061d6 <_dtoa_r+0x37e>
 80062ea:	ec41 0b17 	vmov	d7, r0, r1
 80062ee:	495c      	ldr	r1, [pc, #368]	; (8006460 <_dtoa_r+0x608>)
 80062f0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80062f4:	ed11 4b02 	vldr	d4, [r1, #-8]
 80062f8:	9901      	ldr	r1, [sp, #4]
 80062fa:	440c      	add	r4, r1
 80062fc:	9907      	ldr	r1, [sp, #28]
 80062fe:	b351      	cbz	r1, 8006356 <_dtoa_r+0x4fe>
 8006300:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006304:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006308:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800630c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006310:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006314:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006318:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800631c:	ee14 1a90 	vmov	r1, s9
 8006320:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006324:	3130      	adds	r1, #48	; 0x30
 8006326:	ee36 6b45 	vsub.f64	d6, d6, d5
 800632a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800632e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006332:	f808 1b01 	strb.w	r1, [r8], #1
 8006336:	d439      	bmi.n	80063ac <_dtoa_r+0x554>
 8006338:	ee32 5b46 	vsub.f64	d5, d2, d6
 800633c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006344:	d472      	bmi.n	800642c <_dtoa_r+0x5d4>
 8006346:	45a0      	cmp	r8, r4
 8006348:	f43f af6b 	beq.w	8006222 <_dtoa_r+0x3ca>
 800634c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006350:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006354:	e7e0      	b.n	8006318 <_dtoa_r+0x4c0>
 8006356:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800635a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800635e:	4620      	mov	r0, r4
 8006360:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006364:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006368:	ee14 1a90 	vmov	r1, s9
 800636c:	3130      	adds	r1, #48	; 0x30
 800636e:	f808 1b01 	strb.w	r1, [r8], #1
 8006372:	45a0      	cmp	r8, r4
 8006374:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006378:	ee36 6b45 	vsub.f64	d6, d6, d5
 800637c:	d118      	bne.n	80063b0 <_dtoa_r+0x558>
 800637e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006382:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006386:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800638a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800638e:	dc4d      	bgt.n	800642c <_dtoa_r+0x5d4>
 8006390:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006394:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800639c:	f57f af41 	bpl.w	8006222 <_dtoa_r+0x3ca>
 80063a0:	4680      	mov	r8, r0
 80063a2:	3801      	subs	r0, #1
 80063a4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80063a8:	2b30      	cmp	r3, #48	; 0x30
 80063aa:	d0f9      	beq.n	80063a0 <_dtoa_r+0x548>
 80063ac:	4693      	mov	fp, r2
 80063ae:	e02a      	b.n	8006406 <_dtoa_r+0x5ae>
 80063b0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80063b4:	e7d6      	b.n	8006364 <_dtoa_r+0x50c>
 80063b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063ba:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80063be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80063c2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80063c6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80063ca:	ee15 3a10 	vmov	r3, s10
 80063ce:	3330      	adds	r3, #48	; 0x30
 80063d0:	f808 3b01 	strb.w	r3, [r8], #1
 80063d4:	9b01      	ldr	r3, [sp, #4]
 80063d6:	eba8 0303 	sub.w	r3, r8, r3
 80063da:	4599      	cmp	r9, r3
 80063dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80063e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80063e4:	d133      	bne.n	800644e <_dtoa_r+0x5f6>
 80063e6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80063ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80063ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063f2:	dc1a      	bgt.n	800642a <_dtoa_r+0x5d2>
 80063f4:	eeb4 7b46 	vcmp.f64	d7, d6
 80063f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063fc:	d103      	bne.n	8006406 <_dtoa_r+0x5ae>
 80063fe:	ee15 3a10 	vmov	r3, s10
 8006402:	07d9      	lsls	r1, r3, #31
 8006404:	d411      	bmi.n	800642a <_dtoa_r+0x5d2>
 8006406:	4629      	mov	r1, r5
 8006408:	4630      	mov	r0, r6
 800640a:	f000 fbd1 	bl	8006bb0 <_Bfree>
 800640e:	2300      	movs	r3, #0
 8006410:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006412:	f888 3000 	strb.w	r3, [r8]
 8006416:	f10b 0301 	add.w	r3, fp, #1
 800641a:	6013      	str	r3, [r2, #0]
 800641c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800641e:	2b00      	cmp	r3, #0
 8006420:	f43f ad69 	beq.w	8005ef6 <_dtoa_r+0x9e>
 8006424:	f8c3 8000 	str.w	r8, [r3]
 8006428:	e565      	b.n	8005ef6 <_dtoa_r+0x9e>
 800642a:	465a      	mov	r2, fp
 800642c:	4643      	mov	r3, r8
 800642e:	4698      	mov	r8, r3
 8006430:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8006434:	2939      	cmp	r1, #57	; 0x39
 8006436:	d106      	bne.n	8006446 <_dtoa_r+0x5ee>
 8006438:	9901      	ldr	r1, [sp, #4]
 800643a:	4299      	cmp	r1, r3
 800643c:	d1f7      	bne.n	800642e <_dtoa_r+0x5d6>
 800643e:	9801      	ldr	r0, [sp, #4]
 8006440:	2130      	movs	r1, #48	; 0x30
 8006442:	3201      	adds	r2, #1
 8006444:	7001      	strb	r1, [r0, #0]
 8006446:	7819      	ldrb	r1, [r3, #0]
 8006448:	3101      	adds	r1, #1
 800644a:	7019      	strb	r1, [r3, #0]
 800644c:	e7ae      	b.n	80063ac <_dtoa_r+0x554>
 800644e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006452:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800645a:	d1b2      	bne.n	80063c2 <_dtoa_r+0x56a>
 800645c:	e7d3      	b.n	8006406 <_dtoa_r+0x5ae>
 800645e:	bf00      	nop
 8006460:	08008a38 	.word	0x08008a38
 8006464:	08008a10 	.word	0x08008a10
 8006468:	9907      	ldr	r1, [sp, #28]
 800646a:	2900      	cmp	r1, #0
 800646c:	f000 80d0 	beq.w	8006610 <_dtoa_r+0x7b8>
 8006470:	9906      	ldr	r1, [sp, #24]
 8006472:	2901      	cmp	r1, #1
 8006474:	f300 80b4 	bgt.w	80065e0 <_dtoa_r+0x788>
 8006478:	9909      	ldr	r1, [sp, #36]	; 0x24
 800647a:	2900      	cmp	r1, #0
 800647c:	f000 80ac 	beq.w	80065d8 <_dtoa_r+0x780>
 8006480:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006484:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006488:	461c      	mov	r4, r3
 800648a:	9309      	str	r3, [sp, #36]	; 0x24
 800648c:	9b04      	ldr	r3, [sp, #16]
 800648e:	4413      	add	r3, r2
 8006490:	9304      	str	r3, [sp, #16]
 8006492:	9b05      	ldr	r3, [sp, #20]
 8006494:	2101      	movs	r1, #1
 8006496:	4413      	add	r3, r2
 8006498:	4630      	mov	r0, r6
 800649a:	9305      	str	r3, [sp, #20]
 800649c:	f000 fc3e 	bl	8006d1c <__i2b>
 80064a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a2:	4607      	mov	r7, r0
 80064a4:	f1b8 0f00 	cmp.w	r8, #0
 80064a8:	d00d      	beq.n	80064c6 <_dtoa_r+0x66e>
 80064aa:	9a05      	ldr	r2, [sp, #20]
 80064ac:	2a00      	cmp	r2, #0
 80064ae:	dd0a      	ble.n	80064c6 <_dtoa_r+0x66e>
 80064b0:	4542      	cmp	r2, r8
 80064b2:	9904      	ldr	r1, [sp, #16]
 80064b4:	bfa8      	it	ge
 80064b6:	4642      	movge	r2, r8
 80064b8:	1a89      	subs	r1, r1, r2
 80064ba:	9104      	str	r1, [sp, #16]
 80064bc:	9905      	ldr	r1, [sp, #20]
 80064be:	eba8 0802 	sub.w	r8, r8, r2
 80064c2:	1a8a      	subs	r2, r1, r2
 80064c4:	9205      	str	r2, [sp, #20]
 80064c6:	b303      	cbz	r3, 800650a <_dtoa_r+0x6b2>
 80064c8:	9a07      	ldr	r2, [sp, #28]
 80064ca:	2a00      	cmp	r2, #0
 80064cc:	f000 80a5 	beq.w	800661a <_dtoa_r+0x7c2>
 80064d0:	2c00      	cmp	r4, #0
 80064d2:	dd13      	ble.n	80064fc <_dtoa_r+0x6a4>
 80064d4:	4639      	mov	r1, r7
 80064d6:	4622      	mov	r2, r4
 80064d8:	4630      	mov	r0, r6
 80064da:	930d      	str	r3, [sp, #52]	; 0x34
 80064dc:	f000 fcde 	bl	8006e9c <__pow5mult>
 80064e0:	462a      	mov	r2, r5
 80064e2:	4601      	mov	r1, r0
 80064e4:	4607      	mov	r7, r0
 80064e6:	4630      	mov	r0, r6
 80064e8:	f000 fc2e 	bl	8006d48 <__multiply>
 80064ec:	4629      	mov	r1, r5
 80064ee:	9009      	str	r0, [sp, #36]	; 0x24
 80064f0:	4630      	mov	r0, r6
 80064f2:	f000 fb5d 	bl	8006bb0 <_Bfree>
 80064f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064fa:	4615      	mov	r5, r2
 80064fc:	1b1a      	subs	r2, r3, r4
 80064fe:	d004      	beq.n	800650a <_dtoa_r+0x6b2>
 8006500:	4629      	mov	r1, r5
 8006502:	4630      	mov	r0, r6
 8006504:	f000 fcca 	bl	8006e9c <__pow5mult>
 8006508:	4605      	mov	r5, r0
 800650a:	2101      	movs	r1, #1
 800650c:	4630      	mov	r0, r6
 800650e:	f000 fc05 	bl	8006d1c <__i2b>
 8006512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006514:	2b00      	cmp	r3, #0
 8006516:	4604      	mov	r4, r0
 8006518:	f340 8081 	ble.w	800661e <_dtoa_r+0x7c6>
 800651c:	461a      	mov	r2, r3
 800651e:	4601      	mov	r1, r0
 8006520:	4630      	mov	r0, r6
 8006522:	f000 fcbb 	bl	8006e9c <__pow5mult>
 8006526:	9b06      	ldr	r3, [sp, #24]
 8006528:	2b01      	cmp	r3, #1
 800652a:	4604      	mov	r4, r0
 800652c:	dd7a      	ble.n	8006624 <_dtoa_r+0x7cc>
 800652e:	2300      	movs	r3, #0
 8006530:	9309      	str	r3, [sp, #36]	; 0x24
 8006532:	6922      	ldr	r2, [r4, #16]
 8006534:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006538:	6910      	ldr	r0, [r2, #16]
 800653a:	f000 fba1 	bl	8006c80 <__hi0bits>
 800653e:	f1c0 0020 	rsb	r0, r0, #32
 8006542:	9b05      	ldr	r3, [sp, #20]
 8006544:	4418      	add	r0, r3
 8006546:	f010 001f 	ands.w	r0, r0, #31
 800654a:	f000 8093 	beq.w	8006674 <_dtoa_r+0x81c>
 800654e:	f1c0 0220 	rsb	r2, r0, #32
 8006552:	2a04      	cmp	r2, #4
 8006554:	f340 8085 	ble.w	8006662 <_dtoa_r+0x80a>
 8006558:	9b04      	ldr	r3, [sp, #16]
 800655a:	f1c0 001c 	rsb	r0, r0, #28
 800655e:	4403      	add	r3, r0
 8006560:	9304      	str	r3, [sp, #16]
 8006562:	9b05      	ldr	r3, [sp, #20]
 8006564:	4480      	add	r8, r0
 8006566:	4403      	add	r3, r0
 8006568:	9305      	str	r3, [sp, #20]
 800656a:	9b04      	ldr	r3, [sp, #16]
 800656c:	2b00      	cmp	r3, #0
 800656e:	dd05      	ble.n	800657c <_dtoa_r+0x724>
 8006570:	4629      	mov	r1, r5
 8006572:	461a      	mov	r2, r3
 8006574:	4630      	mov	r0, r6
 8006576:	f000 fceb 	bl	8006f50 <__lshift>
 800657a:	4605      	mov	r5, r0
 800657c:	9b05      	ldr	r3, [sp, #20]
 800657e:	2b00      	cmp	r3, #0
 8006580:	dd05      	ble.n	800658e <_dtoa_r+0x736>
 8006582:	4621      	mov	r1, r4
 8006584:	461a      	mov	r2, r3
 8006586:	4630      	mov	r0, r6
 8006588:	f000 fce2 	bl	8006f50 <__lshift>
 800658c:	4604      	mov	r4, r0
 800658e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006590:	2b00      	cmp	r3, #0
 8006592:	d071      	beq.n	8006678 <_dtoa_r+0x820>
 8006594:	4621      	mov	r1, r4
 8006596:	4628      	mov	r0, r5
 8006598:	f000 fd46 	bl	8007028 <__mcmp>
 800659c:	2800      	cmp	r0, #0
 800659e:	da6b      	bge.n	8006678 <_dtoa_r+0x820>
 80065a0:	2300      	movs	r3, #0
 80065a2:	4629      	mov	r1, r5
 80065a4:	220a      	movs	r2, #10
 80065a6:	4630      	mov	r0, r6
 80065a8:	f000 fb24 	bl	8006bf4 <__multadd>
 80065ac:	9b07      	ldr	r3, [sp, #28]
 80065ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065b2:	4605      	mov	r5, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f000 8197 	beq.w	80068e8 <_dtoa_r+0xa90>
 80065ba:	4639      	mov	r1, r7
 80065bc:	2300      	movs	r3, #0
 80065be:	220a      	movs	r2, #10
 80065c0:	4630      	mov	r0, r6
 80065c2:	f000 fb17 	bl	8006bf4 <__multadd>
 80065c6:	f1ba 0f00 	cmp.w	sl, #0
 80065ca:	4607      	mov	r7, r0
 80065cc:	f300 8093 	bgt.w	80066f6 <_dtoa_r+0x89e>
 80065d0:	9b06      	ldr	r3, [sp, #24]
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	dc57      	bgt.n	8006686 <_dtoa_r+0x82e>
 80065d6:	e08e      	b.n	80066f6 <_dtoa_r+0x89e>
 80065d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80065de:	e751      	b.n	8006484 <_dtoa_r+0x62c>
 80065e0:	f109 34ff 	add.w	r4, r9, #4294967295
 80065e4:	42a3      	cmp	r3, r4
 80065e6:	bfbf      	itttt	lt
 80065e8:	1ae2      	sublt	r2, r4, r3
 80065ea:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80065ec:	189b      	addlt	r3, r3, r2
 80065ee:	930a      	strlt	r3, [sp, #40]	; 0x28
 80065f0:	bfae      	itee	ge
 80065f2:	1b1c      	subge	r4, r3, r4
 80065f4:	4623      	movlt	r3, r4
 80065f6:	2400      	movlt	r4, #0
 80065f8:	f1b9 0f00 	cmp.w	r9, #0
 80065fc:	bfb5      	itete	lt
 80065fe:	9a04      	ldrlt	r2, [sp, #16]
 8006600:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006604:	eba2 0809 	sublt.w	r8, r2, r9
 8006608:	464a      	movge	r2, r9
 800660a:	bfb8      	it	lt
 800660c:	2200      	movlt	r2, #0
 800660e:	e73c      	b.n	800648a <_dtoa_r+0x632>
 8006610:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006614:	9f07      	ldr	r7, [sp, #28]
 8006616:	461c      	mov	r4, r3
 8006618:	e744      	b.n	80064a4 <_dtoa_r+0x64c>
 800661a:	461a      	mov	r2, r3
 800661c:	e770      	b.n	8006500 <_dtoa_r+0x6a8>
 800661e:	9b06      	ldr	r3, [sp, #24]
 8006620:	2b01      	cmp	r3, #1
 8006622:	dc18      	bgt.n	8006656 <_dtoa_r+0x7fe>
 8006624:	9b02      	ldr	r3, [sp, #8]
 8006626:	b9b3      	cbnz	r3, 8006656 <_dtoa_r+0x7fe>
 8006628:	9b03      	ldr	r3, [sp, #12]
 800662a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800662e:	b9a2      	cbnz	r2, 800665a <_dtoa_r+0x802>
 8006630:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006634:	0d12      	lsrs	r2, r2, #20
 8006636:	0512      	lsls	r2, r2, #20
 8006638:	b18a      	cbz	r2, 800665e <_dtoa_r+0x806>
 800663a:	9b04      	ldr	r3, [sp, #16]
 800663c:	3301      	adds	r3, #1
 800663e:	9304      	str	r3, [sp, #16]
 8006640:	9b05      	ldr	r3, [sp, #20]
 8006642:	3301      	adds	r3, #1
 8006644:	9305      	str	r3, [sp, #20]
 8006646:	2301      	movs	r3, #1
 8006648:	9309      	str	r3, [sp, #36]	; 0x24
 800664a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664c:	2b00      	cmp	r3, #0
 800664e:	f47f af70 	bne.w	8006532 <_dtoa_r+0x6da>
 8006652:	2001      	movs	r0, #1
 8006654:	e775      	b.n	8006542 <_dtoa_r+0x6ea>
 8006656:	2300      	movs	r3, #0
 8006658:	e7f6      	b.n	8006648 <_dtoa_r+0x7f0>
 800665a:	9b02      	ldr	r3, [sp, #8]
 800665c:	e7f4      	b.n	8006648 <_dtoa_r+0x7f0>
 800665e:	9209      	str	r2, [sp, #36]	; 0x24
 8006660:	e7f3      	b.n	800664a <_dtoa_r+0x7f2>
 8006662:	d082      	beq.n	800656a <_dtoa_r+0x712>
 8006664:	9b04      	ldr	r3, [sp, #16]
 8006666:	321c      	adds	r2, #28
 8006668:	4413      	add	r3, r2
 800666a:	9304      	str	r3, [sp, #16]
 800666c:	9b05      	ldr	r3, [sp, #20]
 800666e:	4490      	add	r8, r2
 8006670:	4413      	add	r3, r2
 8006672:	e779      	b.n	8006568 <_dtoa_r+0x710>
 8006674:	4602      	mov	r2, r0
 8006676:	e7f5      	b.n	8006664 <_dtoa_r+0x80c>
 8006678:	f1b9 0f00 	cmp.w	r9, #0
 800667c:	dc36      	bgt.n	80066ec <_dtoa_r+0x894>
 800667e:	9b06      	ldr	r3, [sp, #24]
 8006680:	2b02      	cmp	r3, #2
 8006682:	dd33      	ble.n	80066ec <_dtoa_r+0x894>
 8006684:	46ca      	mov	sl, r9
 8006686:	f1ba 0f00 	cmp.w	sl, #0
 800668a:	d10d      	bne.n	80066a8 <_dtoa_r+0x850>
 800668c:	4621      	mov	r1, r4
 800668e:	4653      	mov	r3, sl
 8006690:	2205      	movs	r2, #5
 8006692:	4630      	mov	r0, r6
 8006694:	f000 faae 	bl	8006bf4 <__multadd>
 8006698:	4601      	mov	r1, r0
 800669a:	4604      	mov	r4, r0
 800669c:	4628      	mov	r0, r5
 800669e:	f000 fcc3 	bl	8007028 <__mcmp>
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f73f ade4 	bgt.w	8006270 <_dtoa_r+0x418>
 80066a8:	9b08      	ldr	r3, [sp, #32]
 80066aa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80066ae:	ea6f 0b03 	mvn.w	fp, r3
 80066b2:	f04f 0900 	mov.w	r9, #0
 80066b6:	4621      	mov	r1, r4
 80066b8:	4630      	mov	r0, r6
 80066ba:	f000 fa79 	bl	8006bb0 <_Bfree>
 80066be:	2f00      	cmp	r7, #0
 80066c0:	f43f aea1 	beq.w	8006406 <_dtoa_r+0x5ae>
 80066c4:	f1b9 0f00 	cmp.w	r9, #0
 80066c8:	d005      	beq.n	80066d6 <_dtoa_r+0x87e>
 80066ca:	45b9      	cmp	r9, r7
 80066cc:	d003      	beq.n	80066d6 <_dtoa_r+0x87e>
 80066ce:	4649      	mov	r1, r9
 80066d0:	4630      	mov	r0, r6
 80066d2:	f000 fa6d 	bl	8006bb0 <_Bfree>
 80066d6:	4639      	mov	r1, r7
 80066d8:	4630      	mov	r0, r6
 80066da:	f000 fa69 	bl	8006bb0 <_Bfree>
 80066de:	e692      	b.n	8006406 <_dtoa_r+0x5ae>
 80066e0:	2400      	movs	r4, #0
 80066e2:	4627      	mov	r7, r4
 80066e4:	e7e0      	b.n	80066a8 <_dtoa_r+0x850>
 80066e6:	4693      	mov	fp, r2
 80066e8:	4627      	mov	r7, r4
 80066ea:	e5c1      	b.n	8006270 <_dtoa_r+0x418>
 80066ec:	9b07      	ldr	r3, [sp, #28]
 80066ee:	46ca      	mov	sl, r9
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 8100 	beq.w	80068f6 <_dtoa_r+0xa9e>
 80066f6:	f1b8 0f00 	cmp.w	r8, #0
 80066fa:	dd05      	ble.n	8006708 <_dtoa_r+0x8b0>
 80066fc:	4639      	mov	r1, r7
 80066fe:	4642      	mov	r2, r8
 8006700:	4630      	mov	r0, r6
 8006702:	f000 fc25 	bl	8006f50 <__lshift>
 8006706:	4607      	mov	r7, r0
 8006708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670a:	2b00      	cmp	r3, #0
 800670c:	d05d      	beq.n	80067ca <_dtoa_r+0x972>
 800670e:	6879      	ldr	r1, [r7, #4]
 8006710:	4630      	mov	r0, r6
 8006712:	f000 fa0d 	bl	8006b30 <_Balloc>
 8006716:	4680      	mov	r8, r0
 8006718:	b928      	cbnz	r0, 8006726 <_dtoa_r+0x8ce>
 800671a:	4b82      	ldr	r3, [pc, #520]	; (8006924 <_dtoa_r+0xacc>)
 800671c:	4602      	mov	r2, r0
 800671e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006722:	f7ff bbb1 	b.w	8005e88 <_dtoa_r+0x30>
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	3202      	adds	r2, #2
 800672a:	0092      	lsls	r2, r2, #2
 800672c:	f107 010c 	add.w	r1, r7, #12
 8006730:	300c      	adds	r0, #12
 8006732:	f001 fb3d 	bl	8007db0 <memcpy>
 8006736:	2201      	movs	r2, #1
 8006738:	4641      	mov	r1, r8
 800673a:	4630      	mov	r0, r6
 800673c:	f000 fc08 	bl	8006f50 <__lshift>
 8006740:	9b01      	ldr	r3, [sp, #4]
 8006742:	3301      	adds	r3, #1
 8006744:	9304      	str	r3, [sp, #16]
 8006746:	9b01      	ldr	r3, [sp, #4]
 8006748:	4453      	add	r3, sl
 800674a:	9308      	str	r3, [sp, #32]
 800674c:	9b02      	ldr	r3, [sp, #8]
 800674e:	f003 0301 	and.w	r3, r3, #1
 8006752:	46b9      	mov	r9, r7
 8006754:	9307      	str	r3, [sp, #28]
 8006756:	4607      	mov	r7, r0
 8006758:	9b04      	ldr	r3, [sp, #16]
 800675a:	4621      	mov	r1, r4
 800675c:	3b01      	subs	r3, #1
 800675e:	4628      	mov	r0, r5
 8006760:	9302      	str	r3, [sp, #8]
 8006762:	f7ff faef 	bl	8005d44 <quorem>
 8006766:	4603      	mov	r3, r0
 8006768:	3330      	adds	r3, #48	; 0x30
 800676a:	9005      	str	r0, [sp, #20]
 800676c:	4649      	mov	r1, r9
 800676e:	4628      	mov	r0, r5
 8006770:	9309      	str	r3, [sp, #36]	; 0x24
 8006772:	f000 fc59 	bl	8007028 <__mcmp>
 8006776:	463a      	mov	r2, r7
 8006778:	4682      	mov	sl, r0
 800677a:	4621      	mov	r1, r4
 800677c:	4630      	mov	r0, r6
 800677e:	f000 fc6f 	bl	8007060 <__mdiff>
 8006782:	68c2      	ldr	r2, [r0, #12]
 8006784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006786:	4680      	mov	r8, r0
 8006788:	bb0a      	cbnz	r2, 80067ce <_dtoa_r+0x976>
 800678a:	4601      	mov	r1, r0
 800678c:	4628      	mov	r0, r5
 800678e:	f000 fc4b 	bl	8007028 <__mcmp>
 8006792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006794:	4602      	mov	r2, r0
 8006796:	4641      	mov	r1, r8
 8006798:	4630      	mov	r0, r6
 800679a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800679e:	f000 fa07 	bl	8006bb0 <_Bfree>
 80067a2:	9b06      	ldr	r3, [sp, #24]
 80067a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80067aa:	ea43 0102 	orr.w	r1, r3, r2
 80067ae:	9b07      	ldr	r3, [sp, #28]
 80067b0:	4319      	orrs	r1, r3
 80067b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b4:	d10d      	bne.n	80067d2 <_dtoa_r+0x97a>
 80067b6:	2b39      	cmp	r3, #57	; 0x39
 80067b8:	d029      	beq.n	800680e <_dtoa_r+0x9b6>
 80067ba:	f1ba 0f00 	cmp.w	sl, #0
 80067be:	dd01      	ble.n	80067c4 <_dtoa_r+0x96c>
 80067c0:	9b05      	ldr	r3, [sp, #20]
 80067c2:	3331      	adds	r3, #49	; 0x31
 80067c4:	9a02      	ldr	r2, [sp, #8]
 80067c6:	7013      	strb	r3, [r2, #0]
 80067c8:	e775      	b.n	80066b6 <_dtoa_r+0x85e>
 80067ca:	4638      	mov	r0, r7
 80067cc:	e7b8      	b.n	8006740 <_dtoa_r+0x8e8>
 80067ce:	2201      	movs	r2, #1
 80067d0:	e7e1      	b.n	8006796 <_dtoa_r+0x93e>
 80067d2:	f1ba 0f00 	cmp.w	sl, #0
 80067d6:	db06      	blt.n	80067e6 <_dtoa_r+0x98e>
 80067d8:	9906      	ldr	r1, [sp, #24]
 80067da:	ea41 0a0a 	orr.w	sl, r1, sl
 80067de:	9907      	ldr	r1, [sp, #28]
 80067e0:	ea5a 0a01 	orrs.w	sl, sl, r1
 80067e4:	d120      	bne.n	8006828 <_dtoa_r+0x9d0>
 80067e6:	2a00      	cmp	r2, #0
 80067e8:	ddec      	ble.n	80067c4 <_dtoa_r+0x96c>
 80067ea:	4629      	mov	r1, r5
 80067ec:	2201      	movs	r2, #1
 80067ee:	4630      	mov	r0, r6
 80067f0:	9304      	str	r3, [sp, #16]
 80067f2:	f000 fbad 	bl	8006f50 <__lshift>
 80067f6:	4621      	mov	r1, r4
 80067f8:	4605      	mov	r5, r0
 80067fa:	f000 fc15 	bl	8007028 <__mcmp>
 80067fe:	2800      	cmp	r0, #0
 8006800:	9b04      	ldr	r3, [sp, #16]
 8006802:	dc02      	bgt.n	800680a <_dtoa_r+0x9b2>
 8006804:	d1de      	bne.n	80067c4 <_dtoa_r+0x96c>
 8006806:	07da      	lsls	r2, r3, #31
 8006808:	d5dc      	bpl.n	80067c4 <_dtoa_r+0x96c>
 800680a:	2b39      	cmp	r3, #57	; 0x39
 800680c:	d1d8      	bne.n	80067c0 <_dtoa_r+0x968>
 800680e:	9a02      	ldr	r2, [sp, #8]
 8006810:	2339      	movs	r3, #57	; 0x39
 8006812:	7013      	strb	r3, [r2, #0]
 8006814:	4643      	mov	r3, r8
 8006816:	4698      	mov	r8, r3
 8006818:	3b01      	subs	r3, #1
 800681a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800681e:	2a39      	cmp	r2, #57	; 0x39
 8006820:	d051      	beq.n	80068c6 <_dtoa_r+0xa6e>
 8006822:	3201      	adds	r2, #1
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	e746      	b.n	80066b6 <_dtoa_r+0x85e>
 8006828:	2a00      	cmp	r2, #0
 800682a:	dd03      	ble.n	8006834 <_dtoa_r+0x9dc>
 800682c:	2b39      	cmp	r3, #57	; 0x39
 800682e:	d0ee      	beq.n	800680e <_dtoa_r+0x9b6>
 8006830:	3301      	adds	r3, #1
 8006832:	e7c7      	b.n	80067c4 <_dtoa_r+0x96c>
 8006834:	9a04      	ldr	r2, [sp, #16]
 8006836:	9908      	ldr	r1, [sp, #32]
 8006838:	f802 3c01 	strb.w	r3, [r2, #-1]
 800683c:	428a      	cmp	r2, r1
 800683e:	d02b      	beq.n	8006898 <_dtoa_r+0xa40>
 8006840:	4629      	mov	r1, r5
 8006842:	2300      	movs	r3, #0
 8006844:	220a      	movs	r2, #10
 8006846:	4630      	mov	r0, r6
 8006848:	f000 f9d4 	bl	8006bf4 <__multadd>
 800684c:	45b9      	cmp	r9, r7
 800684e:	4605      	mov	r5, r0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	f04f 020a 	mov.w	r2, #10
 8006858:	4649      	mov	r1, r9
 800685a:	4630      	mov	r0, r6
 800685c:	d107      	bne.n	800686e <_dtoa_r+0xa16>
 800685e:	f000 f9c9 	bl	8006bf4 <__multadd>
 8006862:	4681      	mov	r9, r0
 8006864:	4607      	mov	r7, r0
 8006866:	9b04      	ldr	r3, [sp, #16]
 8006868:	3301      	adds	r3, #1
 800686a:	9304      	str	r3, [sp, #16]
 800686c:	e774      	b.n	8006758 <_dtoa_r+0x900>
 800686e:	f000 f9c1 	bl	8006bf4 <__multadd>
 8006872:	4639      	mov	r1, r7
 8006874:	4681      	mov	r9, r0
 8006876:	2300      	movs	r3, #0
 8006878:	220a      	movs	r2, #10
 800687a:	4630      	mov	r0, r6
 800687c:	f000 f9ba 	bl	8006bf4 <__multadd>
 8006880:	4607      	mov	r7, r0
 8006882:	e7f0      	b.n	8006866 <_dtoa_r+0xa0e>
 8006884:	f1ba 0f00 	cmp.w	sl, #0
 8006888:	9a01      	ldr	r2, [sp, #4]
 800688a:	bfcc      	ite	gt
 800688c:	46d0      	movgt	r8, sl
 800688e:	f04f 0801 	movle.w	r8, #1
 8006892:	4490      	add	r8, r2
 8006894:	f04f 0900 	mov.w	r9, #0
 8006898:	4629      	mov	r1, r5
 800689a:	2201      	movs	r2, #1
 800689c:	4630      	mov	r0, r6
 800689e:	9302      	str	r3, [sp, #8]
 80068a0:	f000 fb56 	bl	8006f50 <__lshift>
 80068a4:	4621      	mov	r1, r4
 80068a6:	4605      	mov	r5, r0
 80068a8:	f000 fbbe 	bl	8007028 <__mcmp>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	dcb1      	bgt.n	8006814 <_dtoa_r+0x9bc>
 80068b0:	d102      	bne.n	80068b8 <_dtoa_r+0xa60>
 80068b2:	9b02      	ldr	r3, [sp, #8]
 80068b4:	07db      	lsls	r3, r3, #31
 80068b6:	d4ad      	bmi.n	8006814 <_dtoa_r+0x9bc>
 80068b8:	4643      	mov	r3, r8
 80068ba:	4698      	mov	r8, r3
 80068bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068c0:	2a30      	cmp	r2, #48	; 0x30
 80068c2:	d0fa      	beq.n	80068ba <_dtoa_r+0xa62>
 80068c4:	e6f7      	b.n	80066b6 <_dtoa_r+0x85e>
 80068c6:	9a01      	ldr	r2, [sp, #4]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d1a4      	bne.n	8006816 <_dtoa_r+0x9be>
 80068cc:	f10b 0b01 	add.w	fp, fp, #1
 80068d0:	2331      	movs	r3, #49	; 0x31
 80068d2:	e778      	b.n	80067c6 <_dtoa_r+0x96e>
 80068d4:	4b14      	ldr	r3, [pc, #80]	; (8006928 <_dtoa_r+0xad0>)
 80068d6:	f7ff bb2a 	b.w	8005f2e <_dtoa_r+0xd6>
 80068da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f47f ab05 	bne.w	8005eec <_dtoa_r+0x94>
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <_dtoa_r+0xad4>)
 80068e4:	f7ff bb23 	b.w	8005f2e <_dtoa_r+0xd6>
 80068e8:	f1ba 0f00 	cmp.w	sl, #0
 80068ec:	dc03      	bgt.n	80068f6 <_dtoa_r+0xa9e>
 80068ee:	9b06      	ldr	r3, [sp, #24]
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	f73f aec8 	bgt.w	8006686 <_dtoa_r+0x82e>
 80068f6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80068fa:	4621      	mov	r1, r4
 80068fc:	4628      	mov	r0, r5
 80068fe:	f7ff fa21 	bl	8005d44 <quorem>
 8006902:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006906:	f808 3b01 	strb.w	r3, [r8], #1
 800690a:	9a01      	ldr	r2, [sp, #4]
 800690c:	eba8 0202 	sub.w	r2, r8, r2
 8006910:	4592      	cmp	sl, r2
 8006912:	ddb7      	ble.n	8006884 <_dtoa_r+0xa2c>
 8006914:	4629      	mov	r1, r5
 8006916:	2300      	movs	r3, #0
 8006918:	220a      	movs	r2, #10
 800691a:	4630      	mov	r0, r6
 800691c:	f000 f96a 	bl	8006bf4 <__multadd>
 8006920:	4605      	mov	r5, r0
 8006922:	e7ea      	b.n	80068fa <_dtoa_r+0xaa2>
 8006924:	080089a6 	.word	0x080089a6
 8006928:	08008b33 	.word	0x08008b33
 800692c:	0800892a 	.word	0x0800892a

08006930 <_free_r>:
 8006930:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006932:	2900      	cmp	r1, #0
 8006934:	d044      	beq.n	80069c0 <_free_r+0x90>
 8006936:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800693a:	9001      	str	r0, [sp, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	f1a1 0404 	sub.w	r4, r1, #4
 8006942:	bfb8      	it	lt
 8006944:	18e4      	addlt	r4, r4, r3
 8006946:	f000 f8e7 	bl	8006b18 <__malloc_lock>
 800694a:	4a1e      	ldr	r2, [pc, #120]	; (80069c4 <_free_r+0x94>)
 800694c:	9801      	ldr	r0, [sp, #4]
 800694e:	6813      	ldr	r3, [r2, #0]
 8006950:	b933      	cbnz	r3, 8006960 <_free_r+0x30>
 8006952:	6063      	str	r3, [r4, #4]
 8006954:	6014      	str	r4, [r2, #0]
 8006956:	b003      	add	sp, #12
 8006958:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800695c:	f000 b8e2 	b.w	8006b24 <__malloc_unlock>
 8006960:	42a3      	cmp	r3, r4
 8006962:	d908      	bls.n	8006976 <_free_r+0x46>
 8006964:	6825      	ldr	r5, [r4, #0]
 8006966:	1961      	adds	r1, r4, r5
 8006968:	428b      	cmp	r3, r1
 800696a:	bf01      	itttt	eq
 800696c:	6819      	ldreq	r1, [r3, #0]
 800696e:	685b      	ldreq	r3, [r3, #4]
 8006970:	1949      	addeq	r1, r1, r5
 8006972:	6021      	streq	r1, [r4, #0]
 8006974:	e7ed      	b.n	8006952 <_free_r+0x22>
 8006976:	461a      	mov	r2, r3
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	b10b      	cbz	r3, 8006980 <_free_r+0x50>
 800697c:	42a3      	cmp	r3, r4
 800697e:	d9fa      	bls.n	8006976 <_free_r+0x46>
 8006980:	6811      	ldr	r1, [r2, #0]
 8006982:	1855      	adds	r5, r2, r1
 8006984:	42a5      	cmp	r5, r4
 8006986:	d10b      	bne.n	80069a0 <_free_r+0x70>
 8006988:	6824      	ldr	r4, [r4, #0]
 800698a:	4421      	add	r1, r4
 800698c:	1854      	adds	r4, r2, r1
 800698e:	42a3      	cmp	r3, r4
 8006990:	6011      	str	r1, [r2, #0]
 8006992:	d1e0      	bne.n	8006956 <_free_r+0x26>
 8006994:	681c      	ldr	r4, [r3, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	6053      	str	r3, [r2, #4]
 800699a:	440c      	add	r4, r1
 800699c:	6014      	str	r4, [r2, #0]
 800699e:	e7da      	b.n	8006956 <_free_r+0x26>
 80069a0:	d902      	bls.n	80069a8 <_free_r+0x78>
 80069a2:	230c      	movs	r3, #12
 80069a4:	6003      	str	r3, [r0, #0]
 80069a6:	e7d6      	b.n	8006956 <_free_r+0x26>
 80069a8:	6825      	ldr	r5, [r4, #0]
 80069aa:	1961      	adds	r1, r4, r5
 80069ac:	428b      	cmp	r3, r1
 80069ae:	bf04      	itt	eq
 80069b0:	6819      	ldreq	r1, [r3, #0]
 80069b2:	685b      	ldreq	r3, [r3, #4]
 80069b4:	6063      	str	r3, [r4, #4]
 80069b6:	bf04      	itt	eq
 80069b8:	1949      	addeq	r1, r1, r5
 80069ba:	6021      	streq	r1, [r4, #0]
 80069bc:	6054      	str	r4, [r2, #4]
 80069be:	e7ca      	b.n	8006956 <_free_r+0x26>
 80069c0:	b003      	add	sp, #12
 80069c2:	bd30      	pop	{r4, r5, pc}
 80069c4:	200005c0 	.word	0x200005c0

080069c8 <malloc>:
 80069c8:	4b02      	ldr	r3, [pc, #8]	; (80069d4 <malloc+0xc>)
 80069ca:	4601      	mov	r1, r0
 80069cc:	6818      	ldr	r0, [r3, #0]
 80069ce:	f000 b823 	b.w	8006a18 <_malloc_r>
 80069d2:	bf00      	nop
 80069d4:	20000068 	.word	0x20000068

080069d8 <sbrk_aligned>:
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	4e0e      	ldr	r6, [pc, #56]	; (8006a14 <sbrk_aligned+0x3c>)
 80069dc:	460c      	mov	r4, r1
 80069de:	6831      	ldr	r1, [r6, #0]
 80069e0:	4605      	mov	r5, r0
 80069e2:	b911      	cbnz	r1, 80069ea <sbrk_aligned+0x12>
 80069e4:	f001 f9d4 	bl	8007d90 <_sbrk_r>
 80069e8:	6030      	str	r0, [r6, #0]
 80069ea:	4621      	mov	r1, r4
 80069ec:	4628      	mov	r0, r5
 80069ee:	f001 f9cf 	bl	8007d90 <_sbrk_r>
 80069f2:	1c43      	adds	r3, r0, #1
 80069f4:	d00a      	beq.n	8006a0c <sbrk_aligned+0x34>
 80069f6:	1cc4      	adds	r4, r0, #3
 80069f8:	f024 0403 	bic.w	r4, r4, #3
 80069fc:	42a0      	cmp	r0, r4
 80069fe:	d007      	beq.n	8006a10 <sbrk_aligned+0x38>
 8006a00:	1a21      	subs	r1, r4, r0
 8006a02:	4628      	mov	r0, r5
 8006a04:	f001 f9c4 	bl	8007d90 <_sbrk_r>
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d101      	bne.n	8006a10 <sbrk_aligned+0x38>
 8006a0c:	f04f 34ff 	mov.w	r4, #4294967295
 8006a10:	4620      	mov	r0, r4
 8006a12:	bd70      	pop	{r4, r5, r6, pc}
 8006a14:	200005c4 	.word	0x200005c4

08006a18 <_malloc_r>:
 8006a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a1c:	1ccd      	adds	r5, r1, #3
 8006a1e:	f025 0503 	bic.w	r5, r5, #3
 8006a22:	3508      	adds	r5, #8
 8006a24:	2d0c      	cmp	r5, #12
 8006a26:	bf38      	it	cc
 8006a28:	250c      	movcc	r5, #12
 8006a2a:	2d00      	cmp	r5, #0
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	db01      	blt.n	8006a34 <_malloc_r+0x1c>
 8006a30:	42a9      	cmp	r1, r5
 8006a32:	d905      	bls.n	8006a40 <_malloc_r+0x28>
 8006a34:	230c      	movs	r3, #12
 8006a36:	603b      	str	r3, [r7, #0]
 8006a38:	2600      	movs	r6, #0
 8006a3a:	4630      	mov	r0, r6
 8006a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006b14 <_malloc_r+0xfc>
 8006a44:	f000 f868 	bl	8006b18 <__malloc_lock>
 8006a48:	f8d8 3000 	ldr.w	r3, [r8]
 8006a4c:	461c      	mov	r4, r3
 8006a4e:	bb5c      	cbnz	r4, 8006aa8 <_malloc_r+0x90>
 8006a50:	4629      	mov	r1, r5
 8006a52:	4638      	mov	r0, r7
 8006a54:	f7ff ffc0 	bl	80069d8 <sbrk_aligned>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	d155      	bne.n	8006b0a <_malloc_r+0xf2>
 8006a5e:	f8d8 4000 	ldr.w	r4, [r8]
 8006a62:	4626      	mov	r6, r4
 8006a64:	2e00      	cmp	r6, #0
 8006a66:	d145      	bne.n	8006af4 <_malloc_r+0xdc>
 8006a68:	2c00      	cmp	r4, #0
 8006a6a:	d048      	beq.n	8006afe <_malloc_r+0xe6>
 8006a6c:	6823      	ldr	r3, [r4, #0]
 8006a6e:	4631      	mov	r1, r6
 8006a70:	4638      	mov	r0, r7
 8006a72:	eb04 0903 	add.w	r9, r4, r3
 8006a76:	f001 f98b 	bl	8007d90 <_sbrk_r>
 8006a7a:	4581      	cmp	r9, r0
 8006a7c:	d13f      	bne.n	8006afe <_malloc_r+0xe6>
 8006a7e:	6821      	ldr	r1, [r4, #0]
 8006a80:	1a6d      	subs	r5, r5, r1
 8006a82:	4629      	mov	r1, r5
 8006a84:	4638      	mov	r0, r7
 8006a86:	f7ff ffa7 	bl	80069d8 <sbrk_aligned>
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	d037      	beq.n	8006afe <_malloc_r+0xe6>
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	442b      	add	r3, r5
 8006a92:	6023      	str	r3, [r4, #0]
 8006a94:	f8d8 3000 	ldr.w	r3, [r8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d038      	beq.n	8006b0e <_malloc_r+0xf6>
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	42a2      	cmp	r2, r4
 8006aa0:	d12b      	bne.n	8006afa <_malloc_r+0xe2>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	605a      	str	r2, [r3, #4]
 8006aa6:	e00f      	b.n	8006ac8 <_malloc_r+0xb0>
 8006aa8:	6822      	ldr	r2, [r4, #0]
 8006aaa:	1b52      	subs	r2, r2, r5
 8006aac:	d41f      	bmi.n	8006aee <_malloc_r+0xd6>
 8006aae:	2a0b      	cmp	r2, #11
 8006ab0:	d917      	bls.n	8006ae2 <_malloc_r+0xca>
 8006ab2:	1961      	adds	r1, r4, r5
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	6025      	str	r5, [r4, #0]
 8006ab8:	bf18      	it	ne
 8006aba:	6059      	strne	r1, [r3, #4]
 8006abc:	6863      	ldr	r3, [r4, #4]
 8006abe:	bf08      	it	eq
 8006ac0:	f8c8 1000 	streq.w	r1, [r8]
 8006ac4:	5162      	str	r2, [r4, r5]
 8006ac6:	604b      	str	r3, [r1, #4]
 8006ac8:	4638      	mov	r0, r7
 8006aca:	f104 060b 	add.w	r6, r4, #11
 8006ace:	f000 f829 	bl	8006b24 <__malloc_unlock>
 8006ad2:	f026 0607 	bic.w	r6, r6, #7
 8006ad6:	1d23      	adds	r3, r4, #4
 8006ad8:	1af2      	subs	r2, r6, r3
 8006ada:	d0ae      	beq.n	8006a3a <_malloc_r+0x22>
 8006adc:	1b9b      	subs	r3, r3, r6
 8006ade:	50a3      	str	r3, [r4, r2]
 8006ae0:	e7ab      	b.n	8006a3a <_malloc_r+0x22>
 8006ae2:	42a3      	cmp	r3, r4
 8006ae4:	6862      	ldr	r2, [r4, #4]
 8006ae6:	d1dd      	bne.n	8006aa4 <_malloc_r+0x8c>
 8006ae8:	f8c8 2000 	str.w	r2, [r8]
 8006aec:	e7ec      	b.n	8006ac8 <_malloc_r+0xb0>
 8006aee:	4623      	mov	r3, r4
 8006af0:	6864      	ldr	r4, [r4, #4]
 8006af2:	e7ac      	b.n	8006a4e <_malloc_r+0x36>
 8006af4:	4634      	mov	r4, r6
 8006af6:	6876      	ldr	r6, [r6, #4]
 8006af8:	e7b4      	b.n	8006a64 <_malloc_r+0x4c>
 8006afa:	4613      	mov	r3, r2
 8006afc:	e7cc      	b.n	8006a98 <_malloc_r+0x80>
 8006afe:	230c      	movs	r3, #12
 8006b00:	603b      	str	r3, [r7, #0]
 8006b02:	4638      	mov	r0, r7
 8006b04:	f000 f80e 	bl	8006b24 <__malloc_unlock>
 8006b08:	e797      	b.n	8006a3a <_malloc_r+0x22>
 8006b0a:	6025      	str	r5, [r4, #0]
 8006b0c:	e7dc      	b.n	8006ac8 <_malloc_r+0xb0>
 8006b0e:	605b      	str	r3, [r3, #4]
 8006b10:	deff      	udf	#255	; 0xff
 8006b12:	bf00      	nop
 8006b14:	200005c0 	.word	0x200005c0

08006b18 <__malloc_lock>:
 8006b18:	4801      	ldr	r0, [pc, #4]	; (8006b20 <__malloc_lock+0x8>)
 8006b1a:	f7ff b911 	b.w	8005d40 <__retarget_lock_acquire_recursive>
 8006b1e:	bf00      	nop
 8006b20:	200005bc 	.word	0x200005bc

08006b24 <__malloc_unlock>:
 8006b24:	4801      	ldr	r0, [pc, #4]	; (8006b2c <__malloc_unlock+0x8>)
 8006b26:	f7ff b90c 	b.w	8005d42 <__retarget_lock_release_recursive>
 8006b2a:	bf00      	nop
 8006b2c:	200005bc 	.word	0x200005bc

08006b30 <_Balloc>:
 8006b30:	b570      	push	{r4, r5, r6, lr}
 8006b32:	69c6      	ldr	r6, [r0, #28]
 8006b34:	4604      	mov	r4, r0
 8006b36:	460d      	mov	r5, r1
 8006b38:	b976      	cbnz	r6, 8006b58 <_Balloc+0x28>
 8006b3a:	2010      	movs	r0, #16
 8006b3c:	f7ff ff44 	bl	80069c8 <malloc>
 8006b40:	4602      	mov	r2, r0
 8006b42:	61e0      	str	r0, [r4, #28]
 8006b44:	b920      	cbnz	r0, 8006b50 <_Balloc+0x20>
 8006b46:	4b18      	ldr	r3, [pc, #96]	; (8006ba8 <_Balloc+0x78>)
 8006b48:	4818      	ldr	r0, [pc, #96]	; (8006bac <_Balloc+0x7c>)
 8006b4a:	216b      	movs	r1, #107	; 0x6b
 8006b4c:	f001 f93e 	bl	8007dcc <__assert_func>
 8006b50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b54:	6006      	str	r6, [r0, #0]
 8006b56:	60c6      	str	r6, [r0, #12]
 8006b58:	69e6      	ldr	r6, [r4, #28]
 8006b5a:	68f3      	ldr	r3, [r6, #12]
 8006b5c:	b183      	cbz	r3, 8006b80 <_Balloc+0x50>
 8006b5e:	69e3      	ldr	r3, [r4, #28]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b66:	b9b8      	cbnz	r0, 8006b98 <_Balloc+0x68>
 8006b68:	2101      	movs	r1, #1
 8006b6a:	fa01 f605 	lsl.w	r6, r1, r5
 8006b6e:	1d72      	adds	r2, r6, #5
 8006b70:	0092      	lsls	r2, r2, #2
 8006b72:	4620      	mov	r0, r4
 8006b74:	f001 f948 	bl	8007e08 <_calloc_r>
 8006b78:	b160      	cbz	r0, 8006b94 <_Balloc+0x64>
 8006b7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b7e:	e00e      	b.n	8006b9e <_Balloc+0x6e>
 8006b80:	2221      	movs	r2, #33	; 0x21
 8006b82:	2104      	movs	r1, #4
 8006b84:	4620      	mov	r0, r4
 8006b86:	f001 f93f 	bl	8007e08 <_calloc_r>
 8006b8a:	69e3      	ldr	r3, [r4, #28]
 8006b8c:	60f0      	str	r0, [r6, #12]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d1e4      	bne.n	8006b5e <_Balloc+0x2e>
 8006b94:	2000      	movs	r0, #0
 8006b96:	bd70      	pop	{r4, r5, r6, pc}
 8006b98:	6802      	ldr	r2, [r0, #0]
 8006b9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ba4:	e7f7      	b.n	8006b96 <_Balloc+0x66>
 8006ba6:	bf00      	nop
 8006ba8:	08008937 	.word	0x08008937
 8006bac:	080089b7 	.word	0x080089b7

08006bb0 <_Bfree>:
 8006bb0:	b570      	push	{r4, r5, r6, lr}
 8006bb2:	69c6      	ldr	r6, [r0, #28]
 8006bb4:	4605      	mov	r5, r0
 8006bb6:	460c      	mov	r4, r1
 8006bb8:	b976      	cbnz	r6, 8006bd8 <_Bfree+0x28>
 8006bba:	2010      	movs	r0, #16
 8006bbc:	f7ff ff04 	bl	80069c8 <malloc>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	61e8      	str	r0, [r5, #28]
 8006bc4:	b920      	cbnz	r0, 8006bd0 <_Bfree+0x20>
 8006bc6:	4b09      	ldr	r3, [pc, #36]	; (8006bec <_Bfree+0x3c>)
 8006bc8:	4809      	ldr	r0, [pc, #36]	; (8006bf0 <_Bfree+0x40>)
 8006bca:	218f      	movs	r1, #143	; 0x8f
 8006bcc:	f001 f8fe 	bl	8007dcc <__assert_func>
 8006bd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bd4:	6006      	str	r6, [r0, #0]
 8006bd6:	60c6      	str	r6, [r0, #12]
 8006bd8:	b13c      	cbz	r4, 8006bea <_Bfree+0x3a>
 8006bda:	69eb      	ldr	r3, [r5, #28]
 8006bdc:	6862      	ldr	r2, [r4, #4]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006be4:	6021      	str	r1, [r4, #0]
 8006be6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006bea:	bd70      	pop	{r4, r5, r6, pc}
 8006bec:	08008937 	.word	0x08008937
 8006bf0:	080089b7 	.word	0x080089b7

08006bf4 <__multadd>:
 8006bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf8:	690d      	ldr	r5, [r1, #16]
 8006bfa:	4607      	mov	r7, r0
 8006bfc:	460c      	mov	r4, r1
 8006bfe:	461e      	mov	r6, r3
 8006c00:	f101 0c14 	add.w	ip, r1, #20
 8006c04:	2000      	movs	r0, #0
 8006c06:	f8dc 3000 	ldr.w	r3, [ip]
 8006c0a:	b299      	uxth	r1, r3
 8006c0c:	fb02 6101 	mla	r1, r2, r1, r6
 8006c10:	0c1e      	lsrs	r6, r3, #16
 8006c12:	0c0b      	lsrs	r3, r1, #16
 8006c14:	fb02 3306 	mla	r3, r2, r6, r3
 8006c18:	b289      	uxth	r1, r1
 8006c1a:	3001      	adds	r0, #1
 8006c1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c20:	4285      	cmp	r5, r0
 8006c22:	f84c 1b04 	str.w	r1, [ip], #4
 8006c26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c2a:	dcec      	bgt.n	8006c06 <__multadd+0x12>
 8006c2c:	b30e      	cbz	r6, 8006c72 <__multadd+0x7e>
 8006c2e:	68a3      	ldr	r3, [r4, #8]
 8006c30:	42ab      	cmp	r3, r5
 8006c32:	dc19      	bgt.n	8006c68 <__multadd+0x74>
 8006c34:	6861      	ldr	r1, [r4, #4]
 8006c36:	4638      	mov	r0, r7
 8006c38:	3101      	adds	r1, #1
 8006c3a:	f7ff ff79 	bl	8006b30 <_Balloc>
 8006c3e:	4680      	mov	r8, r0
 8006c40:	b928      	cbnz	r0, 8006c4e <__multadd+0x5a>
 8006c42:	4602      	mov	r2, r0
 8006c44:	4b0c      	ldr	r3, [pc, #48]	; (8006c78 <__multadd+0x84>)
 8006c46:	480d      	ldr	r0, [pc, #52]	; (8006c7c <__multadd+0x88>)
 8006c48:	21ba      	movs	r1, #186	; 0xba
 8006c4a:	f001 f8bf 	bl	8007dcc <__assert_func>
 8006c4e:	6922      	ldr	r2, [r4, #16]
 8006c50:	3202      	adds	r2, #2
 8006c52:	f104 010c 	add.w	r1, r4, #12
 8006c56:	0092      	lsls	r2, r2, #2
 8006c58:	300c      	adds	r0, #12
 8006c5a:	f001 f8a9 	bl	8007db0 <memcpy>
 8006c5e:	4621      	mov	r1, r4
 8006c60:	4638      	mov	r0, r7
 8006c62:	f7ff ffa5 	bl	8006bb0 <_Bfree>
 8006c66:	4644      	mov	r4, r8
 8006c68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c6c:	3501      	adds	r5, #1
 8006c6e:	615e      	str	r6, [r3, #20]
 8006c70:	6125      	str	r5, [r4, #16]
 8006c72:	4620      	mov	r0, r4
 8006c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c78:	080089a6 	.word	0x080089a6
 8006c7c:	080089b7 	.word	0x080089b7

08006c80 <__hi0bits>:
 8006c80:	0c03      	lsrs	r3, r0, #16
 8006c82:	041b      	lsls	r3, r3, #16
 8006c84:	b9d3      	cbnz	r3, 8006cbc <__hi0bits+0x3c>
 8006c86:	0400      	lsls	r0, r0, #16
 8006c88:	2310      	movs	r3, #16
 8006c8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c8e:	bf04      	itt	eq
 8006c90:	0200      	lsleq	r0, r0, #8
 8006c92:	3308      	addeq	r3, #8
 8006c94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c98:	bf04      	itt	eq
 8006c9a:	0100      	lsleq	r0, r0, #4
 8006c9c:	3304      	addeq	r3, #4
 8006c9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006ca2:	bf04      	itt	eq
 8006ca4:	0080      	lsleq	r0, r0, #2
 8006ca6:	3302      	addeq	r3, #2
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	db05      	blt.n	8006cb8 <__hi0bits+0x38>
 8006cac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006cb0:	f103 0301 	add.w	r3, r3, #1
 8006cb4:	bf08      	it	eq
 8006cb6:	2320      	moveq	r3, #32
 8006cb8:	4618      	mov	r0, r3
 8006cba:	4770      	bx	lr
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	e7e4      	b.n	8006c8a <__hi0bits+0xa>

08006cc0 <__lo0bits>:
 8006cc0:	6803      	ldr	r3, [r0, #0]
 8006cc2:	f013 0207 	ands.w	r2, r3, #7
 8006cc6:	d00c      	beq.n	8006ce2 <__lo0bits+0x22>
 8006cc8:	07d9      	lsls	r1, r3, #31
 8006cca:	d422      	bmi.n	8006d12 <__lo0bits+0x52>
 8006ccc:	079a      	lsls	r2, r3, #30
 8006cce:	bf49      	itett	mi
 8006cd0:	085b      	lsrmi	r3, r3, #1
 8006cd2:	089b      	lsrpl	r3, r3, #2
 8006cd4:	6003      	strmi	r3, [r0, #0]
 8006cd6:	2201      	movmi	r2, #1
 8006cd8:	bf5c      	itt	pl
 8006cda:	6003      	strpl	r3, [r0, #0]
 8006cdc:	2202      	movpl	r2, #2
 8006cde:	4610      	mov	r0, r2
 8006ce0:	4770      	bx	lr
 8006ce2:	b299      	uxth	r1, r3
 8006ce4:	b909      	cbnz	r1, 8006cea <__lo0bits+0x2a>
 8006ce6:	0c1b      	lsrs	r3, r3, #16
 8006ce8:	2210      	movs	r2, #16
 8006cea:	b2d9      	uxtb	r1, r3
 8006cec:	b909      	cbnz	r1, 8006cf2 <__lo0bits+0x32>
 8006cee:	3208      	adds	r2, #8
 8006cf0:	0a1b      	lsrs	r3, r3, #8
 8006cf2:	0719      	lsls	r1, r3, #28
 8006cf4:	bf04      	itt	eq
 8006cf6:	091b      	lsreq	r3, r3, #4
 8006cf8:	3204      	addeq	r2, #4
 8006cfa:	0799      	lsls	r1, r3, #30
 8006cfc:	bf04      	itt	eq
 8006cfe:	089b      	lsreq	r3, r3, #2
 8006d00:	3202      	addeq	r2, #2
 8006d02:	07d9      	lsls	r1, r3, #31
 8006d04:	d403      	bmi.n	8006d0e <__lo0bits+0x4e>
 8006d06:	085b      	lsrs	r3, r3, #1
 8006d08:	f102 0201 	add.w	r2, r2, #1
 8006d0c:	d003      	beq.n	8006d16 <__lo0bits+0x56>
 8006d0e:	6003      	str	r3, [r0, #0]
 8006d10:	e7e5      	b.n	8006cde <__lo0bits+0x1e>
 8006d12:	2200      	movs	r2, #0
 8006d14:	e7e3      	b.n	8006cde <__lo0bits+0x1e>
 8006d16:	2220      	movs	r2, #32
 8006d18:	e7e1      	b.n	8006cde <__lo0bits+0x1e>
	...

08006d1c <__i2b>:
 8006d1c:	b510      	push	{r4, lr}
 8006d1e:	460c      	mov	r4, r1
 8006d20:	2101      	movs	r1, #1
 8006d22:	f7ff ff05 	bl	8006b30 <_Balloc>
 8006d26:	4602      	mov	r2, r0
 8006d28:	b928      	cbnz	r0, 8006d36 <__i2b+0x1a>
 8006d2a:	4b05      	ldr	r3, [pc, #20]	; (8006d40 <__i2b+0x24>)
 8006d2c:	4805      	ldr	r0, [pc, #20]	; (8006d44 <__i2b+0x28>)
 8006d2e:	f240 1145 	movw	r1, #325	; 0x145
 8006d32:	f001 f84b 	bl	8007dcc <__assert_func>
 8006d36:	2301      	movs	r3, #1
 8006d38:	6144      	str	r4, [r0, #20]
 8006d3a:	6103      	str	r3, [r0, #16]
 8006d3c:	bd10      	pop	{r4, pc}
 8006d3e:	bf00      	nop
 8006d40:	080089a6 	.word	0x080089a6
 8006d44:	080089b7 	.word	0x080089b7

08006d48 <__multiply>:
 8006d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d4c:	4691      	mov	r9, r2
 8006d4e:	690a      	ldr	r2, [r1, #16]
 8006d50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	bfb8      	it	lt
 8006d58:	460b      	movlt	r3, r1
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	bfbc      	itt	lt
 8006d5e:	464c      	movlt	r4, r9
 8006d60:	4699      	movlt	r9, r3
 8006d62:	6927      	ldr	r7, [r4, #16]
 8006d64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d68:	68a3      	ldr	r3, [r4, #8]
 8006d6a:	6861      	ldr	r1, [r4, #4]
 8006d6c:	eb07 060a 	add.w	r6, r7, sl
 8006d70:	42b3      	cmp	r3, r6
 8006d72:	b085      	sub	sp, #20
 8006d74:	bfb8      	it	lt
 8006d76:	3101      	addlt	r1, #1
 8006d78:	f7ff feda 	bl	8006b30 <_Balloc>
 8006d7c:	b930      	cbnz	r0, 8006d8c <__multiply+0x44>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	4b44      	ldr	r3, [pc, #272]	; (8006e94 <__multiply+0x14c>)
 8006d82:	4845      	ldr	r0, [pc, #276]	; (8006e98 <__multiply+0x150>)
 8006d84:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006d88:	f001 f820 	bl	8007dcc <__assert_func>
 8006d8c:	f100 0514 	add.w	r5, r0, #20
 8006d90:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d94:	462b      	mov	r3, r5
 8006d96:	2200      	movs	r2, #0
 8006d98:	4543      	cmp	r3, r8
 8006d9a:	d321      	bcc.n	8006de0 <__multiply+0x98>
 8006d9c:	f104 0314 	add.w	r3, r4, #20
 8006da0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006da4:	f109 0314 	add.w	r3, r9, #20
 8006da8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006dac:	9202      	str	r2, [sp, #8]
 8006dae:	1b3a      	subs	r2, r7, r4
 8006db0:	3a15      	subs	r2, #21
 8006db2:	f022 0203 	bic.w	r2, r2, #3
 8006db6:	3204      	adds	r2, #4
 8006db8:	f104 0115 	add.w	r1, r4, #21
 8006dbc:	428f      	cmp	r7, r1
 8006dbe:	bf38      	it	cc
 8006dc0:	2204      	movcc	r2, #4
 8006dc2:	9201      	str	r2, [sp, #4]
 8006dc4:	9a02      	ldr	r2, [sp, #8]
 8006dc6:	9303      	str	r3, [sp, #12]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d80c      	bhi.n	8006de6 <__multiply+0x9e>
 8006dcc:	2e00      	cmp	r6, #0
 8006dce:	dd03      	ble.n	8006dd8 <__multiply+0x90>
 8006dd0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d05b      	beq.n	8006e90 <__multiply+0x148>
 8006dd8:	6106      	str	r6, [r0, #16]
 8006dda:	b005      	add	sp, #20
 8006ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006de0:	f843 2b04 	str.w	r2, [r3], #4
 8006de4:	e7d8      	b.n	8006d98 <__multiply+0x50>
 8006de6:	f8b3 a000 	ldrh.w	sl, [r3]
 8006dea:	f1ba 0f00 	cmp.w	sl, #0
 8006dee:	d024      	beq.n	8006e3a <__multiply+0xf2>
 8006df0:	f104 0e14 	add.w	lr, r4, #20
 8006df4:	46a9      	mov	r9, r5
 8006df6:	f04f 0c00 	mov.w	ip, #0
 8006dfa:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006dfe:	f8d9 1000 	ldr.w	r1, [r9]
 8006e02:	fa1f fb82 	uxth.w	fp, r2
 8006e06:	b289      	uxth	r1, r1
 8006e08:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e0c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e10:	f8d9 2000 	ldr.w	r2, [r9]
 8006e14:	4461      	add	r1, ip
 8006e16:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e1a:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e1e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e22:	b289      	uxth	r1, r1
 8006e24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e28:	4577      	cmp	r7, lr
 8006e2a:	f849 1b04 	str.w	r1, [r9], #4
 8006e2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e32:	d8e2      	bhi.n	8006dfa <__multiply+0xb2>
 8006e34:	9a01      	ldr	r2, [sp, #4]
 8006e36:	f845 c002 	str.w	ip, [r5, r2]
 8006e3a:	9a03      	ldr	r2, [sp, #12]
 8006e3c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e40:	3304      	adds	r3, #4
 8006e42:	f1b9 0f00 	cmp.w	r9, #0
 8006e46:	d021      	beq.n	8006e8c <__multiply+0x144>
 8006e48:	6829      	ldr	r1, [r5, #0]
 8006e4a:	f104 0c14 	add.w	ip, r4, #20
 8006e4e:	46ae      	mov	lr, r5
 8006e50:	f04f 0a00 	mov.w	sl, #0
 8006e54:	f8bc b000 	ldrh.w	fp, [ip]
 8006e58:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e5c:	fb09 220b 	mla	r2, r9, fp, r2
 8006e60:	4452      	add	r2, sl
 8006e62:	b289      	uxth	r1, r1
 8006e64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e68:	f84e 1b04 	str.w	r1, [lr], #4
 8006e6c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006e70:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e74:	f8be 1000 	ldrh.w	r1, [lr]
 8006e78:	fb09 110a 	mla	r1, r9, sl, r1
 8006e7c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006e80:	4567      	cmp	r7, ip
 8006e82:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e86:	d8e5      	bhi.n	8006e54 <__multiply+0x10c>
 8006e88:	9a01      	ldr	r2, [sp, #4]
 8006e8a:	50a9      	str	r1, [r5, r2]
 8006e8c:	3504      	adds	r5, #4
 8006e8e:	e799      	b.n	8006dc4 <__multiply+0x7c>
 8006e90:	3e01      	subs	r6, #1
 8006e92:	e79b      	b.n	8006dcc <__multiply+0x84>
 8006e94:	080089a6 	.word	0x080089a6
 8006e98:	080089b7 	.word	0x080089b7

08006e9c <__pow5mult>:
 8006e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ea0:	4615      	mov	r5, r2
 8006ea2:	f012 0203 	ands.w	r2, r2, #3
 8006ea6:	4606      	mov	r6, r0
 8006ea8:	460f      	mov	r7, r1
 8006eaa:	d007      	beq.n	8006ebc <__pow5mult+0x20>
 8006eac:	4c25      	ldr	r4, [pc, #148]	; (8006f44 <__pow5mult+0xa8>)
 8006eae:	3a01      	subs	r2, #1
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006eb6:	f7ff fe9d 	bl	8006bf4 <__multadd>
 8006eba:	4607      	mov	r7, r0
 8006ebc:	10ad      	asrs	r5, r5, #2
 8006ebe:	d03d      	beq.n	8006f3c <__pow5mult+0xa0>
 8006ec0:	69f4      	ldr	r4, [r6, #28]
 8006ec2:	b97c      	cbnz	r4, 8006ee4 <__pow5mult+0x48>
 8006ec4:	2010      	movs	r0, #16
 8006ec6:	f7ff fd7f 	bl	80069c8 <malloc>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	61f0      	str	r0, [r6, #28]
 8006ece:	b928      	cbnz	r0, 8006edc <__pow5mult+0x40>
 8006ed0:	4b1d      	ldr	r3, [pc, #116]	; (8006f48 <__pow5mult+0xac>)
 8006ed2:	481e      	ldr	r0, [pc, #120]	; (8006f4c <__pow5mult+0xb0>)
 8006ed4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006ed8:	f000 ff78 	bl	8007dcc <__assert_func>
 8006edc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ee0:	6004      	str	r4, [r0, #0]
 8006ee2:	60c4      	str	r4, [r0, #12]
 8006ee4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ee8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006eec:	b94c      	cbnz	r4, 8006f02 <__pow5mult+0x66>
 8006eee:	f240 2171 	movw	r1, #625	; 0x271
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	f7ff ff12 	bl	8006d1c <__i2b>
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f8c8 0008 	str.w	r0, [r8, #8]
 8006efe:	4604      	mov	r4, r0
 8006f00:	6003      	str	r3, [r0, #0]
 8006f02:	f04f 0900 	mov.w	r9, #0
 8006f06:	07eb      	lsls	r3, r5, #31
 8006f08:	d50a      	bpl.n	8006f20 <__pow5mult+0x84>
 8006f0a:	4639      	mov	r1, r7
 8006f0c:	4622      	mov	r2, r4
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f7ff ff1a 	bl	8006d48 <__multiply>
 8006f14:	4639      	mov	r1, r7
 8006f16:	4680      	mov	r8, r0
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7ff fe49 	bl	8006bb0 <_Bfree>
 8006f1e:	4647      	mov	r7, r8
 8006f20:	106d      	asrs	r5, r5, #1
 8006f22:	d00b      	beq.n	8006f3c <__pow5mult+0xa0>
 8006f24:	6820      	ldr	r0, [r4, #0]
 8006f26:	b938      	cbnz	r0, 8006f38 <__pow5mult+0x9c>
 8006f28:	4622      	mov	r2, r4
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	f7ff ff0b 	bl	8006d48 <__multiply>
 8006f32:	6020      	str	r0, [r4, #0]
 8006f34:	f8c0 9000 	str.w	r9, [r0]
 8006f38:	4604      	mov	r4, r0
 8006f3a:	e7e4      	b.n	8006f06 <__pow5mult+0x6a>
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f42:	bf00      	nop
 8006f44:	08008b00 	.word	0x08008b00
 8006f48:	08008937 	.word	0x08008937
 8006f4c:	080089b7 	.word	0x080089b7

08006f50 <__lshift>:
 8006f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f54:	460c      	mov	r4, r1
 8006f56:	6849      	ldr	r1, [r1, #4]
 8006f58:	6923      	ldr	r3, [r4, #16]
 8006f5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f5e:	68a3      	ldr	r3, [r4, #8]
 8006f60:	4607      	mov	r7, r0
 8006f62:	4691      	mov	r9, r2
 8006f64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f68:	f108 0601 	add.w	r6, r8, #1
 8006f6c:	42b3      	cmp	r3, r6
 8006f6e:	db0b      	blt.n	8006f88 <__lshift+0x38>
 8006f70:	4638      	mov	r0, r7
 8006f72:	f7ff fddd 	bl	8006b30 <_Balloc>
 8006f76:	4605      	mov	r5, r0
 8006f78:	b948      	cbnz	r0, 8006f8e <__lshift+0x3e>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	4b28      	ldr	r3, [pc, #160]	; (8007020 <__lshift+0xd0>)
 8006f7e:	4829      	ldr	r0, [pc, #164]	; (8007024 <__lshift+0xd4>)
 8006f80:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006f84:	f000 ff22 	bl	8007dcc <__assert_func>
 8006f88:	3101      	adds	r1, #1
 8006f8a:	005b      	lsls	r3, r3, #1
 8006f8c:	e7ee      	b.n	8006f6c <__lshift+0x1c>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	f100 0114 	add.w	r1, r0, #20
 8006f94:	f100 0210 	add.w	r2, r0, #16
 8006f98:	4618      	mov	r0, r3
 8006f9a:	4553      	cmp	r3, sl
 8006f9c:	db33      	blt.n	8007006 <__lshift+0xb6>
 8006f9e:	6920      	ldr	r0, [r4, #16]
 8006fa0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fa4:	f104 0314 	add.w	r3, r4, #20
 8006fa8:	f019 091f 	ands.w	r9, r9, #31
 8006fac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006fb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006fb4:	d02b      	beq.n	800700e <__lshift+0xbe>
 8006fb6:	f1c9 0e20 	rsb	lr, r9, #32
 8006fba:	468a      	mov	sl, r1
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	6818      	ldr	r0, [r3, #0]
 8006fc0:	fa00 f009 	lsl.w	r0, r0, r9
 8006fc4:	4310      	orrs	r0, r2
 8006fc6:	f84a 0b04 	str.w	r0, [sl], #4
 8006fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fce:	459c      	cmp	ip, r3
 8006fd0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006fd4:	d8f3      	bhi.n	8006fbe <__lshift+0x6e>
 8006fd6:	ebac 0304 	sub.w	r3, ip, r4
 8006fda:	3b15      	subs	r3, #21
 8006fdc:	f023 0303 	bic.w	r3, r3, #3
 8006fe0:	3304      	adds	r3, #4
 8006fe2:	f104 0015 	add.w	r0, r4, #21
 8006fe6:	4584      	cmp	ip, r0
 8006fe8:	bf38      	it	cc
 8006fea:	2304      	movcc	r3, #4
 8006fec:	50ca      	str	r2, [r1, r3]
 8006fee:	b10a      	cbz	r2, 8006ff4 <__lshift+0xa4>
 8006ff0:	f108 0602 	add.w	r6, r8, #2
 8006ff4:	3e01      	subs	r6, #1
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	612e      	str	r6, [r5, #16]
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	f7ff fdd8 	bl	8006bb0 <_Bfree>
 8007000:	4628      	mov	r0, r5
 8007002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007006:	f842 0f04 	str.w	r0, [r2, #4]!
 800700a:	3301      	adds	r3, #1
 800700c:	e7c5      	b.n	8006f9a <__lshift+0x4a>
 800700e:	3904      	subs	r1, #4
 8007010:	f853 2b04 	ldr.w	r2, [r3], #4
 8007014:	f841 2f04 	str.w	r2, [r1, #4]!
 8007018:	459c      	cmp	ip, r3
 800701a:	d8f9      	bhi.n	8007010 <__lshift+0xc0>
 800701c:	e7ea      	b.n	8006ff4 <__lshift+0xa4>
 800701e:	bf00      	nop
 8007020:	080089a6 	.word	0x080089a6
 8007024:	080089b7 	.word	0x080089b7

08007028 <__mcmp>:
 8007028:	b530      	push	{r4, r5, lr}
 800702a:	6902      	ldr	r2, [r0, #16]
 800702c:	690c      	ldr	r4, [r1, #16]
 800702e:	1b12      	subs	r2, r2, r4
 8007030:	d10e      	bne.n	8007050 <__mcmp+0x28>
 8007032:	f100 0314 	add.w	r3, r0, #20
 8007036:	3114      	adds	r1, #20
 8007038:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800703c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007040:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007044:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007048:	42a5      	cmp	r5, r4
 800704a:	d003      	beq.n	8007054 <__mcmp+0x2c>
 800704c:	d305      	bcc.n	800705a <__mcmp+0x32>
 800704e:	2201      	movs	r2, #1
 8007050:	4610      	mov	r0, r2
 8007052:	bd30      	pop	{r4, r5, pc}
 8007054:	4283      	cmp	r3, r0
 8007056:	d3f3      	bcc.n	8007040 <__mcmp+0x18>
 8007058:	e7fa      	b.n	8007050 <__mcmp+0x28>
 800705a:	f04f 32ff 	mov.w	r2, #4294967295
 800705e:	e7f7      	b.n	8007050 <__mcmp+0x28>

08007060 <__mdiff>:
 8007060:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007064:	460c      	mov	r4, r1
 8007066:	4606      	mov	r6, r0
 8007068:	4611      	mov	r1, r2
 800706a:	4620      	mov	r0, r4
 800706c:	4690      	mov	r8, r2
 800706e:	f7ff ffdb 	bl	8007028 <__mcmp>
 8007072:	1e05      	subs	r5, r0, #0
 8007074:	d110      	bne.n	8007098 <__mdiff+0x38>
 8007076:	4629      	mov	r1, r5
 8007078:	4630      	mov	r0, r6
 800707a:	f7ff fd59 	bl	8006b30 <_Balloc>
 800707e:	b930      	cbnz	r0, 800708e <__mdiff+0x2e>
 8007080:	4b3a      	ldr	r3, [pc, #232]	; (800716c <__mdiff+0x10c>)
 8007082:	4602      	mov	r2, r0
 8007084:	f240 2137 	movw	r1, #567	; 0x237
 8007088:	4839      	ldr	r0, [pc, #228]	; (8007170 <__mdiff+0x110>)
 800708a:	f000 fe9f 	bl	8007dcc <__assert_func>
 800708e:	2301      	movs	r3, #1
 8007090:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007094:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007098:	bfa4      	itt	ge
 800709a:	4643      	movge	r3, r8
 800709c:	46a0      	movge	r8, r4
 800709e:	4630      	mov	r0, r6
 80070a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070a4:	bfa6      	itte	ge
 80070a6:	461c      	movge	r4, r3
 80070a8:	2500      	movge	r5, #0
 80070aa:	2501      	movlt	r5, #1
 80070ac:	f7ff fd40 	bl	8006b30 <_Balloc>
 80070b0:	b920      	cbnz	r0, 80070bc <__mdiff+0x5c>
 80070b2:	4b2e      	ldr	r3, [pc, #184]	; (800716c <__mdiff+0x10c>)
 80070b4:	4602      	mov	r2, r0
 80070b6:	f240 2145 	movw	r1, #581	; 0x245
 80070ba:	e7e5      	b.n	8007088 <__mdiff+0x28>
 80070bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80070c0:	6926      	ldr	r6, [r4, #16]
 80070c2:	60c5      	str	r5, [r0, #12]
 80070c4:	f104 0914 	add.w	r9, r4, #20
 80070c8:	f108 0514 	add.w	r5, r8, #20
 80070cc:	f100 0e14 	add.w	lr, r0, #20
 80070d0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80070d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80070d8:	f108 0210 	add.w	r2, r8, #16
 80070dc:	46f2      	mov	sl, lr
 80070de:	2100      	movs	r1, #0
 80070e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80070e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80070e8:	fa11 f88b 	uxtah	r8, r1, fp
 80070ec:	b299      	uxth	r1, r3
 80070ee:	0c1b      	lsrs	r3, r3, #16
 80070f0:	eba8 0801 	sub.w	r8, r8, r1
 80070f4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070f8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80070fc:	fa1f f888 	uxth.w	r8, r8
 8007100:	1419      	asrs	r1, r3, #16
 8007102:	454e      	cmp	r6, r9
 8007104:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007108:	f84a 3b04 	str.w	r3, [sl], #4
 800710c:	d8e8      	bhi.n	80070e0 <__mdiff+0x80>
 800710e:	1b33      	subs	r3, r6, r4
 8007110:	3b15      	subs	r3, #21
 8007112:	f023 0303 	bic.w	r3, r3, #3
 8007116:	3304      	adds	r3, #4
 8007118:	3415      	adds	r4, #21
 800711a:	42a6      	cmp	r6, r4
 800711c:	bf38      	it	cc
 800711e:	2304      	movcc	r3, #4
 8007120:	441d      	add	r5, r3
 8007122:	4473      	add	r3, lr
 8007124:	469e      	mov	lr, r3
 8007126:	462e      	mov	r6, r5
 8007128:	4566      	cmp	r6, ip
 800712a:	d30e      	bcc.n	800714a <__mdiff+0xea>
 800712c:	f10c 0203 	add.w	r2, ip, #3
 8007130:	1b52      	subs	r2, r2, r5
 8007132:	f022 0203 	bic.w	r2, r2, #3
 8007136:	3d03      	subs	r5, #3
 8007138:	45ac      	cmp	ip, r5
 800713a:	bf38      	it	cc
 800713c:	2200      	movcc	r2, #0
 800713e:	4413      	add	r3, r2
 8007140:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007144:	b17a      	cbz	r2, 8007166 <__mdiff+0x106>
 8007146:	6107      	str	r7, [r0, #16]
 8007148:	e7a4      	b.n	8007094 <__mdiff+0x34>
 800714a:	f856 8b04 	ldr.w	r8, [r6], #4
 800714e:	fa11 f288 	uxtah	r2, r1, r8
 8007152:	1414      	asrs	r4, r2, #16
 8007154:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007158:	b292      	uxth	r2, r2
 800715a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800715e:	f84e 2b04 	str.w	r2, [lr], #4
 8007162:	1421      	asrs	r1, r4, #16
 8007164:	e7e0      	b.n	8007128 <__mdiff+0xc8>
 8007166:	3f01      	subs	r7, #1
 8007168:	e7ea      	b.n	8007140 <__mdiff+0xe0>
 800716a:	bf00      	nop
 800716c:	080089a6 	.word	0x080089a6
 8007170:	080089b7 	.word	0x080089b7

08007174 <__d2b>:
 8007174:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007178:	460f      	mov	r7, r1
 800717a:	2101      	movs	r1, #1
 800717c:	ec59 8b10 	vmov	r8, r9, d0
 8007180:	4616      	mov	r6, r2
 8007182:	f7ff fcd5 	bl	8006b30 <_Balloc>
 8007186:	4604      	mov	r4, r0
 8007188:	b930      	cbnz	r0, 8007198 <__d2b+0x24>
 800718a:	4602      	mov	r2, r0
 800718c:	4b24      	ldr	r3, [pc, #144]	; (8007220 <__d2b+0xac>)
 800718e:	4825      	ldr	r0, [pc, #148]	; (8007224 <__d2b+0xb0>)
 8007190:	f240 310f 	movw	r1, #783	; 0x30f
 8007194:	f000 fe1a 	bl	8007dcc <__assert_func>
 8007198:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800719c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071a0:	bb2d      	cbnz	r5, 80071ee <__d2b+0x7a>
 80071a2:	9301      	str	r3, [sp, #4]
 80071a4:	f1b8 0300 	subs.w	r3, r8, #0
 80071a8:	d026      	beq.n	80071f8 <__d2b+0x84>
 80071aa:	4668      	mov	r0, sp
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	f7ff fd87 	bl	8006cc0 <__lo0bits>
 80071b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071b6:	b1e8      	cbz	r0, 80071f4 <__d2b+0x80>
 80071b8:	f1c0 0320 	rsb	r3, r0, #32
 80071bc:	fa02 f303 	lsl.w	r3, r2, r3
 80071c0:	430b      	orrs	r3, r1
 80071c2:	40c2      	lsrs	r2, r0
 80071c4:	6163      	str	r3, [r4, #20]
 80071c6:	9201      	str	r2, [sp, #4]
 80071c8:	9b01      	ldr	r3, [sp, #4]
 80071ca:	61a3      	str	r3, [r4, #24]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	bf14      	ite	ne
 80071d0:	2202      	movne	r2, #2
 80071d2:	2201      	moveq	r2, #1
 80071d4:	6122      	str	r2, [r4, #16]
 80071d6:	b1bd      	cbz	r5, 8007208 <__d2b+0x94>
 80071d8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80071dc:	4405      	add	r5, r0
 80071de:	603d      	str	r5, [r7, #0]
 80071e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071e4:	6030      	str	r0, [r6, #0]
 80071e6:	4620      	mov	r0, r4
 80071e8:	b003      	add	sp, #12
 80071ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071f2:	e7d6      	b.n	80071a2 <__d2b+0x2e>
 80071f4:	6161      	str	r1, [r4, #20]
 80071f6:	e7e7      	b.n	80071c8 <__d2b+0x54>
 80071f8:	a801      	add	r0, sp, #4
 80071fa:	f7ff fd61 	bl	8006cc0 <__lo0bits>
 80071fe:	9b01      	ldr	r3, [sp, #4]
 8007200:	6163      	str	r3, [r4, #20]
 8007202:	3020      	adds	r0, #32
 8007204:	2201      	movs	r2, #1
 8007206:	e7e5      	b.n	80071d4 <__d2b+0x60>
 8007208:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800720c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007210:	6038      	str	r0, [r7, #0]
 8007212:	6918      	ldr	r0, [r3, #16]
 8007214:	f7ff fd34 	bl	8006c80 <__hi0bits>
 8007218:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800721c:	e7e2      	b.n	80071e4 <__d2b+0x70>
 800721e:	bf00      	nop
 8007220:	080089a6 	.word	0x080089a6
 8007224:	080089b7 	.word	0x080089b7

08007228 <__ssputs_r>:
 8007228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800722c:	688e      	ldr	r6, [r1, #8]
 800722e:	461f      	mov	r7, r3
 8007230:	42be      	cmp	r6, r7
 8007232:	680b      	ldr	r3, [r1, #0]
 8007234:	4682      	mov	sl, r0
 8007236:	460c      	mov	r4, r1
 8007238:	4690      	mov	r8, r2
 800723a:	d82c      	bhi.n	8007296 <__ssputs_r+0x6e>
 800723c:	898a      	ldrh	r2, [r1, #12]
 800723e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007242:	d026      	beq.n	8007292 <__ssputs_r+0x6a>
 8007244:	6965      	ldr	r5, [r4, #20]
 8007246:	6909      	ldr	r1, [r1, #16]
 8007248:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800724c:	eba3 0901 	sub.w	r9, r3, r1
 8007250:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007254:	1c7b      	adds	r3, r7, #1
 8007256:	444b      	add	r3, r9
 8007258:	106d      	asrs	r5, r5, #1
 800725a:	429d      	cmp	r5, r3
 800725c:	bf38      	it	cc
 800725e:	461d      	movcc	r5, r3
 8007260:	0553      	lsls	r3, r2, #21
 8007262:	d527      	bpl.n	80072b4 <__ssputs_r+0x8c>
 8007264:	4629      	mov	r1, r5
 8007266:	f7ff fbd7 	bl	8006a18 <_malloc_r>
 800726a:	4606      	mov	r6, r0
 800726c:	b360      	cbz	r0, 80072c8 <__ssputs_r+0xa0>
 800726e:	6921      	ldr	r1, [r4, #16]
 8007270:	464a      	mov	r2, r9
 8007272:	f000 fd9d 	bl	8007db0 <memcpy>
 8007276:	89a3      	ldrh	r3, [r4, #12]
 8007278:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800727c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007280:	81a3      	strh	r3, [r4, #12]
 8007282:	6126      	str	r6, [r4, #16]
 8007284:	6165      	str	r5, [r4, #20]
 8007286:	444e      	add	r6, r9
 8007288:	eba5 0509 	sub.w	r5, r5, r9
 800728c:	6026      	str	r6, [r4, #0]
 800728e:	60a5      	str	r5, [r4, #8]
 8007290:	463e      	mov	r6, r7
 8007292:	42be      	cmp	r6, r7
 8007294:	d900      	bls.n	8007298 <__ssputs_r+0x70>
 8007296:	463e      	mov	r6, r7
 8007298:	6820      	ldr	r0, [r4, #0]
 800729a:	4632      	mov	r2, r6
 800729c:	4641      	mov	r1, r8
 800729e:	f000 fd5c 	bl	8007d5a <memmove>
 80072a2:	68a3      	ldr	r3, [r4, #8]
 80072a4:	1b9b      	subs	r3, r3, r6
 80072a6:	60a3      	str	r3, [r4, #8]
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	4433      	add	r3, r6
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	2000      	movs	r0, #0
 80072b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b4:	462a      	mov	r2, r5
 80072b6:	f000 fdcf 	bl	8007e58 <_realloc_r>
 80072ba:	4606      	mov	r6, r0
 80072bc:	2800      	cmp	r0, #0
 80072be:	d1e0      	bne.n	8007282 <__ssputs_r+0x5a>
 80072c0:	6921      	ldr	r1, [r4, #16]
 80072c2:	4650      	mov	r0, sl
 80072c4:	f7ff fb34 	bl	8006930 <_free_r>
 80072c8:	230c      	movs	r3, #12
 80072ca:	f8ca 3000 	str.w	r3, [sl]
 80072ce:	89a3      	ldrh	r3, [r4, #12]
 80072d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072d4:	81a3      	strh	r3, [r4, #12]
 80072d6:	f04f 30ff 	mov.w	r0, #4294967295
 80072da:	e7e9      	b.n	80072b0 <__ssputs_r+0x88>

080072dc <_svfiprintf_r>:
 80072dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e0:	4698      	mov	r8, r3
 80072e2:	898b      	ldrh	r3, [r1, #12]
 80072e4:	061b      	lsls	r3, r3, #24
 80072e6:	b09d      	sub	sp, #116	; 0x74
 80072e8:	4607      	mov	r7, r0
 80072ea:	460d      	mov	r5, r1
 80072ec:	4614      	mov	r4, r2
 80072ee:	d50e      	bpl.n	800730e <_svfiprintf_r+0x32>
 80072f0:	690b      	ldr	r3, [r1, #16]
 80072f2:	b963      	cbnz	r3, 800730e <_svfiprintf_r+0x32>
 80072f4:	2140      	movs	r1, #64	; 0x40
 80072f6:	f7ff fb8f 	bl	8006a18 <_malloc_r>
 80072fa:	6028      	str	r0, [r5, #0]
 80072fc:	6128      	str	r0, [r5, #16]
 80072fe:	b920      	cbnz	r0, 800730a <_svfiprintf_r+0x2e>
 8007300:	230c      	movs	r3, #12
 8007302:	603b      	str	r3, [r7, #0]
 8007304:	f04f 30ff 	mov.w	r0, #4294967295
 8007308:	e0d0      	b.n	80074ac <_svfiprintf_r+0x1d0>
 800730a:	2340      	movs	r3, #64	; 0x40
 800730c:	616b      	str	r3, [r5, #20]
 800730e:	2300      	movs	r3, #0
 8007310:	9309      	str	r3, [sp, #36]	; 0x24
 8007312:	2320      	movs	r3, #32
 8007314:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007318:	f8cd 800c 	str.w	r8, [sp, #12]
 800731c:	2330      	movs	r3, #48	; 0x30
 800731e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80074c4 <_svfiprintf_r+0x1e8>
 8007322:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007326:	f04f 0901 	mov.w	r9, #1
 800732a:	4623      	mov	r3, r4
 800732c:	469a      	mov	sl, r3
 800732e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007332:	b10a      	cbz	r2, 8007338 <_svfiprintf_r+0x5c>
 8007334:	2a25      	cmp	r2, #37	; 0x25
 8007336:	d1f9      	bne.n	800732c <_svfiprintf_r+0x50>
 8007338:	ebba 0b04 	subs.w	fp, sl, r4
 800733c:	d00b      	beq.n	8007356 <_svfiprintf_r+0x7a>
 800733e:	465b      	mov	r3, fp
 8007340:	4622      	mov	r2, r4
 8007342:	4629      	mov	r1, r5
 8007344:	4638      	mov	r0, r7
 8007346:	f7ff ff6f 	bl	8007228 <__ssputs_r>
 800734a:	3001      	adds	r0, #1
 800734c:	f000 80a9 	beq.w	80074a2 <_svfiprintf_r+0x1c6>
 8007350:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007352:	445a      	add	r2, fp
 8007354:	9209      	str	r2, [sp, #36]	; 0x24
 8007356:	f89a 3000 	ldrb.w	r3, [sl]
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 80a1 	beq.w	80074a2 <_svfiprintf_r+0x1c6>
 8007360:	2300      	movs	r3, #0
 8007362:	f04f 32ff 	mov.w	r2, #4294967295
 8007366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800736a:	f10a 0a01 	add.w	sl, sl, #1
 800736e:	9304      	str	r3, [sp, #16]
 8007370:	9307      	str	r3, [sp, #28]
 8007372:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007376:	931a      	str	r3, [sp, #104]	; 0x68
 8007378:	4654      	mov	r4, sl
 800737a:	2205      	movs	r2, #5
 800737c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007380:	4850      	ldr	r0, [pc, #320]	; (80074c4 <_svfiprintf_r+0x1e8>)
 8007382:	f7f8 ff5d 	bl	8000240 <memchr>
 8007386:	9a04      	ldr	r2, [sp, #16]
 8007388:	b9d8      	cbnz	r0, 80073c2 <_svfiprintf_r+0xe6>
 800738a:	06d0      	lsls	r0, r2, #27
 800738c:	bf44      	itt	mi
 800738e:	2320      	movmi	r3, #32
 8007390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007394:	0711      	lsls	r1, r2, #28
 8007396:	bf44      	itt	mi
 8007398:	232b      	movmi	r3, #43	; 0x2b
 800739a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800739e:	f89a 3000 	ldrb.w	r3, [sl]
 80073a2:	2b2a      	cmp	r3, #42	; 0x2a
 80073a4:	d015      	beq.n	80073d2 <_svfiprintf_r+0xf6>
 80073a6:	9a07      	ldr	r2, [sp, #28]
 80073a8:	4654      	mov	r4, sl
 80073aa:	2000      	movs	r0, #0
 80073ac:	f04f 0c0a 	mov.w	ip, #10
 80073b0:	4621      	mov	r1, r4
 80073b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073b6:	3b30      	subs	r3, #48	; 0x30
 80073b8:	2b09      	cmp	r3, #9
 80073ba:	d94d      	bls.n	8007458 <_svfiprintf_r+0x17c>
 80073bc:	b1b0      	cbz	r0, 80073ec <_svfiprintf_r+0x110>
 80073be:	9207      	str	r2, [sp, #28]
 80073c0:	e014      	b.n	80073ec <_svfiprintf_r+0x110>
 80073c2:	eba0 0308 	sub.w	r3, r0, r8
 80073c6:	fa09 f303 	lsl.w	r3, r9, r3
 80073ca:	4313      	orrs	r3, r2
 80073cc:	9304      	str	r3, [sp, #16]
 80073ce:	46a2      	mov	sl, r4
 80073d0:	e7d2      	b.n	8007378 <_svfiprintf_r+0x9c>
 80073d2:	9b03      	ldr	r3, [sp, #12]
 80073d4:	1d19      	adds	r1, r3, #4
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	9103      	str	r1, [sp, #12]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	bfbb      	ittet	lt
 80073de:	425b      	neglt	r3, r3
 80073e0:	f042 0202 	orrlt.w	r2, r2, #2
 80073e4:	9307      	strge	r3, [sp, #28]
 80073e6:	9307      	strlt	r3, [sp, #28]
 80073e8:	bfb8      	it	lt
 80073ea:	9204      	strlt	r2, [sp, #16]
 80073ec:	7823      	ldrb	r3, [r4, #0]
 80073ee:	2b2e      	cmp	r3, #46	; 0x2e
 80073f0:	d10c      	bne.n	800740c <_svfiprintf_r+0x130>
 80073f2:	7863      	ldrb	r3, [r4, #1]
 80073f4:	2b2a      	cmp	r3, #42	; 0x2a
 80073f6:	d134      	bne.n	8007462 <_svfiprintf_r+0x186>
 80073f8:	9b03      	ldr	r3, [sp, #12]
 80073fa:	1d1a      	adds	r2, r3, #4
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	9203      	str	r2, [sp, #12]
 8007400:	2b00      	cmp	r3, #0
 8007402:	bfb8      	it	lt
 8007404:	f04f 33ff 	movlt.w	r3, #4294967295
 8007408:	3402      	adds	r4, #2
 800740a:	9305      	str	r3, [sp, #20]
 800740c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80074d4 <_svfiprintf_r+0x1f8>
 8007410:	7821      	ldrb	r1, [r4, #0]
 8007412:	2203      	movs	r2, #3
 8007414:	4650      	mov	r0, sl
 8007416:	f7f8 ff13 	bl	8000240 <memchr>
 800741a:	b138      	cbz	r0, 800742c <_svfiprintf_r+0x150>
 800741c:	9b04      	ldr	r3, [sp, #16]
 800741e:	eba0 000a 	sub.w	r0, r0, sl
 8007422:	2240      	movs	r2, #64	; 0x40
 8007424:	4082      	lsls	r2, r0
 8007426:	4313      	orrs	r3, r2
 8007428:	3401      	adds	r4, #1
 800742a:	9304      	str	r3, [sp, #16]
 800742c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007430:	4825      	ldr	r0, [pc, #148]	; (80074c8 <_svfiprintf_r+0x1ec>)
 8007432:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007436:	2206      	movs	r2, #6
 8007438:	f7f8 ff02 	bl	8000240 <memchr>
 800743c:	2800      	cmp	r0, #0
 800743e:	d038      	beq.n	80074b2 <_svfiprintf_r+0x1d6>
 8007440:	4b22      	ldr	r3, [pc, #136]	; (80074cc <_svfiprintf_r+0x1f0>)
 8007442:	bb1b      	cbnz	r3, 800748c <_svfiprintf_r+0x1b0>
 8007444:	9b03      	ldr	r3, [sp, #12]
 8007446:	3307      	adds	r3, #7
 8007448:	f023 0307 	bic.w	r3, r3, #7
 800744c:	3308      	adds	r3, #8
 800744e:	9303      	str	r3, [sp, #12]
 8007450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007452:	4433      	add	r3, r6
 8007454:	9309      	str	r3, [sp, #36]	; 0x24
 8007456:	e768      	b.n	800732a <_svfiprintf_r+0x4e>
 8007458:	fb0c 3202 	mla	r2, ip, r2, r3
 800745c:	460c      	mov	r4, r1
 800745e:	2001      	movs	r0, #1
 8007460:	e7a6      	b.n	80073b0 <_svfiprintf_r+0xd4>
 8007462:	2300      	movs	r3, #0
 8007464:	3401      	adds	r4, #1
 8007466:	9305      	str	r3, [sp, #20]
 8007468:	4619      	mov	r1, r3
 800746a:	f04f 0c0a 	mov.w	ip, #10
 800746e:	4620      	mov	r0, r4
 8007470:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007474:	3a30      	subs	r2, #48	; 0x30
 8007476:	2a09      	cmp	r2, #9
 8007478:	d903      	bls.n	8007482 <_svfiprintf_r+0x1a6>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d0c6      	beq.n	800740c <_svfiprintf_r+0x130>
 800747e:	9105      	str	r1, [sp, #20]
 8007480:	e7c4      	b.n	800740c <_svfiprintf_r+0x130>
 8007482:	fb0c 2101 	mla	r1, ip, r1, r2
 8007486:	4604      	mov	r4, r0
 8007488:	2301      	movs	r3, #1
 800748a:	e7f0      	b.n	800746e <_svfiprintf_r+0x192>
 800748c:	ab03      	add	r3, sp, #12
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	462a      	mov	r2, r5
 8007492:	4b0f      	ldr	r3, [pc, #60]	; (80074d0 <_svfiprintf_r+0x1f4>)
 8007494:	a904      	add	r1, sp, #16
 8007496:	4638      	mov	r0, r7
 8007498:	f7fd feea 	bl	8005270 <_printf_float>
 800749c:	1c42      	adds	r2, r0, #1
 800749e:	4606      	mov	r6, r0
 80074a0:	d1d6      	bne.n	8007450 <_svfiprintf_r+0x174>
 80074a2:	89ab      	ldrh	r3, [r5, #12]
 80074a4:	065b      	lsls	r3, r3, #25
 80074a6:	f53f af2d 	bmi.w	8007304 <_svfiprintf_r+0x28>
 80074aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074ac:	b01d      	add	sp, #116	; 0x74
 80074ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b2:	ab03      	add	r3, sp, #12
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	462a      	mov	r2, r5
 80074b8:	4b05      	ldr	r3, [pc, #20]	; (80074d0 <_svfiprintf_r+0x1f4>)
 80074ba:	a904      	add	r1, sp, #16
 80074bc:	4638      	mov	r0, r7
 80074be:	f7fe f95f 	bl	8005780 <_printf_i>
 80074c2:	e7eb      	b.n	800749c <_svfiprintf_r+0x1c0>
 80074c4:	08008b0c 	.word	0x08008b0c
 80074c8:	08008b16 	.word	0x08008b16
 80074cc:	08005271 	.word	0x08005271
 80074d0:	08007229 	.word	0x08007229
 80074d4:	08008b12 	.word	0x08008b12

080074d8 <_sungetc_r>:
 80074d8:	b538      	push	{r3, r4, r5, lr}
 80074da:	1c4b      	adds	r3, r1, #1
 80074dc:	4614      	mov	r4, r2
 80074de:	d103      	bne.n	80074e8 <_sungetc_r+0x10>
 80074e0:	f04f 35ff 	mov.w	r5, #4294967295
 80074e4:	4628      	mov	r0, r5
 80074e6:	bd38      	pop	{r3, r4, r5, pc}
 80074e8:	8993      	ldrh	r3, [r2, #12]
 80074ea:	f023 0320 	bic.w	r3, r3, #32
 80074ee:	8193      	strh	r3, [r2, #12]
 80074f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074f2:	6852      	ldr	r2, [r2, #4]
 80074f4:	b2cd      	uxtb	r5, r1
 80074f6:	b18b      	cbz	r3, 800751c <_sungetc_r+0x44>
 80074f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80074fa:	4293      	cmp	r3, r2
 80074fc:	dd08      	ble.n	8007510 <_sungetc_r+0x38>
 80074fe:	6823      	ldr	r3, [r4, #0]
 8007500:	1e5a      	subs	r2, r3, #1
 8007502:	6022      	str	r2, [r4, #0]
 8007504:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007508:	6863      	ldr	r3, [r4, #4]
 800750a:	3301      	adds	r3, #1
 800750c:	6063      	str	r3, [r4, #4]
 800750e:	e7e9      	b.n	80074e4 <_sungetc_r+0xc>
 8007510:	4621      	mov	r1, r4
 8007512:	f000 fbe8 	bl	8007ce6 <__submore>
 8007516:	2800      	cmp	r0, #0
 8007518:	d0f1      	beq.n	80074fe <_sungetc_r+0x26>
 800751a:	e7e1      	b.n	80074e0 <_sungetc_r+0x8>
 800751c:	6921      	ldr	r1, [r4, #16]
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	b151      	cbz	r1, 8007538 <_sungetc_r+0x60>
 8007522:	4299      	cmp	r1, r3
 8007524:	d208      	bcs.n	8007538 <_sungetc_r+0x60>
 8007526:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800752a:	42a9      	cmp	r1, r5
 800752c:	d104      	bne.n	8007538 <_sungetc_r+0x60>
 800752e:	3b01      	subs	r3, #1
 8007530:	3201      	adds	r2, #1
 8007532:	6023      	str	r3, [r4, #0]
 8007534:	6062      	str	r2, [r4, #4]
 8007536:	e7d5      	b.n	80074e4 <_sungetc_r+0xc>
 8007538:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800753c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007540:	6363      	str	r3, [r4, #52]	; 0x34
 8007542:	2303      	movs	r3, #3
 8007544:	63a3      	str	r3, [r4, #56]	; 0x38
 8007546:	4623      	mov	r3, r4
 8007548:	f803 5f46 	strb.w	r5, [r3, #70]!
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	2301      	movs	r3, #1
 8007550:	e7dc      	b.n	800750c <_sungetc_r+0x34>

08007552 <__ssrefill_r>:
 8007552:	b510      	push	{r4, lr}
 8007554:	460c      	mov	r4, r1
 8007556:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007558:	b169      	cbz	r1, 8007576 <__ssrefill_r+0x24>
 800755a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800755e:	4299      	cmp	r1, r3
 8007560:	d001      	beq.n	8007566 <__ssrefill_r+0x14>
 8007562:	f7ff f9e5 	bl	8006930 <_free_r>
 8007566:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007568:	6063      	str	r3, [r4, #4]
 800756a:	2000      	movs	r0, #0
 800756c:	6360      	str	r0, [r4, #52]	; 0x34
 800756e:	b113      	cbz	r3, 8007576 <__ssrefill_r+0x24>
 8007570:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007572:	6023      	str	r3, [r4, #0]
 8007574:	bd10      	pop	{r4, pc}
 8007576:	6923      	ldr	r3, [r4, #16]
 8007578:	6023      	str	r3, [r4, #0]
 800757a:	2300      	movs	r3, #0
 800757c:	6063      	str	r3, [r4, #4]
 800757e:	89a3      	ldrh	r3, [r4, #12]
 8007580:	f043 0320 	orr.w	r3, r3, #32
 8007584:	81a3      	strh	r3, [r4, #12]
 8007586:	f04f 30ff 	mov.w	r0, #4294967295
 800758a:	e7f3      	b.n	8007574 <__ssrefill_r+0x22>

0800758c <__ssvfiscanf_r>:
 800758c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007590:	460c      	mov	r4, r1
 8007592:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007596:	2100      	movs	r1, #0
 8007598:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800759c:	49a6      	ldr	r1, [pc, #664]	; (8007838 <__ssvfiscanf_r+0x2ac>)
 800759e:	91a0      	str	r1, [sp, #640]	; 0x280
 80075a0:	f10d 0804 	add.w	r8, sp, #4
 80075a4:	49a5      	ldr	r1, [pc, #660]	; (800783c <__ssvfiscanf_r+0x2b0>)
 80075a6:	4fa6      	ldr	r7, [pc, #664]	; (8007840 <__ssvfiscanf_r+0x2b4>)
 80075a8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007844 <__ssvfiscanf_r+0x2b8>
 80075ac:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80075b0:	4606      	mov	r6, r0
 80075b2:	91a1      	str	r1, [sp, #644]	; 0x284
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	7813      	ldrb	r3, [r2, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 815a 	beq.w	8007872 <__ssvfiscanf_r+0x2e6>
 80075be:	5cf9      	ldrb	r1, [r7, r3]
 80075c0:	f011 0108 	ands.w	r1, r1, #8
 80075c4:	f102 0501 	add.w	r5, r2, #1
 80075c8:	d019      	beq.n	80075fe <__ssvfiscanf_r+0x72>
 80075ca:	6863      	ldr	r3, [r4, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dd0f      	ble.n	80075f0 <__ssvfiscanf_r+0x64>
 80075d0:	6823      	ldr	r3, [r4, #0]
 80075d2:	781a      	ldrb	r2, [r3, #0]
 80075d4:	5cba      	ldrb	r2, [r7, r2]
 80075d6:	0712      	lsls	r2, r2, #28
 80075d8:	d401      	bmi.n	80075de <__ssvfiscanf_r+0x52>
 80075da:	462a      	mov	r2, r5
 80075dc:	e7eb      	b.n	80075b6 <__ssvfiscanf_r+0x2a>
 80075de:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80075e0:	3201      	adds	r2, #1
 80075e2:	9245      	str	r2, [sp, #276]	; 0x114
 80075e4:	6862      	ldr	r2, [r4, #4]
 80075e6:	3301      	adds	r3, #1
 80075e8:	3a01      	subs	r2, #1
 80075ea:	6062      	str	r2, [r4, #4]
 80075ec:	6023      	str	r3, [r4, #0]
 80075ee:	e7ec      	b.n	80075ca <__ssvfiscanf_r+0x3e>
 80075f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80075f2:	4621      	mov	r1, r4
 80075f4:	4630      	mov	r0, r6
 80075f6:	4798      	blx	r3
 80075f8:	2800      	cmp	r0, #0
 80075fa:	d0e9      	beq.n	80075d0 <__ssvfiscanf_r+0x44>
 80075fc:	e7ed      	b.n	80075da <__ssvfiscanf_r+0x4e>
 80075fe:	2b25      	cmp	r3, #37	; 0x25
 8007600:	d012      	beq.n	8007628 <__ssvfiscanf_r+0x9c>
 8007602:	469a      	mov	sl, r3
 8007604:	6863      	ldr	r3, [r4, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	f340 8091 	ble.w	800772e <__ssvfiscanf_r+0x1a2>
 800760c:	6822      	ldr	r2, [r4, #0]
 800760e:	7813      	ldrb	r3, [r2, #0]
 8007610:	4553      	cmp	r3, sl
 8007612:	f040 812e 	bne.w	8007872 <__ssvfiscanf_r+0x2e6>
 8007616:	6863      	ldr	r3, [r4, #4]
 8007618:	3b01      	subs	r3, #1
 800761a:	6063      	str	r3, [r4, #4]
 800761c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800761e:	3201      	adds	r2, #1
 8007620:	3301      	adds	r3, #1
 8007622:	6022      	str	r2, [r4, #0]
 8007624:	9345      	str	r3, [sp, #276]	; 0x114
 8007626:	e7d8      	b.n	80075da <__ssvfiscanf_r+0x4e>
 8007628:	9141      	str	r1, [sp, #260]	; 0x104
 800762a:	9143      	str	r1, [sp, #268]	; 0x10c
 800762c:	7853      	ldrb	r3, [r2, #1]
 800762e:	2b2a      	cmp	r3, #42	; 0x2a
 8007630:	bf02      	ittt	eq
 8007632:	2310      	moveq	r3, #16
 8007634:	1c95      	addeq	r5, r2, #2
 8007636:	9341      	streq	r3, [sp, #260]	; 0x104
 8007638:	220a      	movs	r2, #10
 800763a:	46aa      	mov	sl, r5
 800763c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007640:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007644:	2b09      	cmp	r3, #9
 8007646:	d91c      	bls.n	8007682 <__ssvfiscanf_r+0xf6>
 8007648:	487e      	ldr	r0, [pc, #504]	; (8007844 <__ssvfiscanf_r+0x2b8>)
 800764a:	2203      	movs	r2, #3
 800764c:	f7f8 fdf8 	bl	8000240 <memchr>
 8007650:	b138      	cbz	r0, 8007662 <__ssvfiscanf_r+0xd6>
 8007652:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007654:	eba0 0009 	sub.w	r0, r0, r9
 8007658:	2301      	movs	r3, #1
 800765a:	4083      	lsls	r3, r0
 800765c:	4313      	orrs	r3, r2
 800765e:	9341      	str	r3, [sp, #260]	; 0x104
 8007660:	4655      	mov	r5, sl
 8007662:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007666:	2b78      	cmp	r3, #120	; 0x78
 8007668:	d806      	bhi.n	8007678 <__ssvfiscanf_r+0xec>
 800766a:	2b57      	cmp	r3, #87	; 0x57
 800766c:	d810      	bhi.n	8007690 <__ssvfiscanf_r+0x104>
 800766e:	2b25      	cmp	r3, #37	; 0x25
 8007670:	d0c7      	beq.n	8007602 <__ssvfiscanf_r+0x76>
 8007672:	d857      	bhi.n	8007724 <__ssvfiscanf_r+0x198>
 8007674:	2b00      	cmp	r3, #0
 8007676:	d065      	beq.n	8007744 <__ssvfiscanf_r+0x1b8>
 8007678:	2303      	movs	r3, #3
 800767a:	9347      	str	r3, [sp, #284]	; 0x11c
 800767c:	230a      	movs	r3, #10
 800767e:	9342      	str	r3, [sp, #264]	; 0x108
 8007680:	e076      	b.n	8007770 <__ssvfiscanf_r+0x1e4>
 8007682:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007684:	fb02 1103 	mla	r1, r2, r3, r1
 8007688:	3930      	subs	r1, #48	; 0x30
 800768a:	9143      	str	r1, [sp, #268]	; 0x10c
 800768c:	4655      	mov	r5, sl
 800768e:	e7d4      	b.n	800763a <__ssvfiscanf_r+0xae>
 8007690:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007694:	2a20      	cmp	r2, #32
 8007696:	d8ef      	bhi.n	8007678 <__ssvfiscanf_r+0xec>
 8007698:	a101      	add	r1, pc, #4	; (adr r1, 80076a0 <__ssvfiscanf_r+0x114>)
 800769a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800769e:	bf00      	nop
 80076a0:	08007753 	.word	0x08007753
 80076a4:	08007679 	.word	0x08007679
 80076a8:	08007679 	.word	0x08007679
 80076ac:	080077b1 	.word	0x080077b1
 80076b0:	08007679 	.word	0x08007679
 80076b4:	08007679 	.word	0x08007679
 80076b8:	08007679 	.word	0x08007679
 80076bc:	08007679 	.word	0x08007679
 80076c0:	08007679 	.word	0x08007679
 80076c4:	08007679 	.word	0x08007679
 80076c8:	08007679 	.word	0x08007679
 80076cc:	080077c7 	.word	0x080077c7
 80076d0:	080077ad 	.word	0x080077ad
 80076d4:	0800772b 	.word	0x0800772b
 80076d8:	0800772b 	.word	0x0800772b
 80076dc:	0800772b 	.word	0x0800772b
 80076e0:	08007679 	.word	0x08007679
 80076e4:	08007769 	.word	0x08007769
 80076e8:	08007679 	.word	0x08007679
 80076ec:	08007679 	.word	0x08007679
 80076f0:	08007679 	.word	0x08007679
 80076f4:	08007679 	.word	0x08007679
 80076f8:	080077d7 	.word	0x080077d7
 80076fc:	080077a5 	.word	0x080077a5
 8007700:	0800774b 	.word	0x0800774b
 8007704:	08007679 	.word	0x08007679
 8007708:	08007679 	.word	0x08007679
 800770c:	080077d3 	.word	0x080077d3
 8007710:	08007679 	.word	0x08007679
 8007714:	080077ad 	.word	0x080077ad
 8007718:	08007679 	.word	0x08007679
 800771c:	08007679 	.word	0x08007679
 8007720:	08007753 	.word	0x08007753
 8007724:	3b45      	subs	r3, #69	; 0x45
 8007726:	2b02      	cmp	r3, #2
 8007728:	d8a6      	bhi.n	8007678 <__ssvfiscanf_r+0xec>
 800772a:	2305      	movs	r3, #5
 800772c:	e01f      	b.n	800776e <__ssvfiscanf_r+0x1e2>
 800772e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007730:	4621      	mov	r1, r4
 8007732:	4630      	mov	r0, r6
 8007734:	4798      	blx	r3
 8007736:	2800      	cmp	r0, #0
 8007738:	f43f af68 	beq.w	800760c <__ssvfiscanf_r+0x80>
 800773c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800773e:	2800      	cmp	r0, #0
 8007740:	f040 808d 	bne.w	800785e <__ssvfiscanf_r+0x2d2>
 8007744:	f04f 30ff 	mov.w	r0, #4294967295
 8007748:	e08f      	b.n	800786a <__ssvfiscanf_r+0x2de>
 800774a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800774c:	f042 0220 	orr.w	r2, r2, #32
 8007750:	9241      	str	r2, [sp, #260]	; 0x104
 8007752:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007754:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007758:	9241      	str	r2, [sp, #260]	; 0x104
 800775a:	2210      	movs	r2, #16
 800775c:	2b6f      	cmp	r3, #111	; 0x6f
 800775e:	9242      	str	r2, [sp, #264]	; 0x108
 8007760:	bf34      	ite	cc
 8007762:	2303      	movcc	r3, #3
 8007764:	2304      	movcs	r3, #4
 8007766:	e002      	b.n	800776e <__ssvfiscanf_r+0x1e2>
 8007768:	2300      	movs	r3, #0
 800776a:	9342      	str	r3, [sp, #264]	; 0x108
 800776c:	2303      	movs	r3, #3
 800776e:	9347      	str	r3, [sp, #284]	; 0x11c
 8007770:	6863      	ldr	r3, [r4, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	dd3d      	ble.n	80077f2 <__ssvfiscanf_r+0x266>
 8007776:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007778:	0659      	lsls	r1, r3, #25
 800777a:	d404      	bmi.n	8007786 <__ssvfiscanf_r+0x1fa>
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	781a      	ldrb	r2, [r3, #0]
 8007780:	5cba      	ldrb	r2, [r7, r2]
 8007782:	0712      	lsls	r2, r2, #28
 8007784:	d43c      	bmi.n	8007800 <__ssvfiscanf_r+0x274>
 8007786:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007788:	2b02      	cmp	r3, #2
 800778a:	dc4b      	bgt.n	8007824 <__ssvfiscanf_r+0x298>
 800778c:	466b      	mov	r3, sp
 800778e:	4622      	mov	r2, r4
 8007790:	a941      	add	r1, sp, #260	; 0x104
 8007792:	4630      	mov	r0, r6
 8007794:	f000 f872 	bl	800787c <_scanf_chars>
 8007798:	2801      	cmp	r0, #1
 800779a:	d06a      	beq.n	8007872 <__ssvfiscanf_r+0x2e6>
 800779c:	2802      	cmp	r0, #2
 800779e:	f47f af1c 	bne.w	80075da <__ssvfiscanf_r+0x4e>
 80077a2:	e7cb      	b.n	800773c <__ssvfiscanf_r+0x1b0>
 80077a4:	2308      	movs	r3, #8
 80077a6:	9342      	str	r3, [sp, #264]	; 0x108
 80077a8:	2304      	movs	r3, #4
 80077aa:	e7e0      	b.n	800776e <__ssvfiscanf_r+0x1e2>
 80077ac:	220a      	movs	r2, #10
 80077ae:	e7d5      	b.n	800775c <__ssvfiscanf_r+0x1d0>
 80077b0:	4629      	mov	r1, r5
 80077b2:	4640      	mov	r0, r8
 80077b4:	f000 fa5e 	bl	8007c74 <__sccl>
 80077b8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80077ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077be:	9341      	str	r3, [sp, #260]	; 0x104
 80077c0:	4605      	mov	r5, r0
 80077c2:	2301      	movs	r3, #1
 80077c4:	e7d3      	b.n	800776e <__ssvfiscanf_r+0x1e2>
 80077c6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80077c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077cc:	9341      	str	r3, [sp, #260]	; 0x104
 80077ce:	2300      	movs	r3, #0
 80077d0:	e7cd      	b.n	800776e <__ssvfiscanf_r+0x1e2>
 80077d2:	2302      	movs	r3, #2
 80077d4:	e7cb      	b.n	800776e <__ssvfiscanf_r+0x1e2>
 80077d6:	9841      	ldr	r0, [sp, #260]	; 0x104
 80077d8:	06c3      	lsls	r3, r0, #27
 80077da:	f53f aefe 	bmi.w	80075da <__ssvfiscanf_r+0x4e>
 80077de:	9b00      	ldr	r3, [sp, #0]
 80077e0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80077e2:	1d19      	adds	r1, r3, #4
 80077e4:	9100      	str	r1, [sp, #0]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	07c0      	lsls	r0, r0, #31
 80077ea:	bf4c      	ite	mi
 80077ec:	801a      	strhmi	r2, [r3, #0]
 80077ee:	601a      	strpl	r2, [r3, #0]
 80077f0:	e6f3      	b.n	80075da <__ssvfiscanf_r+0x4e>
 80077f2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80077f4:	4621      	mov	r1, r4
 80077f6:	4630      	mov	r0, r6
 80077f8:	4798      	blx	r3
 80077fa:	2800      	cmp	r0, #0
 80077fc:	d0bb      	beq.n	8007776 <__ssvfiscanf_r+0x1ea>
 80077fe:	e79d      	b.n	800773c <__ssvfiscanf_r+0x1b0>
 8007800:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007802:	3201      	adds	r2, #1
 8007804:	9245      	str	r2, [sp, #276]	; 0x114
 8007806:	6862      	ldr	r2, [r4, #4]
 8007808:	3a01      	subs	r2, #1
 800780a:	2a00      	cmp	r2, #0
 800780c:	6062      	str	r2, [r4, #4]
 800780e:	dd02      	ble.n	8007816 <__ssvfiscanf_r+0x28a>
 8007810:	3301      	adds	r3, #1
 8007812:	6023      	str	r3, [r4, #0]
 8007814:	e7b2      	b.n	800777c <__ssvfiscanf_r+0x1f0>
 8007816:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007818:	4621      	mov	r1, r4
 800781a:	4630      	mov	r0, r6
 800781c:	4798      	blx	r3
 800781e:	2800      	cmp	r0, #0
 8007820:	d0ac      	beq.n	800777c <__ssvfiscanf_r+0x1f0>
 8007822:	e78b      	b.n	800773c <__ssvfiscanf_r+0x1b0>
 8007824:	2b04      	cmp	r3, #4
 8007826:	dc0f      	bgt.n	8007848 <__ssvfiscanf_r+0x2bc>
 8007828:	466b      	mov	r3, sp
 800782a:	4622      	mov	r2, r4
 800782c:	a941      	add	r1, sp, #260	; 0x104
 800782e:	4630      	mov	r0, r6
 8007830:	f000 f87e 	bl	8007930 <_scanf_i>
 8007834:	e7b0      	b.n	8007798 <__ssvfiscanf_r+0x20c>
 8007836:	bf00      	nop
 8007838:	080074d9 	.word	0x080074d9
 800783c:	08007553 	.word	0x08007553
 8007840:	08008b7f 	.word	0x08008b7f
 8007844:	08008b12 	.word	0x08008b12
 8007848:	4b0b      	ldr	r3, [pc, #44]	; (8007878 <__ssvfiscanf_r+0x2ec>)
 800784a:	2b00      	cmp	r3, #0
 800784c:	f43f aec5 	beq.w	80075da <__ssvfiscanf_r+0x4e>
 8007850:	466b      	mov	r3, sp
 8007852:	4622      	mov	r2, r4
 8007854:	a941      	add	r1, sp, #260	; 0x104
 8007856:	4630      	mov	r0, r6
 8007858:	f3af 8000 	nop.w
 800785c:	e79c      	b.n	8007798 <__ssvfiscanf_r+0x20c>
 800785e:	89a3      	ldrh	r3, [r4, #12]
 8007860:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007864:	bf18      	it	ne
 8007866:	f04f 30ff 	movne.w	r0, #4294967295
 800786a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800786e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007872:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007874:	e7f9      	b.n	800786a <__ssvfiscanf_r+0x2de>
 8007876:	bf00      	nop
 8007878:	00000000 	.word	0x00000000

0800787c <_scanf_chars>:
 800787c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007880:	4615      	mov	r5, r2
 8007882:	688a      	ldr	r2, [r1, #8]
 8007884:	4680      	mov	r8, r0
 8007886:	460c      	mov	r4, r1
 8007888:	b932      	cbnz	r2, 8007898 <_scanf_chars+0x1c>
 800788a:	698a      	ldr	r2, [r1, #24]
 800788c:	2a00      	cmp	r2, #0
 800788e:	bf0c      	ite	eq
 8007890:	2201      	moveq	r2, #1
 8007892:	f04f 32ff 	movne.w	r2, #4294967295
 8007896:	608a      	str	r2, [r1, #8]
 8007898:	6822      	ldr	r2, [r4, #0]
 800789a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800792c <_scanf_chars+0xb0>
 800789e:	06d1      	lsls	r1, r2, #27
 80078a0:	bf5f      	itttt	pl
 80078a2:	681a      	ldrpl	r2, [r3, #0]
 80078a4:	1d11      	addpl	r1, r2, #4
 80078a6:	6019      	strpl	r1, [r3, #0]
 80078a8:	6816      	ldrpl	r6, [r2, #0]
 80078aa:	2700      	movs	r7, #0
 80078ac:	69a0      	ldr	r0, [r4, #24]
 80078ae:	b188      	cbz	r0, 80078d4 <_scanf_chars+0x58>
 80078b0:	2801      	cmp	r0, #1
 80078b2:	d107      	bne.n	80078c4 <_scanf_chars+0x48>
 80078b4:	682a      	ldr	r2, [r5, #0]
 80078b6:	7811      	ldrb	r1, [r2, #0]
 80078b8:	6962      	ldr	r2, [r4, #20]
 80078ba:	5c52      	ldrb	r2, [r2, r1]
 80078bc:	b952      	cbnz	r2, 80078d4 <_scanf_chars+0x58>
 80078be:	2f00      	cmp	r7, #0
 80078c0:	d031      	beq.n	8007926 <_scanf_chars+0xaa>
 80078c2:	e022      	b.n	800790a <_scanf_chars+0x8e>
 80078c4:	2802      	cmp	r0, #2
 80078c6:	d120      	bne.n	800790a <_scanf_chars+0x8e>
 80078c8:	682b      	ldr	r3, [r5, #0]
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80078d0:	071b      	lsls	r3, r3, #28
 80078d2:	d41a      	bmi.n	800790a <_scanf_chars+0x8e>
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	06da      	lsls	r2, r3, #27
 80078d8:	bf5e      	ittt	pl
 80078da:	682b      	ldrpl	r3, [r5, #0]
 80078dc:	781b      	ldrbpl	r3, [r3, #0]
 80078de:	f806 3b01 	strbpl.w	r3, [r6], #1
 80078e2:	682a      	ldr	r2, [r5, #0]
 80078e4:	686b      	ldr	r3, [r5, #4]
 80078e6:	3201      	adds	r2, #1
 80078e8:	602a      	str	r2, [r5, #0]
 80078ea:	68a2      	ldr	r2, [r4, #8]
 80078ec:	3b01      	subs	r3, #1
 80078ee:	3a01      	subs	r2, #1
 80078f0:	606b      	str	r3, [r5, #4]
 80078f2:	3701      	adds	r7, #1
 80078f4:	60a2      	str	r2, [r4, #8]
 80078f6:	b142      	cbz	r2, 800790a <_scanf_chars+0x8e>
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	dcd7      	bgt.n	80078ac <_scanf_chars+0x30>
 80078fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007900:	4629      	mov	r1, r5
 8007902:	4640      	mov	r0, r8
 8007904:	4798      	blx	r3
 8007906:	2800      	cmp	r0, #0
 8007908:	d0d0      	beq.n	80078ac <_scanf_chars+0x30>
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	f013 0310 	ands.w	r3, r3, #16
 8007910:	d105      	bne.n	800791e <_scanf_chars+0xa2>
 8007912:	68e2      	ldr	r2, [r4, #12]
 8007914:	3201      	adds	r2, #1
 8007916:	60e2      	str	r2, [r4, #12]
 8007918:	69a2      	ldr	r2, [r4, #24]
 800791a:	b102      	cbz	r2, 800791e <_scanf_chars+0xa2>
 800791c:	7033      	strb	r3, [r6, #0]
 800791e:	6923      	ldr	r3, [r4, #16]
 8007920:	443b      	add	r3, r7
 8007922:	6123      	str	r3, [r4, #16]
 8007924:	2000      	movs	r0, #0
 8007926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800792a:	bf00      	nop
 800792c:	08008b7f 	.word	0x08008b7f

08007930 <_scanf_i>:
 8007930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007934:	4698      	mov	r8, r3
 8007936:	4b74      	ldr	r3, [pc, #464]	; (8007b08 <_scanf_i+0x1d8>)
 8007938:	460c      	mov	r4, r1
 800793a:	4682      	mov	sl, r0
 800793c:	4616      	mov	r6, r2
 800793e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007942:	b087      	sub	sp, #28
 8007944:	ab03      	add	r3, sp, #12
 8007946:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800794a:	4b70      	ldr	r3, [pc, #448]	; (8007b0c <_scanf_i+0x1dc>)
 800794c:	69a1      	ldr	r1, [r4, #24]
 800794e:	4a70      	ldr	r2, [pc, #448]	; (8007b10 <_scanf_i+0x1e0>)
 8007950:	2903      	cmp	r1, #3
 8007952:	bf18      	it	ne
 8007954:	461a      	movne	r2, r3
 8007956:	68a3      	ldr	r3, [r4, #8]
 8007958:	9201      	str	r2, [sp, #4]
 800795a:	1e5a      	subs	r2, r3, #1
 800795c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007960:	bf88      	it	hi
 8007962:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007966:	4627      	mov	r7, r4
 8007968:	bf82      	ittt	hi
 800796a:	eb03 0905 	addhi.w	r9, r3, r5
 800796e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007972:	60a3      	strhi	r3, [r4, #8]
 8007974:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007978:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800797c:	bf98      	it	ls
 800797e:	f04f 0900 	movls.w	r9, #0
 8007982:	6023      	str	r3, [r4, #0]
 8007984:	463d      	mov	r5, r7
 8007986:	f04f 0b00 	mov.w	fp, #0
 800798a:	6831      	ldr	r1, [r6, #0]
 800798c:	ab03      	add	r3, sp, #12
 800798e:	7809      	ldrb	r1, [r1, #0]
 8007990:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007994:	2202      	movs	r2, #2
 8007996:	f7f8 fc53 	bl	8000240 <memchr>
 800799a:	b328      	cbz	r0, 80079e8 <_scanf_i+0xb8>
 800799c:	f1bb 0f01 	cmp.w	fp, #1
 80079a0:	d159      	bne.n	8007a56 <_scanf_i+0x126>
 80079a2:	6862      	ldr	r2, [r4, #4]
 80079a4:	b92a      	cbnz	r2, 80079b2 <_scanf_i+0x82>
 80079a6:	6822      	ldr	r2, [r4, #0]
 80079a8:	2308      	movs	r3, #8
 80079aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079ae:	6063      	str	r3, [r4, #4]
 80079b0:	6022      	str	r2, [r4, #0]
 80079b2:	6822      	ldr	r2, [r4, #0]
 80079b4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80079b8:	6022      	str	r2, [r4, #0]
 80079ba:	68a2      	ldr	r2, [r4, #8]
 80079bc:	1e51      	subs	r1, r2, #1
 80079be:	60a1      	str	r1, [r4, #8]
 80079c0:	b192      	cbz	r2, 80079e8 <_scanf_i+0xb8>
 80079c2:	6832      	ldr	r2, [r6, #0]
 80079c4:	1c51      	adds	r1, r2, #1
 80079c6:	6031      	str	r1, [r6, #0]
 80079c8:	7812      	ldrb	r2, [r2, #0]
 80079ca:	f805 2b01 	strb.w	r2, [r5], #1
 80079ce:	6872      	ldr	r2, [r6, #4]
 80079d0:	3a01      	subs	r2, #1
 80079d2:	2a00      	cmp	r2, #0
 80079d4:	6072      	str	r2, [r6, #4]
 80079d6:	dc07      	bgt.n	80079e8 <_scanf_i+0xb8>
 80079d8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80079dc:	4631      	mov	r1, r6
 80079de:	4650      	mov	r0, sl
 80079e0:	4790      	blx	r2
 80079e2:	2800      	cmp	r0, #0
 80079e4:	f040 8085 	bne.w	8007af2 <_scanf_i+0x1c2>
 80079e8:	f10b 0b01 	add.w	fp, fp, #1
 80079ec:	f1bb 0f03 	cmp.w	fp, #3
 80079f0:	d1cb      	bne.n	800798a <_scanf_i+0x5a>
 80079f2:	6863      	ldr	r3, [r4, #4]
 80079f4:	b90b      	cbnz	r3, 80079fa <_scanf_i+0xca>
 80079f6:	230a      	movs	r3, #10
 80079f8:	6063      	str	r3, [r4, #4]
 80079fa:	6863      	ldr	r3, [r4, #4]
 80079fc:	4945      	ldr	r1, [pc, #276]	; (8007b14 <_scanf_i+0x1e4>)
 80079fe:	6960      	ldr	r0, [r4, #20]
 8007a00:	1ac9      	subs	r1, r1, r3
 8007a02:	f000 f937 	bl	8007c74 <__sccl>
 8007a06:	f04f 0b00 	mov.w	fp, #0
 8007a0a:	68a3      	ldr	r3, [r4, #8]
 8007a0c:	6822      	ldr	r2, [r4, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d03d      	beq.n	8007a8e <_scanf_i+0x15e>
 8007a12:	6831      	ldr	r1, [r6, #0]
 8007a14:	6960      	ldr	r0, [r4, #20]
 8007a16:	f891 c000 	ldrb.w	ip, [r1]
 8007a1a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d035      	beq.n	8007a8e <_scanf_i+0x15e>
 8007a22:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007a26:	d124      	bne.n	8007a72 <_scanf_i+0x142>
 8007a28:	0510      	lsls	r0, r2, #20
 8007a2a:	d522      	bpl.n	8007a72 <_scanf_i+0x142>
 8007a2c:	f10b 0b01 	add.w	fp, fp, #1
 8007a30:	f1b9 0f00 	cmp.w	r9, #0
 8007a34:	d003      	beq.n	8007a3e <_scanf_i+0x10e>
 8007a36:	3301      	adds	r3, #1
 8007a38:	f109 39ff 	add.w	r9, r9, #4294967295
 8007a3c:	60a3      	str	r3, [r4, #8]
 8007a3e:	6873      	ldr	r3, [r6, #4]
 8007a40:	3b01      	subs	r3, #1
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	6073      	str	r3, [r6, #4]
 8007a46:	dd1b      	ble.n	8007a80 <_scanf_i+0x150>
 8007a48:	6833      	ldr	r3, [r6, #0]
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	6033      	str	r3, [r6, #0]
 8007a4e:	68a3      	ldr	r3, [r4, #8]
 8007a50:	3b01      	subs	r3, #1
 8007a52:	60a3      	str	r3, [r4, #8]
 8007a54:	e7d9      	b.n	8007a0a <_scanf_i+0xda>
 8007a56:	f1bb 0f02 	cmp.w	fp, #2
 8007a5a:	d1ae      	bne.n	80079ba <_scanf_i+0x8a>
 8007a5c:	6822      	ldr	r2, [r4, #0]
 8007a5e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007a62:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007a66:	d1bf      	bne.n	80079e8 <_scanf_i+0xb8>
 8007a68:	2310      	movs	r3, #16
 8007a6a:	6063      	str	r3, [r4, #4]
 8007a6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a70:	e7a2      	b.n	80079b8 <_scanf_i+0x88>
 8007a72:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8007a76:	6022      	str	r2, [r4, #0]
 8007a78:	780b      	ldrb	r3, [r1, #0]
 8007a7a:	f805 3b01 	strb.w	r3, [r5], #1
 8007a7e:	e7de      	b.n	8007a3e <_scanf_i+0x10e>
 8007a80:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007a84:	4631      	mov	r1, r6
 8007a86:	4650      	mov	r0, sl
 8007a88:	4798      	blx	r3
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	d0df      	beq.n	8007a4e <_scanf_i+0x11e>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	05d9      	lsls	r1, r3, #23
 8007a92:	d50d      	bpl.n	8007ab0 <_scanf_i+0x180>
 8007a94:	42bd      	cmp	r5, r7
 8007a96:	d909      	bls.n	8007aac <_scanf_i+0x17c>
 8007a98:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007a9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007aa0:	4632      	mov	r2, r6
 8007aa2:	4650      	mov	r0, sl
 8007aa4:	4798      	blx	r3
 8007aa6:	f105 39ff 	add.w	r9, r5, #4294967295
 8007aaa:	464d      	mov	r5, r9
 8007aac:	42bd      	cmp	r5, r7
 8007aae:	d028      	beq.n	8007b02 <_scanf_i+0x1d2>
 8007ab0:	6822      	ldr	r2, [r4, #0]
 8007ab2:	f012 0210 	ands.w	r2, r2, #16
 8007ab6:	d113      	bne.n	8007ae0 <_scanf_i+0x1b0>
 8007ab8:	702a      	strb	r2, [r5, #0]
 8007aba:	6863      	ldr	r3, [r4, #4]
 8007abc:	9e01      	ldr	r6, [sp, #4]
 8007abe:	4639      	mov	r1, r7
 8007ac0:	4650      	mov	r0, sl
 8007ac2:	47b0      	blx	r6
 8007ac4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ac8:	6821      	ldr	r1, [r4, #0]
 8007aca:	1d1a      	adds	r2, r3, #4
 8007acc:	f8c8 2000 	str.w	r2, [r8]
 8007ad0:	f011 0f20 	tst.w	r1, #32
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	d00f      	beq.n	8007af8 <_scanf_i+0x1c8>
 8007ad8:	6018      	str	r0, [r3, #0]
 8007ada:	68e3      	ldr	r3, [r4, #12]
 8007adc:	3301      	adds	r3, #1
 8007ade:	60e3      	str	r3, [r4, #12]
 8007ae0:	6923      	ldr	r3, [r4, #16]
 8007ae2:	1bed      	subs	r5, r5, r7
 8007ae4:	445d      	add	r5, fp
 8007ae6:	442b      	add	r3, r5
 8007ae8:	6123      	str	r3, [r4, #16]
 8007aea:	2000      	movs	r0, #0
 8007aec:	b007      	add	sp, #28
 8007aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af2:	f04f 0b00 	mov.w	fp, #0
 8007af6:	e7ca      	b.n	8007a8e <_scanf_i+0x15e>
 8007af8:	07ca      	lsls	r2, r1, #31
 8007afa:	bf4c      	ite	mi
 8007afc:	8018      	strhmi	r0, [r3, #0]
 8007afe:	6018      	strpl	r0, [r3, #0]
 8007b00:	e7eb      	b.n	8007ada <_scanf_i+0x1aa>
 8007b02:	2001      	movs	r0, #1
 8007b04:	e7f2      	b.n	8007aec <_scanf_i+0x1bc>
 8007b06:	bf00      	nop
 8007b08:	08008694 	.word	0x08008694
 8007b0c:	080080a5 	.word	0x080080a5
 8007b10:	08007fbd 	.word	0x08007fbd
 8007b14:	08008b2d 	.word	0x08008b2d

08007b18 <__sflush_r>:
 8007b18:	898a      	ldrh	r2, [r1, #12]
 8007b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1e:	4605      	mov	r5, r0
 8007b20:	0710      	lsls	r0, r2, #28
 8007b22:	460c      	mov	r4, r1
 8007b24:	d458      	bmi.n	8007bd8 <__sflush_r+0xc0>
 8007b26:	684b      	ldr	r3, [r1, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	dc05      	bgt.n	8007b38 <__sflush_r+0x20>
 8007b2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	dc02      	bgt.n	8007b38 <__sflush_r+0x20>
 8007b32:	2000      	movs	r0, #0
 8007b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b3a:	2e00      	cmp	r6, #0
 8007b3c:	d0f9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b44:	682f      	ldr	r7, [r5, #0]
 8007b46:	6a21      	ldr	r1, [r4, #32]
 8007b48:	602b      	str	r3, [r5, #0]
 8007b4a:	d032      	beq.n	8007bb2 <__sflush_r+0x9a>
 8007b4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	075a      	lsls	r2, r3, #29
 8007b52:	d505      	bpl.n	8007b60 <__sflush_r+0x48>
 8007b54:	6863      	ldr	r3, [r4, #4]
 8007b56:	1ac0      	subs	r0, r0, r3
 8007b58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b5a:	b10b      	cbz	r3, 8007b60 <__sflush_r+0x48>
 8007b5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b5e:	1ac0      	subs	r0, r0, r3
 8007b60:	2300      	movs	r3, #0
 8007b62:	4602      	mov	r2, r0
 8007b64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b66:	6a21      	ldr	r1, [r4, #32]
 8007b68:	4628      	mov	r0, r5
 8007b6a:	47b0      	blx	r6
 8007b6c:	1c43      	adds	r3, r0, #1
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	d106      	bne.n	8007b80 <__sflush_r+0x68>
 8007b72:	6829      	ldr	r1, [r5, #0]
 8007b74:	291d      	cmp	r1, #29
 8007b76:	d82b      	bhi.n	8007bd0 <__sflush_r+0xb8>
 8007b78:	4a29      	ldr	r2, [pc, #164]	; (8007c20 <__sflush_r+0x108>)
 8007b7a:	410a      	asrs	r2, r1
 8007b7c:	07d6      	lsls	r6, r2, #31
 8007b7e:	d427      	bmi.n	8007bd0 <__sflush_r+0xb8>
 8007b80:	2200      	movs	r2, #0
 8007b82:	6062      	str	r2, [r4, #4]
 8007b84:	04d9      	lsls	r1, r3, #19
 8007b86:	6922      	ldr	r2, [r4, #16]
 8007b88:	6022      	str	r2, [r4, #0]
 8007b8a:	d504      	bpl.n	8007b96 <__sflush_r+0x7e>
 8007b8c:	1c42      	adds	r2, r0, #1
 8007b8e:	d101      	bne.n	8007b94 <__sflush_r+0x7c>
 8007b90:	682b      	ldr	r3, [r5, #0]
 8007b92:	b903      	cbnz	r3, 8007b96 <__sflush_r+0x7e>
 8007b94:	6560      	str	r0, [r4, #84]	; 0x54
 8007b96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b98:	602f      	str	r7, [r5, #0]
 8007b9a:	2900      	cmp	r1, #0
 8007b9c:	d0c9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007b9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ba2:	4299      	cmp	r1, r3
 8007ba4:	d002      	beq.n	8007bac <__sflush_r+0x94>
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	f7fe fec2 	bl	8006930 <_free_r>
 8007bac:	2000      	movs	r0, #0
 8007bae:	6360      	str	r0, [r4, #52]	; 0x34
 8007bb0:	e7c0      	b.n	8007b34 <__sflush_r+0x1c>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	47b0      	blx	r6
 8007bb8:	1c41      	adds	r1, r0, #1
 8007bba:	d1c8      	bne.n	8007b4e <__sflush_r+0x36>
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d0c5      	beq.n	8007b4e <__sflush_r+0x36>
 8007bc2:	2b1d      	cmp	r3, #29
 8007bc4:	d001      	beq.n	8007bca <__sflush_r+0xb2>
 8007bc6:	2b16      	cmp	r3, #22
 8007bc8:	d101      	bne.n	8007bce <__sflush_r+0xb6>
 8007bca:	602f      	str	r7, [r5, #0]
 8007bcc:	e7b1      	b.n	8007b32 <__sflush_r+0x1a>
 8007bce:	89a3      	ldrh	r3, [r4, #12]
 8007bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bd4:	81a3      	strh	r3, [r4, #12]
 8007bd6:	e7ad      	b.n	8007b34 <__sflush_r+0x1c>
 8007bd8:	690f      	ldr	r7, [r1, #16]
 8007bda:	2f00      	cmp	r7, #0
 8007bdc:	d0a9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007bde:	0793      	lsls	r3, r2, #30
 8007be0:	680e      	ldr	r6, [r1, #0]
 8007be2:	bf08      	it	eq
 8007be4:	694b      	ldreq	r3, [r1, #20]
 8007be6:	600f      	str	r7, [r1, #0]
 8007be8:	bf18      	it	ne
 8007bea:	2300      	movne	r3, #0
 8007bec:	eba6 0807 	sub.w	r8, r6, r7
 8007bf0:	608b      	str	r3, [r1, #8]
 8007bf2:	f1b8 0f00 	cmp.w	r8, #0
 8007bf6:	dd9c      	ble.n	8007b32 <__sflush_r+0x1a>
 8007bf8:	6a21      	ldr	r1, [r4, #32]
 8007bfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007bfc:	4643      	mov	r3, r8
 8007bfe:	463a      	mov	r2, r7
 8007c00:	4628      	mov	r0, r5
 8007c02:	47b0      	blx	r6
 8007c04:	2800      	cmp	r0, #0
 8007c06:	dc06      	bgt.n	8007c16 <__sflush_r+0xfe>
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	f04f 30ff 	mov.w	r0, #4294967295
 8007c14:	e78e      	b.n	8007b34 <__sflush_r+0x1c>
 8007c16:	4407      	add	r7, r0
 8007c18:	eba8 0800 	sub.w	r8, r8, r0
 8007c1c:	e7e9      	b.n	8007bf2 <__sflush_r+0xda>
 8007c1e:	bf00      	nop
 8007c20:	dfbffffe 	.word	0xdfbffffe

08007c24 <_fflush_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	690b      	ldr	r3, [r1, #16]
 8007c28:	4605      	mov	r5, r0
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	b913      	cbnz	r3, 8007c34 <_fflush_r+0x10>
 8007c2e:	2500      	movs	r5, #0
 8007c30:	4628      	mov	r0, r5
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	b118      	cbz	r0, 8007c3e <_fflush_r+0x1a>
 8007c36:	6a03      	ldr	r3, [r0, #32]
 8007c38:	b90b      	cbnz	r3, 8007c3e <_fflush_r+0x1a>
 8007c3a:	f7fd ff3d 	bl	8005ab8 <__sinit>
 8007c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d0f3      	beq.n	8007c2e <_fflush_r+0xa>
 8007c46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c48:	07d0      	lsls	r0, r2, #31
 8007c4a:	d404      	bmi.n	8007c56 <_fflush_r+0x32>
 8007c4c:	0599      	lsls	r1, r3, #22
 8007c4e:	d402      	bmi.n	8007c56 <_fflush_r+0x32>
 8007c50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c52:	f7fe f875 	bl	8005d40 <__retarget_lock_acquire_recursive>
 8007c56:	4628      	mov	r0, r5
 8007c58:	4621      	mov	r1, r4
 8007c5a:	f7ff ff5d 	bl	8007b18 <__sflush_r>
 8007c5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c60:	07da      	lsls	r2, r3, #31
 8007c62:	4605      	mov	r5, r0
 8007c64:	d4e4      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	059b      	lsls	r3, r3, #22
 8007c6a:	d4e1      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c6e:	f7fe f868 	bl	8005d42 <__retarget_lock_release_recursive>
 8007c72:	e7dd      	b.n	8007c30 <_fflush_r+0xc>

08007c74 <__sccl>:
 8007c74:	b570      	push	{r4, r5, r6, lr}
 8007c76:	780b      	ldrb	r3, [r1, #0]
 8007c78:	4604      	mov	r4, r0
 8007c7a:	2b5e      	cmp	r3, #94	; 0x5e
 8007c7c:	bf0b      	itete	eq
 8007c7e:	784b      	ldrbeq	r3, [r1, #1]
 8007c80:	1c4a      	addne	r2, r1, #1
 8007c82:	1c8a      	addeq	r2, r1, #2
 8007c84:	2100      	movne	r1, #0
 8007c86:	bf08      	it	eq
 8007c88:	2101      	moveq	r1, #1
 8007c8a:	3801      	subs	r0, #1
 8007c8c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007c90:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007c94:	42a8      	cmp	r0, r5
 8007c96:	d1fb      	bne.n	8007c90 <__sccl+0x1c>
 8007c98:	b90b      	cbnz	r3, 8007c9e <__sccl+0x2a>
 8007c9a:	1e50      	subs	r0, r2, #1
 8007c9c:	bd70      	pop	{r4, r5, r6, pc}
 8007c9e:	f081 0101 	eor.w	r1, r1, #1
 8007ca2:	54e1      	strb	r1, [r4, r3]
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007cac:	2d2d      	cmp	r5, #45	; 0x2d
 8007cae:	d005      	beq.n	8007cbc <__sccl+0x48>
 8007cb0:	2d5d      	cmp	r5, #93	; 0x5d
 8007cb2:	d016      	beq.n	8007ce2 <__sccl+0x6e>
 8007cb4:	2d00      	cmp	r5, #0
 8007cb6:	d0f1      	beq.n	8007c9c <__sccl+0x28>
 8007cb8:	462b      	mov	r3, r5
 8007cba:	e7f2      	b.n	8007ca2 <__sccl+0x2e>
 8007cbc:	7846      	ldrb	r6, [r0, #1]
 8007cbe:	2e5d      	cmp	r6, #93	; 0x5d
 8007cc0:	d0fa      	beq.n	8007cb8 <__sccl+0x44>
 8007cc2:	42b3      	cmp	r3, r6
 8007cc4:	dcf8      	bgt.n	8007cb8 <__sccl+0x44>
 8007cc6:	3002      	adds	r0, #2
 8007cc8:	461a      	mov	r2, r3
 8007cca:	3201      	adds	r2, #1
 8007ccc:	4296      	cmp	r6, r2
 8007cce:	54a1      	strb	r1, [r4, r2]
 8007cd0:	dcfb      	bgt.n	8007cca <__sccl+0x56>
 8007cd2:	1af2      	subs	r2, r6, r3
 8007cd4:	3a01      	subs	r2, #1
 8007cd6:	1c5d      	adds	r5, r3, #1
 8007cd8:	42b3      	cmp	r3, r6
 8007cda:	bfa8      	it	ge
 8007cdc:	2200      	movge	r2, #0
 8007cde:	18ab      	adds	r3, r5, r2
 8007ce0:	e7e1      	b.n	8007ca6 <__sccl+0x32>
 8007ce2:	4610      	mov	r0, r2
 8007ce4:	e7da      	b.n	8007c9c <__sccl+0x28>

08007ce6 <__submore>:
 8007ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cea:	460c      	mov	r4, r1
 8007cec:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007cee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cf2:	4299      	cmp	r1, r3
 8007cf4:	d11d      	bne.n	8007d32 <__submore+0x4c>
 8007cf6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007cfa:	f7fe fe8d 	bl	8006a18 <_malloc_r>
 8007cfe:	b918      	cbnz	r0, 8007d08 <__submore+0x22>
 8007d00:	f04f 30ff 	mov.w	r0, #4294967295
 8007d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d0c:	63a3      	str	r3, [r4, #56]	; 0x38
 8007d0e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007d12:	6360      	str	r0, [r4, #52]	; 0x34
 8007d14:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007d18:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007d1c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8007d20:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007d24:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007d28:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007d2c:	6020      	str	r0, [r4, #0]
 8007d2e:	2000      	movs	r0, #0
 8007d30:	e7e8      	b.n	8007d04 <__submore+0x1e>
 8007d32:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007d34:	0077      	lsls	r7, r6, #1
 8007d36:	463a      	mov	r2, r7
 8007d38:	f000 f88e 	bl	8007e58 <_realloc_r>
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d0de      	beq.n	8007d00 <__submore+0x1a>
 8007d42:	eb00 0806 	add.w	r8, r0, r6
 8007d46:	4601      	mov	r1, r0
 8007d48:	4632      	mov	r2, r6
 8007d4a:	4640      	mov	r0, r8
 8007d4c:	f000 f830 	bl	8007db0 <memcpy>
 8007d50:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8007d54:	f8c4 8000 	str.w	r8, [r4]
 8007d58:	e7e9      	b.n	8007d2e <__submore+0x48>

08007d5a <memmove>:
 8007d5a:	4288      	cmp	r0, r1
 8007d5c:	b510      	push	{r4, lr}
 8007d5e:	eb01 0402 	add.w	r4, r1, r2
 8007d62:	d902      	bls.n	8007d6a <memmove+0x10>
 8007d64:	4284      	cmp	r4, r0
 8007d66:	4623      	mov	r3, r4
 8007d68:	d807      	bhi.n	8007d7a <memmove+0x20>
 8007d6a:	1e43      	subs	r3, r0, #1
 8007d6c:	42a1      	cmp	r1, r4
 8007d6e:	d008      	beq.n	8007d82 <memmove+0x28>
 8007d70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d74:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d78:	e7f8      	b.n	8007d6c <memmove+0x12>
 8007d7a:	4402      	add	r2, r0
 8007d7c:	4601      	mov	r1, r0
 8007d7e:	428a      	cmp	r2, r1
 8007d80:	d100      	bne.n	8007d84 <memmove+0x2a>
 8007d82:	bd10      	pop	{r4, pc}
 8007d84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d88:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d8c:	e7f7      	b.n	8007d7e <memmove+0x24>
	...

08007d90 <_sbrk_r>:
 8007d90:	b538      	push	{r3, r4, r5, lr}
 8007d92:	4d06      	ldr	r5, [pc, #24]	; (8007dac <_sbrk_r+0x1c>)
 8007d94:	2300      	movs	r3, #0
 8007d96:	4604      	mov	r4, r0
 8007d98:	4608      	mov	r0, r1
 8007d9a:	602b      	str	r3, [r5, #0]
 8007d9c:	f7f9 fa46 	bl	800122c <_sbrk>
 8007da0:	1c43      	adds	r3, r0, #1
 8007da2:	d102      	bne.n	8007daa <_sbrk_r+0x1a>
 8007da4:	682b      	ldr	r3, [r5, #0]
 8007da6:	b103      	cbz	r3, 8007daa <_sbrk_r+0x1a>
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	bd38      	pop	{r3, r4, r5, pc}
 8007dac:	200005b8 	.word	0x200005b8

08007db0 <memcpy>:
 8007db0:	440a      	add	r2, r1
 8007db2:	4291      	cmp	r1, r2
 8007db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007db8:	d100      	bne.n	8007dbc <memcpy+0xc>
 8007dba:	4770      	bx	lr
 8007dbc:	b510      	push	{r4, lr}
 8007dbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dc6:	4291      	cmp	r1, r2
 8007dc8:	d1f9      	bne.n	8007dbe <memcpy+0xe>
 8007dca:	bd10      	pop	{r4, pc}

08007dcc <__assert_func>:
 8007dcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007dce:	4614      	mov	r4, r2
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	4b09      	ldr	r3, [pc, #36]	; (8007df8 <__assert_func+0x2c>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4605      	mov	r5, r0
 8007dd8:	68d8      	ldr	r0, [r3, #12]
 8007dda:	b14c      	cbz	r4, 8007df0 <__assert_func+0x24>
 8007ddc:	4b07      	ldr	r3, [pc, #28]	; (8007dfc <__assert_func+0x30>)
 8007dde:	9100      	str	r1, [sp, #0]
 8007de0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007de4:	4906      	ldr	r1, [pc, #24]	; (8007e00 <__assert_func+0x34>)
 8007de6:	462b      	mov	r3, r5
 8007de8:	f000 f96c 	bl	80080c4 <fiprintf>
 8007dec:	f000 f97c 	bl	80080e8 <abort>
 8007df0:	4b04      	ldr	r3, [pc, #16]	; (8007e04 <__assert_func+0x38>)
 8007df2:	461c      	mov	r4, r3
 8007df4:	e7f3      	b.n	8007dde <__assert_func+0x12>
 8007df6:	bf00      	nop
 8007df8:	20000068 	.word	0x20000068
 8007dfc:	08008b42 	.word	0x08008b42
 8007e00:	08008b4f 	.word	0x08008b4f
 8007e04:	08008b7d 	.word	0x08008b7d

08007e08 <_calloc_r>:
 8007e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e0a:	fba1 2402 	umull	r2, r4, r1, r2
 8007e0e:	b94c      	cbnz	r4, 8007e24 <_calloc_r+0x1c>
 8007e10:	4611      	mov	r1, r2
 8007e12:	9201      	str	r2, [sp, #4]
 8007e14:	f7fe fe00 	bl	8006a18 <_malloc_r>
 8007e18:	9a01      	ldr	r2, [sp, #4]
 8007e1a:	4605      	mov	r5, r0
 8007e1c:	b930      	cbnz	r0, 8007e2c <_calloc_r+0x24>
 8007e1e:	4628      	mov	r0, r5
 8007e20:	b003      	add	sp, #12
 8007e22:	bd30      	pop	{r4, r5, pc}
 8007e24:	220c      	movs	r2, #12
 8007e26:	6002      	str	r2, [r0, #0]
 8007e28:	2500      	movs	r5, #0
 8007e2a:	e7f8      	b.n	8007e1e <_calloc_r+0x16>
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	f7fd ff0a 	bl	8005c46 <memset>
 8007e32:	e7f4      	b.n	8007e1e <_calloc_r+0x16>

08007e34 <__ascii_mbtowc>:
 8007e34:	b082      	sub	sp, #8
 8007e36:	b901      	cbnz	r1, 8007e3a <__ascii_mbtowc+0x6>
 8007e38:	a901      	add	r1, sp, #4
 8007e3a:	b142      	cbz	r2, 8007e4e <__ascii_mbtowc+0x1a>
 8007e3c:	b14b      	cbz	r3, 8007e52 <__ascii_mbtowc+0x1e>
 8007e3e:	7813      	ldrb	r3, [r2, #0]
 8007e40:	600b      	str	r3, [r1, #0]
 8007e42:	7812      	ldrb	r2, [r2, #0]
 8007e44:	1e10      	subs	r0, r2, #0
 8007e46:	bf18      	it	ne
 8007e48:	2001      	movne	r0, #1
 8007e4a:	b002      	add	sp, #8
 8007e4c:	4770      	bx	lr
 8007e4e:	4610      	mov	r0, r2
 8007e50:	e7fb      	b.n	8007e4a <__ascii_mbtowc+0x16>
 8007e52:	f06f 0001 	mvn.w	r0, #1
 8007e56:	e7f8      	b.n	8007e4a <__ascii_mbtowc+0x16>

08007e58 <_realloc_r>:
 8007e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e5c:	4680      	mov	r8, r0
 8007e5e:	4614      	mov	r4, r2
 8007e60:	460e      	mov	r6, r1
 8007e62:	b921      	cbnz	r1, 8007e6e <_realloc_r+0x16>
 8007e64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e68:	4611      	mov	r1, r2
 8007e6a:	f7fe bdd5 	b.w	8006a18 <_malloc_r>
 8007e6e:	b92a      	cbnz	r2, 8007e7c <_realloc_r+0x24>
 8007e70:	f7fe fd5e 	bl	8006930 <_free_r>
 8007e74:	4625      	mov	r5, r4
 8007e76:	4628      	mov	r0, r5
 8007e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e7c:	f000 f93b 	bl	80080f6 <_malloc_usable_size_r>
 8007e80:	4284      	cmp	r4, r0
 8007e82:	4607      	mov	r7, r0
 8007e84:	d802      	bhi.n	8007e8c <_realloc_r+0x34>
 8007e86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e8a:	d812      	bhi.n	8007eb2 <_realloc_r+0x5a>
 8007e8c:	4621      	mov	r1, r4
 8007e8e:	4640      	mov	r0, r8
 8007e90:	f7fe fdc2 	bl	8006a18 <_malloc_r>
 8007e94:	4605      	mov	r5, r0
 8007e96:	2800      	cmp	r0, #0
 8007e98:	d0ed      	beq.n	8007e76 <_realloc_r+0x1e>
 8007e9a:	42bc      	cmp	r4, r7
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	4631      	mov	r1, r6
 8007ea0:	bf28      	it	cs
 8007ea2:	463a      	movcs	r2, r7
 8007ea4:	f7ff ff84 	bl	8007db0 <memcpy>
 8007ea8:	4631      	mov	r1, r6
 8007eaa:	4640      	mov	r0, r8
 8007eac:	f7fe fd40 	bl	8006930 <_free_r>
 8007eb0:	e7e1      	b.n	8007e76 <_realloc_r+0x1e>
 8007eb2:	4635      	mov	r5, r6
 8007eb4:	e7df      	b.n	8007e76 <_realloc_r+0x1e>
	...

08007eb8 <_strtol_l.constprop.0>:
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebe:	d001      	beq.n	8007ec4 <_strtol_l.constprop.0+0xc>
 8007ec0:	2b24      	cmp	r3, #36	; 0x24
 8007ec2:	d906      	bls.n	8007ed2 <_strtol_l.constprop.0+0x1a>
 8007ec4:	f7fd ff12 	bl	8005cec <__errno>
 8007ec8:	2316      	movs	r3, #22
 8007eca:	6003      	str	r3, [r0, #0]
 8007ecc:	2000      	movs	r0, #0
 8007ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007fb8 <_strtol_l.constprop.0+0x100>
 8007ed6:	460d      	mov	r5, r1
 8007ed8:	462e      	mov	r6, r5
 8007eda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ede:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007ee2:	f017 0708 	ands.w	r7, r7, #8
 8007ee6:	d1f7      	bne.n	8007ed8 <_strtol_l.constprop.0+0x20>
 8007ee8:	2c2d      	cmp	r4, #45	; 0x2d
 8007eea:	d132      	bne.n	8007f52 <_strtol_l.constprop.0+0x9a>
 8007eec:	782c      	ldrb	r4, [r5, #0]
 8007eee:	2701      	movs	r7, #1
 8007ef0:	1cb5      	adds	r5, r6, #2
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d05b      	beq.n	8007fae <_strtol_l.constprop.0+0xf6>
 8007ef6:	2b10      	cmp	r3, #16
 8007ef8:	d109      	bne.n	8007f0e <_strtol_l.constprop.0+0x56>
 8007efa:	2c30      	cmp	r4, #48	; 0x30
 8007efc:	d107      	bne.n	8007f0e <_strtol_l.constprop.0+0x56>
 8007efe:	782c      	ldrb	r4, [r5, #0]
 8007f00:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007f04:	2c58      	cmp	r4, #88	; 0x58
 8007f06:	d14d      	bne.n	8007fa4 <_strtol_l.constprop.0+0xec>
 8007f08:	786c      	ldrb	r4, [r5, #1]
 8007f0a:	2310      	movs	r3, #16
 8007f0c:	3502      	adds	r5, #2
 8007f0e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007f12:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f16:	f04f 0e00 	mov.w	lr, #0
 8007f1a:	fbb8 f9f3 	udiv	r9, r8, r3
 8007f1e:	4676      	mov	r6, lr
 8007f20:	fb03 8a19 	mls	sl, r3, r9, r8
 8007f24:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007f28:	f1bc 0f09 	cmp.w	ip, #9
 8007f2c:	d816      	bhi.n	8007f5c <_strtol_l.constprop.0+0xa4>
 8007f2e:	4664      	mov	r4, ip
 8007f30:	42a3      	cmp	r3, r4
 8007f32:	dd24      	ble.n	8007f7e <_strtol_l.constprop.0+0xc6>
 8007f34:	f1be 3fff 	cmp.w	lr, #4294967295
 8007f38:	d008      	beq.n	8007f4c <_strtol_l.constprop.0+0x94>
 8007f3a:	45b1      	cmp	r9, r6
 8007f3c:	d31c      	bcc.n	8007f78 <_strtol_l.constprop.0+0xc0>
 8007f3e:	d101      	bne.n	8007f44 <_strtol_l.constprop.0+0x8c>
 8007f40:	45a2      	cmp	sl, r4
 8007f42:	db19      	blt.n	8007f78 <_strtol_l.constprop.0+0xc0>
 8007f44:	fb06 4603 	mla	r6, r6, r3, r4
 8007f48:	f04f 0e01 	mov.w	lr, #1
 8007f4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f50:	e7e8      	b.n	8007f24 <_strtol_l.constprop.0+0x6c>
 8007f52:	2c2b      	cmp	r4, #43	; 0x2b
 8007f54:	bf04      	itt	eq
 8007f56:	782c      	ldrbeq	r4, [r5, #0]
 8007f58:	1cb5      	addeq	r5, r6, #2
 8007f5a:	e7ca      	b.n	8007ef2 <_strtol_l.constprop.0+0x3a>
 8007f5c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007f60:	f1bc 0f19 	cmp.w	ip, #25
 8007f64:	d801      	bhi.n	8007f6a <_strtol_l.constprop.0+0xb2>
 8007f66:	3c37      	subs	r4, #55	; 0x37
 8007f68:	e7e2      	b.n	8007f30 <_strtol_l.constprop.0+0x78>
 8007f6a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007f6e:	f1bc 0f19 	cmp.w	ip, #25
 8007f72:	d804      	bhi.n	8007f7e <_strtol_l.constprop.0+0xc6>
 8007f74:	3c57      	subs	r4, #87	; 0x57
 8007f76:	e7db      	b.n	8007f30 <_strtol_l.constprop.0+0x78>
 8007f78:	f04f 3eff 	mov.w	lr, #4294967295
 8007f7c:	e7e6      	b.n	8007f4c <_strtol_l.constprop.0+0x94>
 8007f7e:	f1be 3fff 	cmp.w	lr, #4294967295
 8007f82:	d105      	bne.n	8007f90 <_strtol_l.constprop.0+0xd8>
 8007f84:	2322      	movs	r3, #34	; 0x22
 8007f86:	6003      	str	r3, [r0, #0]
 8007f88:	4646      	mov	r6, r8
 8007f8a:	b942      	cbnz	r2, 8007f9e <_strtol_l.constprop.0+0xe6>
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	e79e      	b.n	8007ece <_strtol_l.constprop.0+0x16>
 8007f90:	b107      	cbz	r7, 8007f94 <_strtol_l.constprop.0+0xdc>
 8007f92:	4276      	negs	r6, r6
 8007f94:	2a00      	cmp	r2, #0
 8007f96:	d0f9      	beq.n	8007f8c <_strtol_l.constprop.0+0xd4>
 8007f98:	f1be 0f00 	cmp.w	lr, #0
 8007f9c:	d000      	beq.n	8007fa0 <_strtol_l.constprop.0+0xe8>
 8007f9e:	1e69      	subs	r1, r5, #1
 8007fa0:	6011      	str	r1, [r2, #0]
 8007fa2:	e7f3      	b.n	8007f8c <_strtol_l.constprop.0+0xd4>
 8007fa4:	2430      	movs	r4, #48	; 0x30
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1b1      	bne.n	8007f0e <_strtol_l.constprop.0+0x56>
 8007faa:	2308      	movs	r3, #8
 8007fac:	e7af      	b.n	8007f0e <_strtol_l.constprop.0+0x56>
 8007fae:	2c30      	cmp	r4, #48	; 0x30
 8007fb0:	d0a5      	beq.n	8007efe <_strtol_l.constprop.0+0x46>
 8007fb2:	230a      	movs	r3, #10
 8007fb4:	e7ab      	b.n	8007f0e <_strtol_l.constprop.0+0x56>
 8007fb6:	bf00      	nop
 8007fb8:	08008b7f 	.word	0x08008b7f

08007fbc <_strtol_r>:
 8007fbc:	f7ff bf7c 	b.w	8007eb8 <_strtol_l.constprop.0>

08007fc0 <_strtoul_l.constprop.0>:
 8007fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fc4:	4f36      	ldr	r7, [pc, #216]	; (80080a0 <_strtoul_l.constprop.0+0xe0>)
 8007fc6:	4686      	mov	lr, r0
 8007fc8:	460d      	mov	r5, r1
 8007fca:	4628      	mov	r0, r5
 8007fcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fd0:	5d3e      	ldrb	r6, [r7, r4]
 8007fd2:	f016 0608 	ands.w	r6, r6, #8
 8007fd6:	d1f8      	bne.n	8007fca <_strtoul_l.constprop.0+0xa>
 8007fd8:	2c2d      	cmp	r4, #45	; 0x2d
 8007fda:	d130      	bne.n	800803e <_strtoul_l.constprop.0+0x7e>
 8007fdc:	782c      	ldrb	r4, [r5, #0]
 8007fde:	2601      	movs	r6, #1
 8007fe0:	1c85      	adds	r5, r0, #2
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d057      	beq.n	8008096 <_strtoul_l.constprop.0+0xd6>
 8007fe6:	2b10      	cmp	r3, #16
 8007fe8:	d109      	bne.n	8007ffe <_strtoul_l.constprop.0+0x3e>
 8007fea:	2c30      	cmp	r4, #48	; 0x30
 8007fec:	d107      	bne.n	8007ffe <_strtoul_l.constprop.0+0x3e>
 8007fee:	7828      	ldrb	r0, [r5, #0]
 8007ff0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007ff4:	2858      	cmp	r0, #88	; 0x58
 8007ff6:	d149      	bne.n	800808c <_strtoul_l.constprop.0+0xcc>
 8007ff8:	786c      	ldrb	r4, [r5, #1]
 8007ffa:	2310      	movs	r3, #16
 8007ffc:	3502      	adds	r5, #2
 8007ffe:	f04f 38ff 	mov.w	r8, #4294967295
 8008002:	2700      	movs	r7, #0
 8008004:	fbb8 f8f3 	udiv	r8, r8, r3
 8008008:	fb03 f908 	mul.w	r9, r3, r8
 800800c:	ea6f 0909 	mvn.w	r9, r9
 8008010:	4638      	mov	r0, r7
 8008012:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008016:	f1bc 0f09 	cmp.w	ip, #9
 800801a:	d815      	bhi.n	8008048 <_strtoul_l.constprop.0+0x88>
 800801c:	4664      	mov	r4, ip
 800801e:	42a3      	cmp	r3, r4
 8008020:	dd23      	ble.n	800806a <_strtoul_l.constprop.0+0xaa>
 8008022:	f1b7 3fff 	cmp.w	r7, #4294967295
 8008026:	d007      	beq.n	8008038 <_strtoul_l.constprop.0+0x78>
 8008028:	4580      	cmp	r8, r0
 800802a:	d31b      	bcc.n	8008064 <_strtoul_l.constprop.0+0xa4>
 800802c:	d101      	bne.n	8008032 <_strtoul_l.constprop.0+0x72>
 800802e:	45a1      	cmp	r9, r4
 8008030:	db18      	blt.n	8008064 <_strtoul_l.constprop.0+0xa4>
 8008032:	fb00 4003 	mla	r0, r0, r3, r4
 8008036:	2701      	movs	r7, #1
 8008038:	f815 4b01 	ldrb.w	r4, [r5], #1
 800803c:	e7e9      	b.n	8008012 <_strtoul_l.constprop.0+0x52>
 800803e:	2c2b      	cmp	r4, #43	; 0x2b
 8008040:	bf04      	itt	eq
 8008042:	782c      	ldrbeq	r4, [r5, #0]
 8008044:	1c85      	addeq	r5, r0, #2
 8008046:	e7cc      	b.n	8007fe2 <_strtoul_l.constprop.0+0x22>
 8008048:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800804c:	f1bc 0f19 	cmp.w	ip, #25
 8008050:	d801      	bhi.n	8008056 <_strtoul_l.constprop.0+0x96>
 8008052:	3c37      	subs	r4, #55	; 0x37
 8008054:	e7e3      	b.n	800801e <_strtoul_l.constprop.0+0x5e>
 8008056:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800805a:	f1bc 0f19 	cmp.w	ip, #25
 800805e:	d804      	bhi.n	800806a <_strtoul_l.constprop.0+0xaa>
 8008060:	3c57      	subs	r4, #87	; 0x57
 8008062:	e7dc      	b.n	800801e <_strtoul_l.constprop.0+0x5e>
 8008064:	f04f 37ff 	mov.w	r7, #4294967295
 8008068:	e7e6      	b.n	8008038 <_strtoul_l.constprop.0+0x78>
 800806a:	1c7b      	adds	r3, r7, #1
 800806c:	d106      	bne.n	800807c <_strtoul_l.constprop.0+0xbc>
 800806e:	2322      	movs	r3, #34	; 0x22
 8008070:	f8ce 3000 	str.w	r3, [lr]
 8008074:	4638      	mov	r0, r7
 8008076:	b932      	cbnz	r2, 8008086 <_strtoul_l.constprop.0+0xc6>
 8008078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800807c:	b106      	cbz	r6, 8008080 <_strtoul_l.constprop.0+0xc0>
 800807e:	4240      	negs	r0, r0
 8008080:	2a00      	cmp	r2, #0
 8008082:	d0f9      	beq.n	8008078 <_strtoul_l.constprop.0+0xb8>
 8008084:	b107      	cbz	r7, 8008088 <_strtoul_l.constprop.0+0xc8>
 8008086:	1e69      	subs	r1, r5, #1
 8008088:	6011      	str	r1, [r2, #0]
 800808a:	e7f5      	b.n	8008078 <_strtoul_l.constprop.0+0xb8>
 800808c:	2430      	movs	r4, #48	; 0x30
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1b5      	bne.n	8007ffe <_strtoul_l.constprop.0+0x3e>
 8008092:	2308      	movs	r3, #8
 8008094:	e7b3      	b.n	8007ffe <_strtoul_l.constprop.0+0x3e>
 8008096:	2c30      	cmp	r4, #48	; 0x30
 8008098:	d0a9      	beq.n	8007fee <_strtoul_l.constprop.0+0x2e>
 800809a:	230a      	movs	r3, #10
 800809c:	e7af      	b.n	8007ffe <_strtoul_l.constprop.0+0x3e>
 800809e:	bf00      	nop
 80080a0:	08008b7f 	.word	0x08008b7f

080080a4 <_strtoul_r>:
 80080a4:	f7ff bf8c 	b.w	8007fc0 <_strtoul_l.constprop.0>

080080a8 <__ascii_wctomb>:
 80080a8:	b149      	cbz	r1, 80080be <__ascii_wctomb+0x16>
 80080aa:	2aff      	cmp	r2, #255	; 0xff
 80080ac:	bf85      	ittet	hi
 80080ae:	238a      	movhi	r3, #138	; 0x8a
 80080b0:	6003      	strhi	r3, [r0, #0]
 80080b2:	700a      	strbls	r2, [r1, #0]
 80080b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80080b8:	bf98      	it	ls
 80080ba:	2001      	movls	r0, #1
 80080bc:	4770      	bx	lr
 80080be:	4608      	mov	r0, r1
 80080c0:	4770      	bx	lr
	...

080080c4 <fiprintf>:
 80080c4:	b40e      	push	{r1, r2, r3}
 80080c6:	b503      	push	{r0, r1, lr}
 80080c8:	4601      	mov	r1, r0
 80080ca:	ab03      	add	r3, sp, #12
 80080cc:	4805      	ldr	r0, [pc, #20]	; (80080e4 <fiprintf+0x20>)
 80080ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80080d2:	6800      	ldr	r0, [r0, #0]
 80080d4:	9301      	str	r3, [sp, #4]
 80080d6:	f000 f83f 	bl	8008158 <_vfiprintf_r>
 80080da:	b002      	add	sp, #8
 80080dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80080e0:	b003      	add	sp, #12
 80080e2:	4770      	bx	lr
 80080e4:	20000068 	.word	0x20000068

080080e8 <abort>:
 80080e8:	b508      	push	{r3, lr}
 80080ea:	2006      	movs	r0, #6
 80080ec:	f000 fa0c 	bl	8008508 <raise>
 80080f0:	2001      	movs	r0, #1
 80080f2:	f7f9 f823 	bl	800113c <_exit>

080080f6 <_malloc_usable_size_r>:
 80080f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080fa:	1f18      	subs	r0, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	bfbc      	itt	lt
 8008100:	580b      	ldrlt	r3, [r1, r0]
 8008102:	18c0      	addlt	r0, r0, r3
 8008104:	4770      	bx	lr

08008106 <__sfputc_r>:
 8008106:	6893      	ldr	r3, [r2, #8]
 8008108:	3b01      	subs	r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	b410      	push	{r4}
 800810e:	6093      	str	r3, [r2, #8]
 8008110:	da08      	bge.n	8008124 <__sfputc_r+0x1e>
 8008112:	6994      	ldr	r4, [r2, #24]
 8008114:	42a3      	cmp	r3, r4
 8008116:	db01      	blt.n	800811c <__sfputc_r+0x16>
 8008118:	290a      	cmp	r1, #10
 800811a:	d103      	bne.n	8008124 <__sfputc_r+0x1e>
 800811c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008120:	f000 b934 	b.w	800838c <__swbuf_r>
 8008124:	6813      	ldr	r3, [r2, #0]
 8008126:	1c58      	adds	r0, r3, #1
 8008128:	6010      	str	r0, [r2, #0]
 800812a:	7019      	strb	r1, [r3, #0]
 800812c:	4608      	mov	r0, r1
 800812e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008132:	4770      	bx	lr

08008134 <__sfputs_r>:
 8008134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008136:	4606      	mov	r6, r0
 8008138:	460f      	mov	r7, r1
 800813a:	4614      	mov	r4, r2
 800813c:	18d5      	adds	r5, r2, r3
 800813e:	42ac      	cmp	r4, r5
 8008140:	d101      	bne.n	8008146 <__sfputs_r+0x12>
 8008142:	2000      	movs	r0, #0
 8008144:	e007      	b.n	8008156 <__sfputs_r+0x22>
 8008146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800814a:	463a      	mov	r2, r7
 800814c:	4630      	mov	r0, r6
 800814e:	f7ff ffda 	bl	8008106 <__sfputc_r>
 8008152:	1c43      	adds	r3, r0, #1
 8008154:	d1f3      	bne.n	800813e <__sfputs_r+0xa>
 8008156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008158 <_vfiprintf_r>:
 8008158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815c:	460d      	mov	r5, r1
 800815e:	b09d      	sub	sp, #116	; 0x74
 8008160:	4614      	mov	r4, r2
 8008162:	4698      	mov	r8, r3
 8008164:	4606      	mov	r6, r0
 8008166:	b118      	cbz	r0, 8008170 <_vfiprintf_r+0x18>
 8008168:	6a03      	ldr	r3, [r0, #32]
 800816a:	b90b      	cbnz	r3, 8008170 <_vfiprintf_r+0x18>
 800816c:	f7fd fca4 	bl	8005ab8 <__sinit>
 8008170:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008172:	07d9      	lsls	r1, r3, #31
 8008174:	d405      	bmi.n	8008182 <_vfiprintf_r+0x2a>
 8008176:	89ab      	ldrh	r3, [r5, #12]
 8008178:	059a      	lsls	r2, r3, #22
 800817a:	d402      	bmi.n	8008182 <_vfiprintf_r+0x2a>
 800817c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800817e:	f7fd fddf 	bl	8005d40 <__retarget_lock_acquire_recursive>
 8008182:	89ab      	ldrh	r3, [r5, #12]
 8008184:	071b      	lsls	r3, r3, #28
 8008186:	d501      	bpl.n	800818c <_vfiprintf_r+0x34>
 8008188:	692b      	ldr	r3, [r5, #16]
 800818a:	b99b      	cbnz	r3, 80081b4 <_vfiprintf_r+0x5c>
 800818c:	4629      	mov	r1, r5
 800818e:	4630      	mov	r0, r6
 8008190:	f000 f93a 	bl	8008408 <__swsetup_r>
 8008194:	b170      	cbz	r0, 80081b4 <_vfiprintf_r+0x5c>
 8008196:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008198:	07dc      	lsls	r4, r3, #31
 800819a:	d504      	bpl.n	80081a6 <_vfiprintf_r+0x4e>
 800819c:	f04f 30ff 	mov.w	r0, #4294967295
 80081a0:	b01d      	add	sp, #116	; 0x74
 80081a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a6:	89ab      	ldrh	r3, [r5, #12]
 80081a8:	0598      	lsls	r0, r3, #22
 80081aa:	d4f7      	bmi.n	800819c <_vfiprintf_r+0x44>
 80081ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081ae:	f7fd fdc8 	bl	8005d42 <__retarget_lock_release_recursive>
 80081b2:	e7f3      	b.n	800819c <_vfiprintf_r+0x44>
 80081b4:	2300      	movs	r3, #0
 80081b6:	9309      	str	r3, [sp, #36]	; 0x24
 80081b8:	2320      	movs	r3, #32
 80081ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081be:	f8cd 800c 	str.w	r8, [sp, #12]
 80081c2:	2330      	movs	r3, #48	; 0x30
 80081c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008378 <_vfiprintf_r+0x220>
 80081c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081cc:	f04f 0901 	mov.w	r9, #1
 80081d0:	4623      	mov	r3, r4
 80081d2:	469a      	mov	sl, r3
 80081d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081d8:	b10a      	cbz	r2, 80081de <_vfiprintf_r+0x86>
 80081da:	2a25      	cmp	r2, #37	; 0x25
 80081dc:	d1f9      	bne.n	80081d2 <_vfiprintf_r+0x7a>
 80081de:	ebba 0b04 	subs.w	fp, sl, r4
 80081e2:	d00b      	beq.n	80081fc <_vfiprintf_r+0xa4>
 80081e4:	465b      	mov	r3, fp
 80081e6:	4622      	mov	r2, r4
 80081e8:	4629      	mov	r1, r5
 80081ea:	4630      	mov	r0, r6
 80081ec:	f7ff ffa2 	bl	8008134 <__sfputs_r>
 80081f0:	3001      	adds	r0, #1
 80081f2:	f000 80a9 	beq.w	8008348 <_vfiprintf_r+0x1f0>
 80081f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081f8:	445a      	add	r2, fp
 80081fa:	9209      	str	r2, [sp, #36]	; 0x24
 80081fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 80a1 	beq.w	8008348 <_vfiprintf_r+0x1f0>
 8008206:	2300      	movs	r3, #0
 8008208:	f04f 32ff 	mov.w	r2, #4294967295
 800820c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008210:	f10a 0a01 	add.w	sl, sl, #1
 8008214:	9304      	str	r3, [sp, #16]
 8008216:	9307      	str	r3, [sp, #28]
 8008218:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800821c:	931a      	str	r3, [sp, #104]	; 0x68
 800821e:	4654      	mov	r4, sl
 8008220:	2205      	movs	r2, #5
 8008222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008226:	4854      	ldr	r0, [pc, #336]	; (8008378 <_vfiprintf_r+0x220>)
 8008228:	f7f8 f80a 	bl	8000240 <memchr>
 800822c:	9a04      	ldr	r2, [sp, #16]
 800822e:	b9d8      	cbnz	r0, 8008268 <_vfiprintf_r+0x110>
 8008230:	06d1      	lsls	r1, r2, #27
 8008232:	bf44      	itt	mi
 8008234:	2320      	movmi	r3, #32
 8008236:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800823a:	0713      	lsls	r3, r2, #28
 800823c:	bf44      	itt	mi
 800823e:	232b      	movmi	r3, #43	; 0x2b
 8008240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008244:	f89a 3000 	ldrb.w	r3, [sl]
 8008248:	2b2a      	cmp	r3, #42	; 0x2a
 800824a:	d015      	beq.n	8008278 <_vfiprintf_r+0x120>
 800824c:	9a07      	ldr	r2, [sp, #28]
 800824e:	4654      	mov	r4, sl
 8008250:	2000      	movs	r0, #0
 8008252:	f04f 0c0a 	mov.w	ip, #10
 8008256:	4621      	mov	r1, r4
 8008258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800825c:	3b30      	subs	r3, #48	; 0x30
 800825e:	2b09      	cmp	r3, #9
 8008260:	d94d      	bls.n	80082fe <_vfiprintf_r+0x1a6>
 8008262:	b1b0      	cbz	r0, 8008292 <_vfiprintf_r+0x13a>
 8008264:	9207      	str	r2, [sp, #28]
 8008266:	e014      	b.n	8008292 <_vfiprintf_r+0x13a>
 8008268:	eba0 0308 	sub.w	r3, r0, r8
 800826c:	fa09 f303 	lsl.w	r3, r9, r3
 8008270:	4313      	orrs	r3, r2
 8008272:	9304      	str	r3, [sp, #16]
 8008274:	46a2      	mov	sl, r4
 8008276:	e7d2      	b.n	800821e <_vfiprintf_r+0xc6>
 8008278:	9b03      	ldr	r3, [sp, #12]
 800827a:	1d19      	adds	r1, r3, #4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	9103      	str	r1, [sp, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	bfbb      	ittet	lt
 8008284:	425b      	neglt	r3, r3
 8008286:	f042 0202 	orrlt.w	r2, r2, #2
 800828a:	9307      	strge	r3, [sp, #28]
 800828c:	9307      	strlt	r3, [sp, #28]
 800828e:	bfb8      	it	lt
 8008290:	9204      	strlt	r2, [sp, #16]
 8008292:	7823      	ldrb	r3, [r4, #0]
 8008294:	2b2e      	cmp	r3, #46	; 0x2e
 8008296:	d10c      	bne.n	80082b2 <_vfiprintf_r+0x15a>
 8008298:	7863      	ldrb	r3, [r4, #1]
 800829a:	2b2a      	cmp	r3, #42	; 0x2a
 800829c:	d134      	bne.n	8008308 <_vfiprintf_r+0x1b0>
 800829e:	9b03      	ldr	r3, [sp, #12]
 80082a0:	1d1a      	adds	r2, r3, #4
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	9203      	str	r2, [sp, #12]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	bfb8      	it	lt
 80082aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80082ae:	3402      	adds	r4, #2
 80082b0:	9305      	str	r3, [sp, #20]
 80082b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008388 <_vfiprintf_r+0x230>
 80082b6:	7821      	ldrb	r1, [r4, #0]
 80082b8:	2203      	movs	r2, #3
 80082ba:	4650      	mov	r0, sl
 80082bc:	f7f7 ffc0 	bl	8000240 <memchr>
 80082c0:	b138      	cbz	r0, 80082d2 <_vfiprintf_r+0x17a>
 80082c2:	9b04      	ldr	r3, [sp, #16]
 80082c4:	eba0 000a 	sub.w	r0, r0, sl
 80082c8:	2240      	movs	r2, #64	; 0x40
 80082ca:	4082      	lsls	r2, r0
 80082cc:	4313      	orrs	r3, r2
 80082ce:	3401      	adds	r4, #1
 80082d0:	9304      	str	r3, [sp, #16]
 80082d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d6:	4829      	ldr	r0, [pc, #164]	; (800837c <_vfiprintf_r+0x224>)
 80082d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082dc:	2206      	movs	r2, #6
 80082de:	f7f7 ffaf 	bl	8000240 <memchr>
 80082e2:	2800      	cmp	r0, #0
 80082e4:	d03f      	beq.n	8008366 <_vfiprintf_r+0x20e>
 80082e6:	4b26      	ldr	r3, [pc, #152]	; (8008380 <_vfiprintf_r+0x228>)
 80082e8:	bb1b      	cbnz	r3, 8008332 <_vfiprintf_r+0x1da>
 80082ea:	9b03      	ldr	r3, [sp, #12]
 80082ec:	3307      	adds	r3, #7
 80082ee:	f023 0307 	bic.w	r3, r3, #7
 80082f2:	3308      	adds	r3, #8
 80082f4:	9303      	str	r3, [sp, #12]
 80082f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f8:	443b      	add	r3, r7
 80082fa:	9309      	str	r3, [sp, #36]	; 0x24
 80082fc:	e768      	b.n	80081d0 <_vfiprintf_r+0x78>
 80082fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008302:	460c      	mov	r4, r1
 8008304:	2001      	movs	r0, #1
 8008306:	e7a6      	b.n	8008256 <_vfiprintf_r+0xfe>
 8008308:	2300      	movs	r3, #0
 800830a:	3401      	adds	r4, #1
 800830c:	9305      	str	r3, [sp, #20]
 800830e:	4619      	mov	r1, r3
 8008310:	f04f 0c0a 	mov.w	ip, #10
 8008314:	4620      	mov	r0, r4
 8008316:	f810 2b01 	ldrb.w	r2, [r0], #1
 800831a:	3a30      	subs	r2, #48	; 0x30
 800831c:	2a09      	cmp	r2, #9
 800831e:	d903      	bls.n	8008328 <_vfiprintf_r+0x1d0>
 8008320:	2b00      	cmp	r3, #0
 8008322:	d0c6      	beq.n	80082b2 <_vfiprintf_r+0x15a>
 8008324:	9105      	str	r1, [sp, #20]
 8008326:	e7c4      	b.n	80082b2 <_vfiprintf_r+0x15a>
 8008328:	fb0c 2101 	mla	r1, ip, r1, r2
 800832c:	4604      	mov	r4, r0
 800832e:	2301      	movs	r3, #1
 8008330:	e7f0      	b.n	8008314 <_vfiprintf_r+0x1bc>
 8008332:	ab03      	add	r3, sp, #12
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	462a      	mov	r2, r5
 8008338:	4b12      	ldr	r3, [pc, #72]	; (8008384 <_vfiprintf_r+0x22c>)
 800833a:	a904      	add	r1, sp, #16
 800833c:	4630      	mov	r0, r6
 800833e:	f7fc ff97 	bl	8005270 <_printf_float>
 8008342:	4607      	mov	r7, r0
 8008344:	1c78      	adds	r0, r7, #1
 8008346:	d1d6      	bne.n	80082f6 <_vfiprintf_r+0x19e>
 8008348:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800834a:	07d9      	lsls	r1, r3, #31
 800834c:	d405      	bmi.n	800835a <_vfiprintf_r+0x202>
 800834e:	89ab      	ldrh	r3, [r5, #12]
 8008350:	059a      	lsls	r2, r3, #22
 8008352:	d402      	bmi.n	800835a <_vfiprintf_r+0x202>
 8008354:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008356:	f7fd fcf4 	bl	8005d42 <__retarget_lock_release_recursive>
 800835a:	89ab      	ldrh	r3, [r5, #12]
 800835c:	065b      	lsls	r3, r3, #25
 800835e:	f53f af1d 	bmi.w	800819c <_vfiprintf_r+0x44>
 8008362:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008364:	e71c      	b.n	80081a0 <_vfiprintf_r+0x48>
 8008366:	ab03      	add	r3, sp, #12
 8008368:	9300      	str	r3, [sp, #0]
 800836a:	462a      	mov	r2, r5
 800836c:	4b05      	ldr	r3, [pc, #20]	; (8008384 <_vfiprintf_r+0x22c>)
 800836e:	a904      	add	r1, sp, #16
 8008370:	4630      	mov	r0, r6
 8008372:	f7fd fa05 	bl	8005780 <_printf_i>
 8008376:	e7e4      	b.n	8008342 <_vfiprintf_r+0x1ea>
 8008378:	08008b0c 	.word	0x08008b0c
 800837c:	08008b16 	.word	0x08008b16
 8008380:	08005271 	.word	0x08005271
 8008384:	08008135 	.word	0x08008135
 8008388:	08008b12 	.word	0x08008b12

0800838c <__swbuf_r>:
 800838c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838e:	460e      	mov	r6, r1
 8008390:	4614      	mov	r4, r2
 8008392:	4605      	mov	r5, r0
 8008394:	b118      	cbz	r0, 800839e <__swbuf_r+0x12>
 8008396:	6a03      	ldr	r3, [r0, #32]
 8008398:	b90b      	cbnz	r3, 800839e <__swbuf_r+0x12>
 800839a:	f7fd fb8d 	bl	8005ab8 <__sinit>
 800839e:	69a3      	ldr	r3, [r4, #24]
 80083a0:	60a3      	str	r3, [r4, #8]
 80083a2:	89a3      	ldrh	r3, [r4, #12]
 80083a4:	071a      	lsls	r2, r3, #28
 80083a6:	d525      	bpl.n	80083f4 <__swbuf_r+0x68>
 80083a8:	6923      	ldr	r3, [r4, #16]
 80083aa:	b31b      	cbz	r3, 80083f4 <__swbuf_r+0x68>
 80083ac:	6823      	ldr	r3, [r4, #0]
 80083ae:	6922      	ldr	r2, [r4, #16]
 80083b0:	1a98      	subs	r0, r3, r2
 80083b2:	6963      	ldr	r3, [r4, #20]
 80083b4:	b2f6      	uxtb	r6, r6
 80083b6:	4283      	cmp	r3, r0
 80083b8:	4637      	mov	r7, r6
 80083ba:	dc04      	bgt.n	80083c6 <__swbuf_r+0x3a>
 80083bc:	4621      	mov	r1, r4
 80083be:	4628      	mov	r0, r5
 80083c0:	f7ff fc30 	bl	8007c24 <_fflush_r>
 80083c4:	b9e0      	cbnz	r0, 8008400 <__swbuf_r+0x74>
 80083c6:	68a3      	ldr	r3, [r4, #8]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	60a3      	str	r3, [r4, #8]
 80083cc:	6823      	ldr	r3, [r4, #0]
 80083ce:	1c5a      	adds	r2, r3, #1
 80083d0:	6022      	str	r2, [r4, #0]
 80083d2:	701e      	strb	r6, [r3, #0]
 80083d4:	6962      	ldr	r2, [r4, #20]
 80083d6:	1c43      	adds	r3, r0, #1
 80083d8:	429a      	cmp	r2, r3
 80083da:	d004      	beq.n	80083e6 <__swbuf_r+0x5a>
 80083dc:	89a3      	ldrh	r3, [r4, #12]
 80083de:	07db      	lsls	r3, r3, #31
 80083e0:	d506      	bpl.n	80083f0 <__swbuf_r+0x64>
 80083e2:	2e0a      	cmp	r6, #10
 80083e4:	d104      	bne.n	80083f0 <__swbuf_r+0x64>
 80083e6:	4621      	mov	r1, r4
 80083e8:	4628      	mov	r0, r5
 80083ea:	f7ff fc1b 	bl	8007c24 <_fflush_r>
 80083ee:	b938      	cbnz	r0, 8008400 <__swbuf_r+0x74>
 80083f0:	4638      	mov	r0, r7
 80083f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083f4:	4621      	mov	r1, r4
 80083f6:	4628      	mov	r0, r5
 80083f8:	f000 f806 	bl	8008408 <__swsetup_r>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	d0d5      	beq.n	80083ac <__swbuf_r+0x20>
 8008400:	f04f 37ff 	mov.w	r7, #4294967295
 8008404:	e7f4      	b.n	80083f0 <__swbuf_r+0x64>
	...

08008408 <__swsetup_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4b2a      	ldr	r3, [pc, #168]	; (80084b4 <__swsetup_r+0xac>)
 800840c:	4605      	mov	r5, r0
 800840e:	6818      	ldr	r0, [r3, #0]
 8008410:	460c      	mov	r4, r1
 8008412:	b118      	cbz	r0, 800841c <__swsetup_r+0x14>
 8008414:	6a03      	ldr	r3, [r0, #32]
 8008416:	b90b      	cbnz	r3, 800841c <__swsetup_r+0x14>
 8008418:	f7fd fb4e 	bl	8005ab8 <__sinit>
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008422:	0718      	lsls	r0, r3, #28
 8008424:	d422      	bmi.n	800846c <__swsetup_r+0x64>
 8008426:	06d9      	lsls	r1, r3, #27
 8008428:	d407      	bmi.n	800843a <__swsetup_r+0x32>
 800842a:	2309      	movs	r3, #9
 800842c:	602b      	str	r3, [r5, #0]
 800842e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	f04f 30ff 	mov.w	r0, #4294967295
 8008438:	e034      	b.n	80084a4 <__swsetup_r+0x9c>
 800843a:	0758      	lsls	r0, r3, #29
 800843c:	d512      	bpl.n	8008464 <__swsetup_r+0x5c>
 800843e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008440:	b141      	cbz	r1, 8008454 <__swsetup_r+0x4c>
 8008442:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008446:	4299      	cmp	r1, r3
 8008448:	d002      	beq.n	8008450 <__swsetup_r+0x48>
 800844a:	4628      	mov	r0, r5
 800844c:	f7fe fa70 	bl	8006930 <_free_r>
 8008450:	2300      	movs	r3, #0
 8008452:	6363      	str	r3, [r4, #52]	; 0x34
 8008454:	89a3      	ldrh	r3, [r4, #12]
 8008456:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800845a:	81a3      	strh	r3, [r4, #12]
 800845c:	2300      	movs	r3, #0
 800845e:	6063      	str	r3, [r4, #4]
 8008460:	6923      	ldr	r3, [r4, #16]
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	89a3      	ldrh	r3, [r4, #12]
 8008466:	f043 0308 	orr.w	r3, r3, #8
 800846a:	81a3      	strh	r3, [r4, #12]
 800846c:	6923      	ldr	r3, [r4, #16]
 800846e:	b94b      	cbnz	r3, 8008484 <__swsetup_r+0x7c>
 8008470:	89a3      	ldrh	r3, [r4, #12]
 8008472:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008476:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800847a:	d003      	beq.n	8008484 <__swsetup_r+0x7c>
 800847c:	4621      	mov	r1, r4
 800847e:	4628      	mov	r0, r5
 8008480:	f000 f884 	bl	800858c <__smakebuf_r>
 8008484:	89a0      	ldrh	r0, [r4, #12]
 8008486:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800848a:	f010 0301 	ands.w	r3, r0, #1
 800848e:	d00a      	beq.n	80084a6 <__swsetup_r+0x9e>
 8008490:	2300      	movs	r3, #0
 8008492:	60a3      	str	r3, [r4, #8]
 8008494:	6963      	ldr	r3, [r4, #20]
 8008496:	425b      	negs	r3, r3
 8008498:	61a3      	str	r3, [r4, #24]
 800849a:	6923      	ldr	r3, [r4, #16]
 800849c:	b943      	cbnz	r3, 80084b0 <__swsetup_r+0xa8>
 800849e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80084a2:	d1c4      	bne.n	800842e <__swsetup_r+0x26>
 80084a4:	bd38      	pop	{r3, r4, r5, pc}
 80084a6:	0781      	lsls	r1, r0, #30
 80084a8:	bf58      	it	pl
 80084aa:	6963      	ldrpl	r3, [r4, #20]
 80084ac:	60a3      	str	r3, [r4, #8]
 80084ae:	e7f4      	b.n	800849a <__swsetup_r+0x92>
 80084b0:	2000      	movs	r0, #0
 80084b2:	e7f7      	b.n	80084a4 <__swsetup_r+0x9c>
 80084b4:	20000068 	.word	0x20000068

080084b8 <_raise_r>:
 80084b8:	291f      	cmp	r1, #31
 80084ba:	b538      	push	{r3, r4, r5, lr}
 80084bc:	4604      	mov	r4, r0
 80084be:	460d      	mov	r5, r1
 80084c0:	d904      	bls.n	80084cc <_raise_r+0x14>
 80084c2:	2316      	movs	r3, #22
 80084c4:	6003      	str	r3, [r0, #0]
 80084c6:	f04f 30ff 	mov.w	r0, #4294967295
 80084ca:	bd38      	pop	{r3, r4, r5, pc}
 80084cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80084ce:	b112      	cbz	r2, 80084d6 <_raise_r+0x1e>
 80084d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084d4:	b94b      	cbnz	r3, 80084ea <_raise_r+0x32>
 80084d6:	4620      	mov	r0, r4
 80084d8:	f000 f830 	bl	800853c <_getpid_r>
 80084dc:	462a      	mov	r2, r5
 80084de:	4601      	mov	r1, r0
 80084e0:	4620      	mov	r0, r4
 80084e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084e6:	f000 b817 	b.w	8008518 <_kill_r>
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d00a      	beq.n	8008504 <_raise_r+0x4c>
 80084ee:	1c59      	adds	r1, r3, #1
 80084f0:	d103      	bne.n	80084fa <_raise_r+0x42>
 80084f2:	2316      	movs	r3, #22
 80084f4:	6003      	str	r3, [r0, #0]
 80084f6:	2001      	movs	r0, #1
 80084f8:	e7e7      	b.n	80084ca <_raise_r+0x12>
 80084fa:	2400      	movs	r4, #0
 80084fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008500:	4628      	mov	r0, r5
 8008502:	4798      	blx	r3
 8008504:	2000      	movs	r0, #0
 8008506:	e7e0      	b.n	80084ca <_raise_r+0x12>

08008508 <raise>:
 8008508:	4b02      	ldr	r3, [pc, #8]	; (8008514 <raise+0xc>)
 800850a:	4601      	mov	r1, r0
 800850c:	6818      	ldr	r0, [r3, #0]
 800850e:	f7ff bfd3 	b.w	80084b8 <_raise_r>
 8008512:	bf00      	nop
 8008514:	20000068 	.word	0x20000068

08008518 <_kill_r>:
 8008518:	b538      	push	{r3, r4, r5, lr}
 800851a:	4d07      	ldr	r5, [pc, #28]	; (8008538 <_kill_r+0x20>)
 800851c:	2300      	movs	r3, #0
 800851e:	4604      	mov	r4, r0
 8008520:	4608      	mov	r0, r1
 8008522:	4611      	mov	r1, r2
 8008524:	602b      	str	r3, [r5, #0]
 8008526:	f7f8 fdf9 	bl	800111c <_kill>
 800852a:	1c43      	adds	r3, r0, #1
 800852c:	d102      	bne.n	8008534 <_kill_r+0x1c>
 800852e:	682b      	ldr	r3, [r5, #0]
 8008530:	b103      	cbz	r3, 8008534 <_kill_r+0x1c>
 8008532:	6023      	str	r3, [r4, #0]
 8008534:	bd38      	pop	{r3, r4, r5, pc}
 8008536:	bf00      	nop
 8008538:	200005b8 	.word	0x200005b8

0800853c <_getpid_r>:
 800853c:	f7f8 bde6 	b.w	800110c <_getpid>

08008540 <__swhatbuf_r>:
 8008540:	b570      	push	{r4, r5, r6, lr}
 8008542:	460c      	mov	r4, r1
 8008544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008548:	2900      	cmp	r1, #0
 800854a:	b096      	sub	sp, #88	; 0x58
 800854c:	4615      	mov	r5, r2
 800854e:	461e      	mov	r6, r3
 8008550:	da0d      	bge.n	800856e <__swhatbuf_r+0x2e>
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008558:	f04f 0100 	mov.w	r1, #0
 800855c:	bf0c      	ite	eq
 800855e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008562:	2340      	movne	r3, #64	; 0x40
 8008564:	2000      	movs	r0, #0
 8008566:	6031      	str	r1, [r6, #0]
 8008568:	602b      	str	r3, [r5, #0]
 800856a:	b016      	add	sp, #88	; 0x58
 800856c:	bd70      	pop	{r4, r5, r6, pc}
 800856e:	466a      	mov	r2, sp
 8008570:	f000 f848 	bl	8008604 <_fstat_r>
 8008574:	2800      	cmp	r0, #0
 8008576:	dbec      	blt.n	8008552 <__swhatbuf_r+0x12>
 8008578:	9901      	ldr	r1, [sp, #4]
 800857a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800857e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008582:	4259      	negs	r1, r3
 8008584:	4159      	adcs	r1, r3
 8008586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800858a:	e7eb      	b.n	8008564 <__swhatbuf_r+0x24>

0800858c <__smakebuf_r>:
 800858c:	898b      	ldrh	r3, [r1, #12]
 800858e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008590:	079d      	lsls	r5, r3, #30
 8008592:	4606      	mov	r6, r0
 8008594:	460c      	mov	r4, r1
 8008596:	d507      	bpl.n	80085a8 <__smakebuf_r+0x1c>
 8008598:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	6123      	str	r3, [r4, #16]
 80085a0:	2301      	movs	r3, #1
 80085a2:	6163      	str	r3, [r4, #20]
 80085a4:	b002      	add	sp, #8
 80085a6:	bd70      	pop	{r4, r5, r6, pc}
 80085a8:	ab01      	add	r3, sp, #4
 80085aa:	466a      	mov	r2, sp
 80085ac:	f7ff ffc8 	bl	8008540 <__swhatbuf_r>
 80085b0:	9900      	ldr	r1, [sp, #0]
 80085b2:	4605      	mov	r5, r0
 80085b4:	4630      	mov	r0, r6
 80085b6:	f7fe fa2f 	bl	8006a18 <_malloc_r>
 80085ba:	b948      	cbnz	r0, 80085d0 <__smakebuf_r+0x44>
 80085bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085c0:	059a      	lsls	r2, r3, #22
 80085c2:	d4ef      	bmi.n	80085a4 <__smakebuf_r+0x18>
 80085c4:	f023 0303 	bic.w	r3, r3, #3
 80085c8:	f043 0302 	orr.w	r3, r3, #2
 80085cc:	81a3      	strh	r3, [r4, #12]
 80085ce:	e7e3      	b.n	8008598 <__smakebuf_r+0xc>
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	6020      	str	r0, [r4, #0]
 80085d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085d8:	81a3      	strh	r3, [r4, #12]
 80085da:	9b00      	ldr	r3, [sp, #0]
 80085dc:	6163      	str	r3, [r4, #20]
 80085de:	9b01      	ldr	r3, [sp, #4]
 80085e0:	6120      	str	r0, [r4, #16]
 80085e2:	b15b      	cbz	r3, 80085fc <__smakebuf_r+0x70>
 80085e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085e8:	4630      	mov	r0, r6
 80085ea:	f000 f81d 	bl	8008628 <_isatty_r>
 80085ee:	b128      	cbz	r0, 80085fc <__smakebuf_r+0x70>
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	f023 0303 	bic.w	r3, r3, #3
 80085f6:	f043 0301 	orr.w	r3, r3, #1
 80085fa:	81a3      	strh	r3, [r4, #12]
 80085fc:	89a3      	ldrh	r3, [r4, #12]
 80085fe:	431d      	orrs	r5, r3
 8008600:	81a5      	strh	r5, [r4, #12]
 8008602:	e7cf      	b.n	80085a4 <__smakebuf_r+0x18>

08008604 <_fstat_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	4d07      	ldr	r5, [pc, #28]	; (8008624 <_fstat_r+0x20>)
 8008608:	2300      	movs	r3, #0
 800860a:	4604      	mov	r4, r0
 800860c:	4608      	mov	r0, r1
 800860e:	4611      	mov	r1, r2
 8008610:	602b      	str	r3, [r5, #0]
 8008612:	f7f8 fde2 	bl	80011da <_fstat>
 8008616:	1c43      	adds	r3, r0, #1
 8008618:	d102      	bne.n	8008620 <_fstat_r+0x1c>
 800861a:	682b      	ldr	r3, [r5, #0]
 800861c:	b103      	cbz	r3, 8008620 <_fstat_r+0x1c>
 800861e:	6023      	str	r3, [r4, #0]
 8008620:	bd38      	pop	{r3, r4, r5, pc}
 8008622:	bf00      	nop
 8008624:	200005b8 	.word	0x200005b8

08008628 <_isatty_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4d06      	ldr	r5, [pc, #24]	; (8008644 <_isatty_r+0x1c>)
 800862c:	2300      	movs	r3, #0
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	f7f8 fde1 	bl	80011fa <_isatty>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_isatty_r+0x1a>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_isatty_r+0x1a>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	200005b8 	.word	0x200005b8

08008648 <_init>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	bf00      	nop
 800864c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800864e:	bc08      	pop	{r3}
 8008650:	469e      	mov	lr, r3
 8008652:	4770      	bx	lr

08008654 <_fini>:
 8008654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008656:	bf00      	nop
 8008658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800865a:	bc08      	pop	{r3}
 800865c:	469e      	mov	lr, r3
 800865e:	4770      	bx	lr
