---
keywords:
  - Neuromorphic Computing
  - DarwinWafer
  - System-on-Wafer
  - Globally Asynchronous Locally Synchronous Network-on-Chip
  - Asynchronous Event-Driven Wafer Fabric
category: cs.AI
publish_date: 2025-09-23
arxiv_id: 2509.16213
---

<!-- KEYWORD_LINKING_METADATA:
{
  "processed_timestamp": "2025-09-23T23:06:41.058721",
  "vocabulary_version": "1.0",
  "selected_keywords": [
    "Neuromorphic Computing",
    "DarwinWafer",
    "System-on-Wafer",
    "Globally Asynchronous Locally Synchronous Network-on-Chip",
    "Asynchronous Event-Driven Wafer Fabric"
  ],
  "rejected_keywords": [],
  "similarity_scores": {
    "Neuromorphic Computing": 0.78,
    "DarwinWafer": 0.85,
    "System-on-Wafer": 0.8,
    "Globally Asynchronous Locally Synchronous Network-on-Chip": 0.77,
    "Asynchronous Event-Driven Wafer Fabric": 0.82
  },
  "extraction_method": "AI_prompt_based",
  "budget_applied": true,
  "candidates_json": {
    "candidates": [
      {
        "surface": "Neuromorphic Computing",
        "canonical": "Neuromorphic Computing",
        "aliases": [
          "Brain-like Computing"
        ],
        "category": "broad_technical",
        "rationale": "Links to research on brain-inspired computing architectures and systems.",
        "novelty_score": 0.45,
        "connectivity_score": 0.88,
        "specificity_score": 0.65,
        "link_intent_score": 0.78
      },
      {
        "surface": "DarwinWafer",
        "canonical": "DarwinWafer",
        "aliases": [
          "Wafer-Scale Neuromorphic Chip"
        ],
        "category": "unique_technical",
        "rationale": "Represents a novel system that integrates multiple neuromorphic chiplets on a wafer, offering a new approach to scalable computing.",
        "novelty_score": 0.92,
        "connectivity_score": 0.7,
        "specificity_score": 0.9,
        "link_intent_score": 0.85
      },
      {
        "surface": "System-on-Wafer",
        "canonical": "System-on-Wafer",
        "aliases": [
          "Wafer-Scale Integration"
        ],
        "category": "unique_technical",
        "rationale": "Describes the integration technique crucial for reducing interconnect latency and energy consumption.",
        "novelty_score": 0.78,
        "connectivity_score": 0.65,
        "specificity_score": 0.82,
        "link_intent_score": 0.8
      },
      {
        "surface": "GALS NoC",
        "canonical": "Globally Asynchronous Locally Synchronous Network-on-Chip",
        "aliases": [
          "GALS NoC"
        ],
        "category": "specific_connectable",
        "rationale": "A key architectural feature that enhances communication efficiency within the chiplets.",
        "novelty_score": 0.65,
        "connectivity_score": 0.75,
        "specificity_score": 0.78,
        "link_intent_score": 0.77
      },
      {
        "surface": "AER-based Asynchronous Wafer Fabric",
        "canonical": "Asynchronous Event-Driven Wafer Fabric",
        "aliases": [
          "AER Fabric"
        ],
        "category": "unique_technical",
        "rationale": "Innovative communication fabric that supports low-latency operations across the wafer.",
        "novelty_score": 0.85,
        "connectivity_score": 0.68,
        "specificity_score": 0.88,
        "link_intent_score": 0.82
      }
    ],
    "ban_list_suggestions": [
      "PCBs",
      "silicon interposer",
      "thermal profile"
    ]
  },
  "decisions": [
    {
      "candidate_surface": "Neuromorphic Computing",
      "resolved_canonical": "Neuromorphic Computing",
      "decision": "linked",
      "scores": {
        "novelty": 0.45,
        "connectivity": 0.88,
        "specificity": 0.65,
        "link_intent": 0.78
      }
    },
    {
      "candidate_surface": "DarwinWafer",
      "resolved_canonical": "DarwinWafer",
      "decision": "linked",
      "scores": {
        "novelty": 0.92,
        "connectivity": 0.7,
        "specificity": 0.9,
        "link_intent": 0.85
      }
    },
    {
      "candidate_surface": "System-on-Wafer",
      "resolved_canonical": "System-on-Wafer",
      "decision": "linked",
      "scores": {
        "novelty": 0.78,
        "connectivity": 0.65,
        "specificity": 0.82,
        "link_intent": 0.8
      }
    },
    {
      "candidate_surface": "GALS NoC",
      "resolved_canonical": "Globally Asynchronous Locally Synchronous Network-on-Chip",
      "decision": "linked",
      "scores": {
        "novelty": 0.65,
        "connectivity": 0.75,
        "specificity": 0.78,
        "link_intent": 0.77
      }
    },
    {
      "candidate_surface": "AER-based Asynchronous Wafer Fabric",
      "resolved_canonical": "Asynchronous Event-Driven Wafer Fabric",
      "decision": "linked",
      "scores": {
        "novelty": 0.85,
        "connectivity": 0.68,
        "specificity": 0.88,
        "link_intent": 0.82
      }
    }
  ]
}
-->

# DarwinWafer: A Wafer-Scale Neuromorphic Chip

## 📋 메타데이터

**Links**: [[daily_digest_20250923|20250923]] [[categories/cs.AI|cs.AI]]
**PDF**: [Download](https://arxiv.org/pdf/2509.16213.pdf)
**Category**: cs.AI
**Published**: 2025-09-23
**ArXiv ID**: [2509.16213](https://arxiv.org/abs/2509.16213)

## 🔗 유사한 논문
- [[2025-09-19/MaRVIn_ A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration_20250919|MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration]] (79.1% similar)
- [[2025-09-19/Chameleon_ Integrated Sensing and Communication with Sub-Symbol Beam Switching in mmWave Networks_20250919|Chameleon: Integrated Sensing and Communication with Sub-Symbol Beam Switching in mmWave Networks]] (78.2% similar)
- [[2025-09-19/eIQ Neutron_ Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations_20250919|eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations]] (78.1% similar)
- [[2025-09-22/Learning to Optimize Capacity Planning in Semiconductor Manufacturing_20250922|Learning to Optimize Capacity Planning in Semiconductor Manufacturing]] (77.6% similar)
- [[2025-09-22/Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs_20250922|Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs]] (76.8% similar)

## 🏷️ 카테고리화된 키워드
**🧠 Broad Technical**: [[keywords/Neuromorphic Computing|Neuromorphic Computing]]
**🔗 Specific Connectable**: [[keywords/Globally Asynchronous Locally Synchronous Network-on-Chip|Globally Asynchronous Locally Synchronous Network-on-Chip]]
**⚡ Unique Technical**: [[keywords/DarwinWafer|DarwinWafer]], [[keywords/System-on-Wafer|System-on-Wafer]], [[keywords/Asynchronous Event-Driven Wafer Fabric|Asynchronous Event-Driven Wafer Fabric]]

## 📋 저자 정보

**Authors:** 

## 📄 Abstract (원문)

arXiv:2509.16213v1 Announce Type: cross 
Abstract: Neuromorphic computing promises brain-like efficiency, yet today's multi-chip systems scale over PCBs and incur orders-of-magnitude penalties in bandwidth, latency, and energy, undermining biological algorithms and system efficiency. We present DarwinWafer, a hyperscale system-on-wafer that replaces off-chip interconnects with wafer-scale, high-density integration of 64 Darwin3 chiplets on a 300 mm silicon interposer. A GALS NoC within each chiplet and an AER-based asynchronous wafer fabric with hierarchical time-step synchronization provide low-latency, coherent operation across the wafer. Each chiplet implements 2.35 M neurons and 0.1 B synapses, yielding 0.15 B neurons and 6.4 B synapses per wafer.At 333 MHz and 0.8 V, DarwinWafer consumes ~100 W and achieves 4.9 pJ/SOP, with 64 TSOPS peak throughput (0.64 TSOPS/W). Realization is enabled by a holistic chiplet-interposer co-design flow (including an in-house interposer-bump planner with early SI/PI and electro-thermal closure) and a warpage-tolerant assembly that fans out I/O via PCBlets and compliant pogo-pin connections, enabling robust, demountable wafer-to-board integration. Measurements confirm 10 mV supply droop and a uniform thermal profile (34-36 {\deg}C) under ~100 W. Application studies demonstrate whole-brain simulations: two zebrafish brains per chiplet with high connectivity fidelity (Spearman r = 0.896) and a mouse brain mapped across 32 chiplets (r = 0.645). To our knowledge, DarwinWafer represents a pioneering demonstration of wafer-scale neuromorphic computing, establishing a viable and scalable path toward large-scale, brain-like computation on silicon by replacing PCB-level interconnects with high-density, on-wafer integration.

## 📝 요약

DarwinWafer는 64개의 Darwin3 칩렛을 300mm 실리콘 인터포저에 고밀도로 통합한 웨이퍼 스케일 시스템으로, 기존의 PCB 기반 다중 칩 시스템의 대역폭, 지연 시간, 에너지 효율 문제를 해결합니다. 각 칩렛은 2.35백만 개의 뉴런과 0.1억 개의 시냅스를 구현하여 웨이퍼당 총 0.15억 개의 뉴런과 6.4억 개의 시냅스를 제공합니다. 333MHz, 0.8V에서 약 100W를 소비하며 4.9pJ/SOP의 에너지 효율성을 달성합니다. 칩렛-인터포저 공동 설계와 PCBlet을 통한 I/O 확장으로 견고한 웨이퍼-보드 통합을 실현했습니다. 실험 결과, 전원 공급의 변동은 10mV 이내이며, 온도는 34-36°C로 균일하게 유지되었습니다. 이 시스템은 두 개의 제브라피시 뇌와 32개 칩렛에 걸친 쥐 뇌 시뮬레이션에서 높은 연결 정확도를 보였습니다. DarwinWafer는 웨이퍼 스케일 뉴로모픽 컴퓨팅의 선구적 사례로, 대규모 뇌 유사 계산을 위한 실리콘 기반의 확장 가능한 경로를 제시합니다.

## 🎯 주요 포인트

- 1. DarwinWafer는 300 mm 실리콘 인터포저에 64개의 Darwin3 칩렛을 고밀도로 통합하여 칩 외부 연결을 대체하는 웨이퍼 스케일 시스템을 제안합니다.
- 2. 각 칩렛은 2.35백만 개의 뉴런과 0.1십억 개의 시냅스를 구현하여 웨이퍼당 0.15십억 개의 뉴런과 6.4십억 개의 시냅스를 제공합니다.
- 3. DarwinWafer는 333 MHz와 0.8 V에서 약 100 W를 소비하며, 64 TSOPS의 피크 처리량을 달성합니다.
- 4. 칩렛-인터포저 공동 설계 흐름과 PCBlets 및 포고 핀 연결을 통한 견고한 웨이퍼-보드 통합을 통해 실현되었습니다.
- 5. DarwinWafer는 웨이퍼 스케일 뉴로모픽 컴퓨팅의 선구적인 시연으로, 대규모 뇌 유사 계산을 위한 확장 가능한 경로를 제시합니다.


---

*Generated on 2025-09-23 23:06:41*