{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@81:91@HdlStmAssign", "wire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\nassign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_fifo_inf.v@80:90", "/* Last beat of the burst */\nwire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\nassign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@85:95", "assign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\nalways @(posedge clk) begin\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@84:94", "\nassign enabled = enable;\nassign fifo_ready = en & (fifo_valid | ~enable);\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@85:95", "wire fifo_last_beat;\n/* Last beat of the segment */\nwire fifo_eot_beat;\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@86:96", "/* Last beat of the segment */\nwire fifo_eot_beat;\n\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\n"]], "Diff Content": {"Delete": [[86, "assign fifo_ready = en & (fifo_valid | ~enable);\n"]], "Add": [[86, "  assign enabled = enable;\n"], [86, "  assign fifo_ready = en & (fifo_valid | ~enable);\n"]]}}