#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  9 20:34:37 2019
# Process ID: 10584
# Current directory: C:/Users/maoji/Work/FPGA_Projects/Basys_ACL/Pmod_Verilog/PmodACL_Verilog/PmodACL_Verilog.runs/synth_1
# Command line: vivado.exe -log PmodACL_Demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodACL_Demo.tcl
# Log file: C:/Users/maoji/Work/FPGA_Projects/Basys_ACL/Pmod_Verilog/PmodACL_Verilog/PmodACL_Verilog.runs/synth_1/PmodACL_Demo.vds
# Journal file: C:/Users/maoji/Work/FPGA_Projects/Basys_ACL/Pmod_Verilog/PmodACL_Verilog/PmodACL_Verilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PmodACL_Demo.tcl -notrace
