
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 359.375 ; gain = 102.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:3]
	Parameter SCREEN_WIDTH bound to: 96 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 64 - type: integer 
	Parameter idle bound to: 3'b001 
	Parameter gameover bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'flexible_clock' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/flexible_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clock' (1#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/flexible_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'background' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:43]
INFO: [Synth 8-6155] done synthesizing module 'background' (2#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:23]
INFO: [Synth 8-6157] synthesizing module 'platforms' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/platforms.v:3]
	Parameter SCREEN_WIDTH bound to: 96 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 64 - type: integer 
	Parameter offset bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'walls_rom' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/walls_rom.v:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/walls_rom.v:71]
INFO: [Synth 8-6155] done synthesizing module 'walls_rom' (3#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/walls_rom.v:61]
INFO: [Synth 8-6157] synthesizing module 'blocks_rom' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:122]
INFO: [Synth 8-6155] done synthesizing module 'blocks_rom' (4#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:112]
INFO: [Synth 8-6155] done synthesizing module 'platforms' (5#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/platforms.v:3]
INFO: [Synth 8-6157] synthesizing module 'hearts_display' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/hearts_display.v:3]
	Parameter SCREEN_WIDTH bound to: 96 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 64 - type: integer 
	Parameter HEART_HEIGHT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hearts_rom' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/hearts_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/hearts_rom.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hearts_rom' (6#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/hearts_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hearts_display' (7#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/hearts_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'yoshi_sprite' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:23]
	Parameter MAX_X bound to: 96 - type: integer 
	Parameter MAX_Y bound to: 64 - type: integer 
	Parameter MIN_Y bound to: 4 - type: integer 
	Parameter T_W bound to: 8 - type: integer 
	Parameter T_H bound to: 8 - type: integer 
	Parameter X_MAX bound to: 8 - type: integer 
	Parameter X_D bound to: 0 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter no_dir bound to: 2'b00 
	Parameter left bound to: 2'b01 
	Parameter right bound to: 2'b10 
	Parameter TIME_START_X bound to: 800000 - type: integer 
	Parameter TIME_STEP_X bound to: 6000 - type: integer 
	Parameter TIME_MIN_X bound to: 500000 - type: integer 
	Parameter standing bound to: 3'b000 
	Parameter walking bound to: 3'b001 
	Parameter jump_up bound to: 3'b010 
	Parameter jump_extra bound to: 3'b011 
	Parameter jump_down bound to: 3'b100 
	Parameter TIME_START_Y bound to: 100000 - type: integer 
	Parameter TIME_STEP_Y bound to: 8000 - type: integer 
	Parameter TIME_MAX_Y bound to: 600000 - type: integer 
	Parameter TIME_TERM_Y bound to: 250000 - type: integer 
	Parameter BEGIN_COUNT_EXTRA bound to: 450000 - type: integer 
	Parameter TILE_1_MAX bound to: 7000000 - type: integer 
	Parameter TILE_2_MAX bound to: 14000000 - type: integer 
	Parameter WALK_T_MAX bound to: 21000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:337]
INFO: [Synth 8-6157] synthesizing module 'yoshi_rom' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:34]
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:174]
WARNING: [Synth 8-151] case item 8'b10000001 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:175]
WARNING: [Synth 8-151] case item 8'b10000010 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:176]
WARNING: [Synth 8-151] case item 8'b10000011 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:177]
WARNING: [Synth 8-151] case item 8'b10000100 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:178]
WARNING: [Synth 8-151] case item 8'b10000101 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:179]
WARNING: [Synth 8-151] case item 8'b10000110 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:180]
WARNING: [Synth 8-151] case item 8'b10000111 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:181]
WARNING: [Synth 8-151] case item 8'b10001000 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:182]
WARNING: [Synth 8-151] case item 8'b10001001 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:183]
WARNING: [Synth 8-151] case item 8'b10001010 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:184]
WARNING: [Synth 8-151] case item 8'b10001011 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:185]
WARNING: [Synth 8-151] case item 8'b10001100 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:186]
WARNING: [Synth 8-151] case item 8'b10001101 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:187]
WARNING: [Synth 8-151] case item 8'b10001110 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:188]
WARNING: [Synth 8-151] case item 8'b10001111 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:189]
INFO: [Synth 8-6155] done synthesizing module 'yoshi_rom' (8#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'yoshi_ghost_rom' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:34]
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:175]
WARNING: [Synth 8-151] case item 8'b10000001 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:176]
WARNING: [Synth 8-151] case item 8'b10000010 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:177]
WARNING: [Synth 8-151] case item 8'b10000011 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:178]
WARNING: [Synth 8-151] case item 8'b10000100 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:179]
WARNING: [Synth 8-151] case item 8'b10000101 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:180]
WARNING: [Synth 8-151] case item 8'b10000110 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:181]
WARNING: [Synth 8-151] case item 8'b10000111 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:182]
WARNING: [Synth 8-151] case item 8'b10001000 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:183]
WARNING: [Synth 8-151] case item 8'b10001001 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:184]
WARNING: [Synth 8-151] case item 8'b10001010 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:185]
WARNING: [Synth 8-151] case item 8'b10001011 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:186]
WARNING: [Synth 8-151] case item 8'b10001100 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:187]
WARNING: [Synth 8-151] case item 8'b10001101 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:188]
WARNING: [Synth 8-151] case item 8'b10001110 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:189]
WARNING: [Synth 8-151] case item 8'b10001111 is unreachable [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:190]
INFO: [Synth 8-6155] done synthesizing module 'yoshi_ghost_rom' (9#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'color_data' does not match port width (12) of module 'yoshi_ghost_rom' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:519]
INFO: [Synth 8-6155] done synthesizing module 'yoshi_sprite' (10#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (11#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
WARNING: [Synth 8-3848] Net game_reset in module/entity Top_Student does not have driver. [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:24]
WARNING: [Synth 8-3848] Net game_en in module/entity Top_Student does not have driver. [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:22]
WARNING: [Synth 8-3848] Net grounded in module/entity Top_Student does not have driver. [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:48]
WARNING: [Synth 8-3848] Net game_state in module/entity Top_Student does not have driver. [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:23]
WARNING: [Synth 8-3848] Net collision in module/entity Top_Student does not have driver. [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (12#1) [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.789 ; gain = 181.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin yoshi_unit:reset to constant 0 [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:109]
WARNING: [Synth 8-3295] tying undriven pin yoshi_unit:grounded to constant 0 [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:109]
WARNING: [Synth 8-3295] tying undriven pin yoshi_unit:collision to constant 0 [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/Top_Student.v:109]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.789 ; gain = 181.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.789 ; gain = 181.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 774.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 774.902 ; gain = 518.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 774.902 ; gain = 518.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 774.902 ; gain = 518.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slow_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:38]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:39]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:43]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:43]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:44]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:161]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/knight_sprite.v:337]
INFO: [Synth 8-802] inferred FSM for state register 'x_state_reg_reg' in module 'yoshi_sprite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_y_reg' in module 'yoshi_sprite'
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_next_y" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_next_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jumping_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_next_y" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_next_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jumping_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "head_on0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "torso_on0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dy" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_t_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "game_over_yoshi" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  no_dir |                               00 |                               00
                   right |                               01 |                               10
                    left |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'x_state_reg_reg' using encoding 'sequential' in module 'yoshi_sprite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                standing |                              000 |                              000
                 walking |                              001 |                              001
                 jump_up |                              010 |                              010
              jump_extra |                              011 |                              011
               jump_down |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_y_reg' using encoding 'sequential' in module 'yoshi_sprite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 774.902 ; gain = 518.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 22    
	   3 Input     20 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	  16 Input     15 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module flexible_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module background 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module walls_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module blocks_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	  16 Input     15 Bit        Muxes := 1     
Module platforms 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module hearts_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module hearts_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module yoshi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module yoshi_ghost_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module yoshi_sprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 22    
	   3 Input     20 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 6     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "slow_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'blocks_unit/col_reg_reg[1:0]' into 'walls_unit/col_reg_reg[1:0]' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:128]
INFO: [Synth 8-4471] merging register 'blocks_unit/row_reg_reg[1:0]' into 'walls_unit/row_reg_reg[1:0]' [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:127]
WARNING: [Synth 8-6014] Unused sequential element blocks_unit/col_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:128]
WARNING: [Synth 8-6014] Unused sequential element blocks_unit/row_reg_reg was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/blocks_rom.v:127]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_ghost_rom.v:44]
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_next_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_next_y" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel_rep was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/yoshi_rom.v:44]
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel_rep was removed.  [D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.srcs/sources_1/new/background.v:43]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yoshi_unit/btnU_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'yoshi_unit/btnU_reg_reg[1]' (FDC) to 'yoshi_unit/btnU_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\yoshi_unit/dir_reg_reg )
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/dir_reg_reg) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[17]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[16]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[15]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[14]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[9]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/x_start_reg_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/btnU_reg_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/start_reg_y_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/start_reg_y_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/start_reg_y_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/start_reg_y_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/start_reg_y_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (my_platforms/walls_unit/col_reg_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (my_platforms/walls_unit/col_reg_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (my_platforms/walls_unit/row_reg_reg[0]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 774.902 ; gain = 518.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+----------------------------+---------------+----------------+
|Module Name     | RTL Object                 | Depth x Width | Implemented As | 
+----------------+----------------------------+---------------+----------------+
|background      | color_data                 | 8192x16       | Block RAM      | 
|background      | color_data                 | 8192x1        | Block RAM      | 
|hearts_rom      | color_data                 | 32x16         | LUT            | 
|yoshi_rom       | color_data                 | 128x16        | Block RAM      | 
|yoshi_ghost_rom | color_data                 | 128x12        | Block RAM      | 
|hearts_display  | hearts_rom_unit/color_data | 32x16         | LUT            | 
|yoshi_sprite    | sel_rep                    | 128x16        | Block RAM      | 
|yoshi_sprite    | sel                        | 128x12        | Block RAM      | 
|Top_Student     | sel_rep                    | 8192x16       | Block RAM      | 
|Top_Student     | sel                        | 8192x1        | Block RAM      | 
+----------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/yoshi_unit/sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/yoshi_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 774.902 ; gain = 518.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 913.805 ; gain = 656.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[27]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[26]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[25]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[24]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[23]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[22]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[21]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[20]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[19]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[18]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[17]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[16]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[15]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[14]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[13]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[12]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[10]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[9]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[8]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (yoshi_unit/collision_time_reg_reg[0]) is unused and will be removed from module Top_Student.
INFO: [Synth 8-4480] The timing for the instance yoshi_unit/sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   107|
|3     |LUT1       |    90|
|4     |LUT2       |   151|
|5     |LUT3       |   104|
|6     |LUT4       |   107|
|7     |LUT5       |   128|
|8     |LUT6       |   289|
|9     |MUXF7      |     2|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_2 |     1|
|12    |RAMB36E1   |     1|
|13    |RAMB36E1_1 |     1|
|14    |RAMB36E1_2 |     1|
|15    |RAMB36E1_3 |     1|
|16    |FDE_1      |    32|
|17    |FDRE       |   253|
|18    |LD         |    16|
|19    |IBUF       |     1|
|20    |OBUF       |     7|
|21    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |  1296|
|2     |  clk1              |flexible_clock |    63|
|3     |  display           |Oled_Display   |   564|
|4     |  my_background     |background     |    16|
|5     |  my_hearts         |hearts_display |    70|
|6     |    hearts_rom_unit |hearts_rom     |    45|
|7     |  my_platforms      |platforms      |    40|
|8     |    walls_unit      |walls_rom      |     4|
|9     |  yoshi_unit        |yoshi_sprite   |   526|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 923.168 ; gain = 330.211
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 923.168 ; gain = 666.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 923.168 ; gain = 679.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Aak242/Documents/EE2026/FPGA_EMODS/MODS.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 923.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 11:21:12 2024...
