LISA store buffer with 16 threads
{ x0=0; x1=0; x2=0; x3=0; x4=0; x5=0; x6=0; x7=0; x8=0; x9=0; x10=0; x11=0; x12=0; x13=0; x14=0; x15=0;}
P0        | P1        | P2        | P3        | P4        | P5        | P6        | P7        | P8        | P9        | P10        | P11        | P12        | P13        | P14        | P15        ;
w[rlx] x1 1  | w[rlx] x2 1  | w[rlx] x3 1  | w[rlx] x4 1  | w[rlx] x5 1  | w[rlx] x6 1  | w[rlx] x7 1  | w[rlx] x8 1  | w[rlx] x9 1  | w[rlx] x10 1  | w[rlx] x11 1  | w[rlx] x12 1  | w[rlx] x13 1  | w[rlx] x14 1  | w[rlx] x15 1  | w[rlx] x0 1  ;
r[rlx] r0 x0 | r[rlx] r1 x1 | r[rlx] r2 x2 | r[rlx] r3 x3 | r[rlx] r4 x4 | r[rlx] r5 x5 | r[rlx] r6 x6 | r[rlx] r7 x7 | r[rlx] r8 x8 | r[rlx] r9 x9 | r[rlx] r10 x10 | r[rlx] r11 x11 | r[rlx] r12 x12 | r[rlx] r13 x13 | r[rlx] r14 x14 | r[rlx] r15 x15 ;

exists P0:r0 = 0 /\ P1:r1 = 0 /\ P2:r2 = 0 /\ P3:r3 = 0 /\ P4:r4 = 0 /\ P5:r5 = 0 /\ P6:r6 = 0 /\ P7:r7 = 0 /\ P8:r8 = 0 /\ P9:r9 = 0 /\ P10:r10 = 0 /\ P11:r11 = 0 /\ P12:r12 = 0 /\ P13:r13 = 0 /\ P14:r14 = 0 /\ P15:r15 = 0
