$date
	Tue Nov 15 18:45:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flopr $end
$var wire 1 ! reset $end
$upscope $end
$scope module flopr $end
$var wire 8 " d [7:0] $end
$upscope $end
$scope module flopr $end
$var reg 8 # q [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bz "
z!
$end
#1
