 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Tue May  2 16:04:00 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Unconnected ports (LINT-28)                                    10

Cells                                                               5
    Connected to power or ground (LINT-32)                          5
--------------------------------------------------------------------------------

Warning: In design 'cic_filter_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'cic_filter', a pin on submodule 'sub_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'cic_filter', a pin on submodule 'sub_46' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'cic_filter', a pin on submodule 'sub_45' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'cic_filter', a pin on submodule 'add_14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'cic_filter', a pin on submodule 'add_13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
1
