
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Sun Jul  9 17:58:18 2023
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*12cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.7.1908 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file DLX.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog ../syn/netlist/dlx_postsyn_netlist.v
<CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design
#% Begin Load MMMC data ... (date=07/09 18:05:33, mem=613.3M)
#% End Load MMMC data ... (date=07/09 18:05:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=613.6M, current mem=613.6M)
high standard low

Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun Jul  9 18:05:33 2023
viaInitial ends at Sun Jul  9 18:05:33 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from DLX.view
Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=21.0M, fe_cpu=1.88min, fe_real=7.28min, fe_mem=731.4M) ***
#% Begin Load netlist data ... (date=07/09 18:05:35, mem=631.0M)
*** Begin netlist parsing (mem=731.4M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/netlist/dlx_postsyn_netlist.v'

*** Memory Usage v#2 (Current mem = 734.352M, initial mem = 272.285M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=734.4M) ***
#% End Load netlist data ... (date=07/09 18:05:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=641.1M, current mem=641.1M)
Top level cell is dlx.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dlx ...
*** Netlist is unique.
** info: there are 249 modules.
** info: there are 11668 stdCell insts.

*** Memory Usage v#2 (Current mem = 780.277M, initial mem = 272.285M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/sdc/dlx_constraints.sdc' ...
Current (total cpu=0:01:55, real=0:07:19, peak res=873.5M, current mem=873.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/sdc/dlx_constraints.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../syn/sdc/dlx_constraints.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=905.6M, current mem=905.6M)
Current (total cpu=0:01:55, real=0:07:19, peak res=905.6M, current mem=905.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
*** Message Summary: 1 warning(s), 6 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5 5 5 5
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.997404318772 0.59986 5.13 5.04 5.13 5.04
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1072.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1072.2M)
Ring generation is complete.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1077.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 36 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       36       |        0       |
| metal10|       18       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1077.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1077.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (20.530001, 1.320000) (20.530001, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (40.529999, 1.320000) (40.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (60.529999, 1.320000) (60.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (80.529999, 1.320000) (80.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (100.529999, 1.320000) (100.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (120.529999, 1.320000) (120.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (140.529999, 1.320000) (140.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (160.529999, 1.320000) (160.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (180.529999, 1.320000) (180.529999, 189.360001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (22.129999, 2.920000) (22.129999, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (42.130001, 2.920000) (42.130001, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (62.130001, 2.920000) (62.130001, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (82.129997, 2.920000) (82.129997, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (102.129997, 2.920000) (102.129997, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (122.129997, 2.920000) (122.129997, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (142.130005, 2.920000) (142.130005, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (162.130005, 2.920000) (162.130005, 187.759995) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (182.130005, 2.920000) (182.130005, 187.759995) because same wire already exists.
Stripe generation is complete.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Sun Jul  9 18:11:26 2023 ***
SPECIAL ROUTE ran on directory: /home/ms23.4/LAB/DLX/phy
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2124.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 41 used
Read in 41 components
  41 core components: 41 unplaced, 0 placed, 0 fixed
Read in 163 logical pins
Read in 163 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 260
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 130
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2151.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 390 wires.
ViaGen created 2340 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       390      |       NA       |
|  via1  |       260      |        0       |
|  via2  |       260      |        0       |
|  via3  |       260      |        0       |
|  via4  |       260      |        0       |
|  via5  |       260      |        0       |
|  via6  |       260      |        0       |
|  via7  |       260      |        0       |
|  via8  |       260      |        0       |
|  via9  |       260      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Sun Jul  9 18:11:26 2023 ***
SPECIAL ROUTE ran on directory: /home/ms23.4/LAB/DLX/phy
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2152.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 41 used
Read in 41 components
  41 core components: 41 unplaced, 0 placed, 0 fixed
Read in 163 logical pins
Read in 163 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2154.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1121.57 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 1340 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1538 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1131.11)
Total number of fetched objects 12635
End delay calculation. (MEM=1169.7 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1142.62 CPU=0:00:06.0 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1133.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1141.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1141.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 7718 (71.0%) nets
3		: 1101 (10.1%) nets
4     -	14	: 1822 (16.8%) nets
15    -	39	: 157 (1.4%) nets
40    -	79	: 52 (0.5%) nets
80    -	159	: 17 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=10340 (0 fixed + 10340 movable) #buf cell=0 #inv cell=1408 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10869 #term=38745 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=163
stdCell: 10340 single + 0 double + 0 multi
Total standard cell length = 13.2909 (mm), area = 0.0186 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.569.
Density for the design = 0.569.
       = stdcell_area 69952 sites (18607 um^2) / alloc_area 122937 sites (32701 um^2).
Pin Density = 0.3152.
            = total # of pins 38745 / total area 122937.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.771e-09 (3.06e-09 2.71e-09)
              Est.  stn bbox = 6.002e-09 (3.17e-09 2.84e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.6M
Iteration  2: Total net bbox = 5.771e-09 (3.06e-09 2.71e-09)
              Est.  stn bbox = 6.002e-09 (3.17e-09 2.84e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1166.6M
Iteration  3: Total net bbox = 1.963e+02 (1.03e+02 9.33e+01)
              Est.  stn bbox = 2.842e+02 (1.51e+02 1.34e+02)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1187.2M
Active setup views:
    default
Iteration  4: Total net bbox = 6.197e+04 (2.09e+04 4.11e+04)
              Est.  stn bbox = 8.395e+04 (2.74e+04 5.65e+04)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 1187.2M
Iteration  5: Total net bbox = 7.101e+04 (2.85e+04 4.25e+04)
              Est.  stn bbox = 9.862e+04 (3.74e+04 6.12e+04)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1187.2M
Iteration  6: Total net bbox = 7.323e+04 (2.92e+04 4.40e+04)
              Est.  stn bbox = 1.050e+05 (3.96e+04 6.54e+04)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 1189.3M
Iteration  7: Total net bbox = 1.097e+05 (5.09e+04 5.88e+04)
              Est.  stn bbox = 1.433e+05 (6.25e+04 8.08e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1189.3M
Iteration  8: Total net bbox = 1.097e+05 (5.09e+04 5.88e+04)
              Est.  stn bbox = 1.433e+05 (6.25e+04 8.08e+04)
              cpu = 0:00:08.3 real = 0:00:09.0 mem = 1200.9M
Iteration  9: Total net bbox = 1.155e+05 (5.42e+04 6.12e+04)
              Est.  stn bbox = 1.506e+05 (6.67e+04 8.39e+04)
              cpu = 0:00:09.6 real = 0:00:09.0 mem = 1200.9M
Iteration 10: Total net bbox = 1.155e+05 (5.42e+04 6.12e+04)
              Est.  stn bbox = 1.506e+05 (6.67e+04 8.39e+04)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 1200.9M
Iteration 11: Total net bbox = 1.270e+05 (5.81e+04 6.89e+04)
              Est.  stn bbox = 1.624e+05 (7.06e+04 9.18e+04)
              cpu = 0:00:21.6 real = 0:00:22.0 mem = 1201.9M
Iteration 12: Total net bbox = 1.270e+05 (5.81e+04 6.89e+04)
              Est.  stn bbox = 1.624e+05 (7.06e+04 9.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1201.9M
Iteration 13: Total net bbox = 1.270e+05 (5.81e+04 6.89e+04)
              Est.  stn bbox = 1.624e+05 (7.06e+04 9.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1201.9M
*** cost = 1.270e+05 (5.81e+04 6.89e+04) (cpu for global=0:01:11) real=0:01:12***
Info: 1 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:50.2 real: 0:00:50.9
Core Placement runtime cpu: 0:00:51.9 real: 0:00:53.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:45 mem=1217.9M) ***
Total net bbox length = 1.270e+05 (5.807e+04 6.895e+04) (ext = 3.234e+04)
Move report: Detail placement moves 10339 insts, mean move: 0.66 um, max move: 9.31 um
	Max move on inst (dtpth/rf/U1971): (83.20, 142.01) --> (88.54, 138.04)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1222.6MB
Summary Report:
Instances move: 10339 (out of 10340 movable)
Instances flipped: 1
Mean displacement: 0.66 um
Max displacement: 9.31 um (Instance: dtpth/rf/U1971) (83.202, 142.013) -> (88.54, 138.04)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 1.249e+05 (5.519e+04 6.973e+04) (ext = 3.227e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1222.6MB
*** Finished refinePlace (0:04:48 mem=1222.6M) ***
*** End of Placement (cpu=0:01:16, real=0:01:18, mem=1222.6M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 169 )
Density distribution unevenness ratio = 4.340%
*** Free Virtual Timing Model ...(mem=1222.6M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1538 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1211.07)
Total number of fetched objects 12635
End delay calculation. (MEM=1238.28 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1238.28 CPU=0:00:05.8 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4534 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10810  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10810 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10810 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.243508e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               12( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1236.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1236.77 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1236.77 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1236.77 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1236.77 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1236.77 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1236.77 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 38523
[NR-eGR] metal2  (2V) length: 4.062495e+04um, number of vias: 49869
[NR-eGR] metal3  (3H) length: 5.248480e+04um, number of vias: 15136
[NR-eGR] metal4  (4V) length: 2.528392e+04um, number of vias: 1222
[NR-eGR] metal5  (5H) length: 4.475665e+03um, number of vias: 1098
[NR-eGR] metal6  (6V) length: 8.720190e+03um, number of vias: 51
[NR-eGR] metal7  (7H) length: 3.079450e+02um, number of vias: 37
[NR-eGR] metal8  (8V) length: 6.202350e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.325177e+05um, number of vias: 105936
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.154835e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.53 seconds, mem = 1175.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:36, real = 0: 1:38, mem = 1172.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDrawView ameba
<CMD> zoomBox -108.62000 9.43500 306.08150 187.72100
<CMD> zoomBox -75.69050 25.02300 276.80550 176.56600
<CMD> zoomBox -47.70050 38.27250 251.92100 167.08400
<CMD> zoomBox -23.90950 49.53450 230.76950 159.02450
<CMD> zoomBox 13.50300 67.24450 197.50850 146.35100
<CMD> zoomBox 40.57300 80.04000 173.51750 137.19450
<CMD> zoomBox 51.14500 85.02150 164.14800 133.60300
<CMD> zoomBox 67.76950 92.85450 149.41500 127.95500
<CMD> zoomBox 74.26200 95.91400 143.66100 125.74950
<CMD> zoomBox 67.76900 92.85450 149.41550 127.95550
<CMD> zoomBox 51.14400 85.02100 164.14950 133.60350
<CMD> zoomBox 28.13350 74.17850 184.54300 141.42100
<CMD> zoomBox -3.71550 59.17150 212.76900 152.24100
<CMD> zoomBox -23.96900 49.62800 230.71900 159.12200
<CMD> zoomBox -75.82950 25.19150 276.68050 176.74050
<CMD> zoomBox -108.90650 9.65150 305.81150 187.94450
<CMD> zoomBox -147.82050 -8.63050 340.08300 201.12600
<CMD> zoomBox -66.15600 13.32550 150.33150 106.39650
<CMD> zoomBox -39.66250 20.52100 93.28850 77.67850
<CMD> zoomBox -33.30650 22.23900 79.70200 70.82300
<CMD> zoomBox -18.89600 26.37100 50.50550 56.20750
<CMD> zoomBox -15.36600 27.39000 43.62500 52.75100
<CMD> zoomBox -7.52300 29.67200 28.70500 45.24700
<CMD> zoomBox -5.63800 30.22900 25.15600 43.46800
<CMD> zoomBox -21.17950 25.17950 48.22400 55.01700
<CMD> zoomBox -32.18050 21.46400 63.87950 62.76150
<CMD> zoomBox -41.95050 18.17200 71.06100 66.75700
<CMD> zoomBox -53.46050 14.26750 79.49450 71.42650
<CMD> zoomBox -67.00150 9.67400 89.41600 76.92000
<CMD> zoomBox -82.93200 4.27000 101.08850 83.38300
<CMD> zoomBox -101.90300 -2.08750 114.59200 90.98650
<CMD> zoomBox -124.22150 -9.56700 130.47850 99.93200
<CMD> zoomBox -96.69750 -1.28000 119.79800 91.79450
<CMD> zoomBox -239.98500 -44.43650 174.75300 133.86500
<CMD> zoomBox -514.47900 -127.11200 280.03000 214.45850
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox -407.06200 -93.42150 268.27100 196.91350
<CMD> zoomBox -314.32950 -65.26100 259.70400 181.52400
<CMD> zoomBox -235.30450 -41.45900 252.62400 168.30800
<CMD> zoomBox -167.96100 -21.28450 246.77800 157.01750
<CMD> zoomBox -110.71950 -4.13650 241.80950 147.42050
<CMD> zoomBox -62.06400 10.43950 237.58600 139.26300
<CMD> zoomBox -20.70650 22.82900 233.99600 132.32900
<CMD> setDrawView ameba
<CMD> zoomBox 27.85400 38.27500 211.87800 117.38950
<CMD> zoomBox 5.42400 31.30700 221.92300 124.38300
<CMD> zoomBox -52.00900 13.46500 247.64400 142.29000
<CMD> zoomBox -88.53200 2.11900 264.00050 153.67750
<CMD> zoomBox -131.50050 -11.22950 283.24350 167.07450
<CMD> zoomBox -91.01650 12.34950 261.51550 163.90800
<CMD> zoomBox -57.01950 32.26700 242.63300 161.09200
<CMD> zoomBox -5.64350 65.86150 210.85650 158.93800
<CMD> zoomBox 14.42050 79.00900 198.44700 158.12450
<CMD> zoomBox 45.97250 99.68400 178.93200 156.84500
<CMD> zoomBox 58.52900 107.61750 171.54500 156.20450
<CMD> zoomBox 69.20200 114.36100 165.26600 155.66000
<CMD> zoomBox 78.39850 120.05900 160.05300 155.16350
<CMD> zoomBox 86.21500 124.90250 155.62200 154.74150
<CMD> zoomBox 98.68850 132.33850 148.83500 153.89700
<CMD> zoomBox 103.60100 135.24200 146.22550 153.56700
<CMD> gui_select -rect {133.14100 151.23050 133.00750 149.99550}
<CMD> zoomSelected
<CMD> zoomBox 91.71550 132.48550 150.71250 157.84900
<CMD> zoomBox 83.89700 129.95000 153.30500 159.78950
<CMD> zoomBox 74.69800 126.96700 156.35500 162.07250
<CMD> zoomBox 51.07100 119.27950 164.09150 167.86850
<CMD> zoomBox 33.93750 114.20350 166.90300 171.36700
<CMD> zoomBox -9.45400 101.20600 174.58150 180.32550
<CMD> zoomBox -36.81900 92.63550 179.69350 185.71700
<CMD> zoomBox -101.02800 63.78650 198.64400 192.61950
<CMD> zoomBox 7.37700 114.73100 163.80850 181.98300
<CMD> zoomBox 25.10800 123.23850 158.07550 180.40300
<CMD> zoomBox 52.76000 137.46550 148.82900 178.76700
<CMD> zoomBox 63.55900 143.06250 145.21850 178.16900
<CMD> zoomBox 80.54100 151.86400 139.54000 177.22850
<CMD> zoomBox 87.17300 155.30100 137.32250 176.86100
<CMD> zoomBox 92.81050 158.22300 135.43750 176.54900
<CMD> zoomBox 105.13750 164.61200 131.31600 175.86650
<CMD> zoomBox 112.72300 168.54300 128.80050 175.45500
<CMD> zoomBox 105.13500 164.61050 131.31700 175.86650
<CMD> zoomBox 97.51150 160.68100 133.75000 176.26050
<CMD> zoomBox 79.97050 151.78300 138.97950 177.15200
<CMD> zoomBox 38.24850 130.75300 151.29300 179.35250
<CMD> zoomBox -16.59600 103.10850 167.47900 182.24500
<CMD> zoomBox -71.18500 75.59200 183.59000 185.12350
<CMD> zoomBox -146.74250 37.50700 205.89000 189.10850
<CMD> zoomBox -18.66350 59.03100 197.89850 152.13400
<CMD> zoomBox 94.73300 78.08700 190.82300 119.39750
<CMD> zoomBox 137.96550 85.35250 188.12550 106.91700
<CMD> zoomBox 156.18350 88.42900 186.98850 101.67250
<CMD> zoomBox 167.37150 90.31850 186.29050 98.45200
<CMD> zoomBox 170.04250 90.76950 186.12400 97.68300
<CMD> zoomBox 145.04300 86.44300 187.68400 104.77500
<CMD> zoomBox 94.80450 77.31600 190.90750 118.63200
<CMD> zoomBox 38.10700 66.86550 194.59550 134.14200
<CMD> zoomBox -96.21100 41.50550 203.57250 170.38650
<CMD> zoomBox -272.77500 8.02100 215.37250 217.88250
<CMD> zoomBox -121.58300 66.11350 178.20150 194.99500
<CMD> zoomBox -27.37300 102.34750 156.73250 181.49700
<CMD> zoomBox 30.53850 124.60000 143.60350 173.20800
<CMD> zoomBox -53.86000 92.17050 162.73700 185.28850
<CMD> zoomBox -164.80300 49.43450 187.88850 201.06150
<CMD> zoomBox -428.07500 -52.73900 247.57400 237.73200
<CMD> zoomBox -200.31150 -25.22250 214.62300 153.16350
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> zoomBox -82.43800 7.31050 134.16150 100.42950
<CMD> zoomBox -242.24100 -34.37050 245.92050 175.49700
<CMD> setDrawView ameba
<CMD> zoomBox -183.46700 -15.04650 231.47100 163.34100
<CMD> zoomBox -91.93850 15.92250 207.85400 144.80750
<CMD> zoomBox -56.26700 28.10650 198.55750 137.65900
<CMD> deselectAll
<CMD> selectObject Module dtpth
<CMD> zoomBox -86.65750 15.81650 213.13650 144.70200
<CMD> zoomBox -122.41050 1.35800 230.28800 152.98800
<CMD> setDrawView fplan
<CMD> zoomBox -32.21150 36.77300 222.61350 146.32600
<CMD> zoomBox -120.96600 1.28700 231.73400 152.91750
<CMD> setDrawView place
<CMD> zoomBox -179.69800 -20.74350 235.24350 157.64550
<CMD> zoomBox -237.84200 -44.25350 250.32450 165.61600
<CMD> zoomBox -185.20250 -25.78950 229.73900 152.59950
<CMD> zoomBox -141.09250 -10.19250 211.60750 141.43800
<CMD> zoomBox -103.59900 3.06450 196.19600 131.95050
<CMD> zoomBox -2.04350 38.97350 154.45200 106.25300
<CMD> zoomBox 28.73300 49.85600 141.80100 98.46550
<CMD> zoomBox 40.75250 54.10600 136.86050 95.42400
<CMD> zoomBox 50.96900 57.71850 132.66100 92.83900
<CMD> zoomBox 28.73300 49.85600 141.80100 98.46550
<CMD> zoomBox -2.04400 38.97350 154.45150 106.25300
<CMD> zoomBox -44.64150 23.91150 171.96100 117.03200
<CMD> zoomBox -141.09400 -10.19350 211.60800 141.43800
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin clk
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1186.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin rst
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1182.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin dram_rw_bar
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1184.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin {{dram_address[0]} {dram_address[1]} {dram_address[2]} {dram_address[3]} {dram_address[4]} {dram_address[5]} {dram_address[6]} {dram_address[7]} {dram_address[8]} {dram_address[9]} {dram_address[10]} {dram_address[11]} {dram_address[12]} {dram_address[13]} {dram_address[14]} {dram_address[15]} {dram_address[16]} {dram_address[17]} {dram_address[18]} {dram_address[19]} {dram_address[20]} {dram_address[21]} {dram_address[22]} {dram_address[23]} {dram_address[24]} {dram_address[25]} {dram_address[26]} {dram_address[27]} {dram_address[28]} {dram_address[29]} {dram_address[30]} {dram_address[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1183.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{dram_address[0]} {dram_address[1]} {dram_address[2]} {dram_address[3]} {dram_address[4]} {dram_address[5]} {dram_address[6]} {dram_address[7]} {dram_address[8]} {dram_address[9]} {dram_address[10]} {dram_address[11]} {dram_address[12]} {dram_address[13]} {dram_address[14]} {dram_address[15]} {dram_address[16]} {dram_address[17]} {dram_address[18]} {dram_address[19]} {dram_address[20]} {dram_address[21]} {dram_address[22]} {dram_address[23]} {dram_address[24]} {dram_address[25]} {dram_address[26]} {dram_address[27]} {dram_address[28]} {dram_address[29]} {dram_address[30]} {dram_address[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1183.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{dram_in[0]} {dram_in[1]} {dram_in[2]} {dram_in[3]} {dram_in[4]} {dram_in[5]} {dram_in[6]} {dram_in[7]} {dram_in[8]} {dram_in[9]} {dram_in[10]} {dram_in[11]} {dram_in[12]} {dram_in[13]} {dram_in[14]} {dram_in[15]} {dram_in[16]} {dram_in[17]} {dram_in[18]} {dram_in[19]} {dram_in[20]} {dram_in[21]} {dram_in[22]} {dram_in[23]} {dram_in[24]} {dram_in[25]} {dram_in[26]} {dram_in[27]} {dram_in[28]} {dram_in[29]} {dram_in[30]} {dram_in[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1185.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{dram_out[0]} {dram_out[1]} {dram_out[2]} {dram_out[3]} {dram_out[4]} {dram_out[5]} {dram_out[6]} {dram_out[7]} {dram_out[8]} {dram_out[9]} {dram_out[10]} {dram_out[11]} {dram_out[12]} {dram_out[13]} {dram_out[14]} {dram_out[15]} {dram_out[16]} {dram_out[17]} {dram_out[18]} {dram_out[19]} {dram_out[20]} {dram_out[21]} {dram_out[22]} {dram_out[23]} {dram_out[24]} {dram_out[25]} {dram_out[26]} {dram_out[27]} {dram_out[28]} {dram_out[29]} {dram_out[30]} {dram_out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1185.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{iram_address[0]} {iram_address[1]} {iram_address[2]} {iram_address[3]} {iram_address[4]} {iram_address[5]} {iram_address[6]} {iram_address[7]} {iram_address[8]} {iram_address[9]} {iram_address[10]} {iram_address[11]} {iram_address[12]} {iram_address[13]} {iram_address[14]} {iram_address[15]} {iram_address[16]} {iram_address[17]} {iram_address[18]} {iram_address[19]} {iram_address[20]} {iram_address[21]} {iram_address[22]} {iram_address[23]} {iram_address[24]} {iram_address[25]} {iram_address[26]} {iram_address[27]} {iram_address[28]} {iram_address[29]} {iram_address[30]} {iram_address[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1186.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{iram_out[0]} {iram_out[1]} {iram_out[2]} {iram_out[3]} {iram_out[4]} {iram_out[5]} {iram_out[6]} {iram_out[7]} {iram_out[8]} {iram_out[9]} {iram_out[10]} {iram_out[11]} {iram_out[12]} {iram_out[13]} {iram_out[14]} {iram_out[15]} {iram_out[16]} {iram_out[17]} {iram_out[18]} {iram_out[19]} {iram_out[20]} {iram_out[21]} {iram_out[22]} {iram_out[23]} {iram_out[24]} {iram_out[25]} {iram_out[26]} {iram_out[27]} {iram_out[28]} {iram_out[29]} {iram_out[30]} {iram_out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1185.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{iram_out[0]} {iram_out[1]} {iram_out[2]} {iram_out[3]} {iram_out[4]} {iram_out[5]} {iram_out[6]} {iram_out[7]} {iram_out[8]} {iram_out[9]} {iram_out[10]} {iram_out[11]} {iram_out[12]} {iram_out[13]} {iram_out[14]} {iram_out[15]} {iram_out[16]} {iram_out[17]} {iram_out[18]} {iram_out[19]} {iram_out[20]} {iram_out[21]} {iram_out[22]} {iram_out[23]} {iram_out[24]} {iram_out[25]} {iram_out[26]} {iram_out[27]} {iram_out[28]} {iram_out[29]} {iram_out[30]} {iram_out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1184.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -101.98100 20.66700 114.62300 113.78800
<CMD> zoomBox -114.52300 10.96850 140.30550 120.52300
<CMD> zoomBox -129.27900 -0.37100 170.52050 128.51700
<CMD> zoomBox -146.51400 -13.42150 206.19150 138.21150
<CMD> zoomBox -190.64450 -47.15600 297.52900 162.71650
**ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1031.7M, totSessionCpu=0:07:21 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -fixCap                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               single
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1052.4M, totSessionCpu=0:07:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1221.9M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1221.89 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4534 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10869  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10869 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10869 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.491448e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         8( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1226.42 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1226.42 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1226.42 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1226.42 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1226.42 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1226.42 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 38745
[NR-eGR] metal2  (2V) length: 4.234538e+04um, number of vias: 50220
[NR-eGR] metal3  (3H) length: 5.903944e+04um, number of vias: 15337
[NR-eGR] metal4  (4V) length: 2.755449e+04um, number of vias: 1415
[NR-eGR] metal5  (5H) length: 1.259697e+04um, number of vias: 1273
[NR-eGR] metal6  (6V) length: 1.389948e+04um, number of vias: 64
[NR-eGR] metal7  (7H) length: 8.635750e+02um, number of vias: 50
[NR-eGR] metal8  (8V) length: 1.455615e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.577549e+05um, number of vias: 107104
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.189605e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.87 sec, Curr Mem: 1220.42 MB )
Extraction called for design 'dlx' of instances=10340 and nets=11314 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1218.418M)

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1380.48)
Total number of fetched objects 12635
End delay calculation. (MEM=1359.99 CPU=0:00:06.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1359.99 CPU=0:00:07.3 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:07:37 mem=1360.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.724  |  1.724  |  2.422  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    184 (184)     |   -0.265   |    185 (185)     |
|   max_tran     |    121 (6936)    |   -0.713   |    122 (6937)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.901%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1150.1M, totSessionCpu=0:07:38 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1288.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1288.3M) ***
*** Starting optimizing excluded clock nets MEM= 1288.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1288.3M) ***
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:38.6/0:27:06.9 (0.3), mem = 1288.3M
*** DrvOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:07:43.5/0:27:11.8 (0.3), mem = 1312.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:43.8/0:27:12.2 (0.3), mem = 1312.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   164|  8329|    -0.75|   205|   205|    -0.28|     0|     0|     0|     0|     1.72|     0.00|       0|       0|       0|  56.90|          |         |
|     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|     1.94|     0.00|     168|       0|      69|  57.58| 0:00:31.0|  1661.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       1|       0|       2|  57.58| 0:00:01.0|  1661.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  57.58| 0:00:00.0|  1661.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:32.5 real=0:00:33.0 mem=1661.9M) ***

*** Starting refinePlace (0:08:21 mem=1661.9M) ***
Total net bbox length = 1.224e+05 (5.498e+04 6.739e+04) (ext = 2.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 10509 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 312 insts, mean move: 0.33 um, max move: 1.78 um
	Max move on inst (dtpth/rf/U584): (57.76, 157.64) --> (57.38, 159.04)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1661.9MB
Summary Report:
Instances move: 312 (out of 10509 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 1.78 um (Instance: dtpth/rf/U584) (57.76, 157.64) -> (57.38, 159.04)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Total net bbox length = 1.224e+05 (5.503e+04 6.740e+04) (ext = 2.491e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1661.9MB
*** Finished refinePlace (0:08:22 mem=1661.9M) ***
*** maximum move = 1.78 um ***
*** Finished re-routing un-routed nets (1661.9M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1661.9M) ***
*** DrvOpt [finish] : cpu/real = 0:00:38.6/0:00:38.6 (1.0), totSession cpu/real = 0:08:22.4/0:27:50.7 (0.3), mem = 1642.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1177.9M, totSessionCpu=0:08:22 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:22.5/0:27:50.8 (0.3), mem = 1351.9M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 435 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    57.58%|   0:00:00.0| 1370.9M|   default|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1370.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1370.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:08:33.2/0:28:01.5 (0.3), mem = 1351.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:33.8/0:28:02.2 (0.3), mem = 1370.9M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.030  TNS Slack 0.000 Density 57.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.58%|        -|   0.030|   0.000|   0:00:00.0| 1370.9M|
|    57.57%|        6|   0.030|   0.000|   0:00:05.0| 1412.1M|
|    57.57%|        4|   0.030|   0.000|   0:00:03.0| 1412.1M|
|    57.56%|        3|   0.030|   0.000|   0:00:02.0| 1412.1M|
|    57.56%|        2|   0.030|   0.000|   0:00:01.0| 1412.1M|
|    57.55%|        2|   0.030|   0.000|   0:00:02.0| 1412.1M|
|    57.55%|        1|   0.030|   0.000|   0:00:00.0| 1412.1M|
|    57.55%|        0|   0.030|   0.000|   0:00:01.0| 1412.1M|
|    57.55%|        3|   0.030|   0.000|   0:00:01.0| 1412.1M|
|    57.55%|        0|   0.030|   0.000|   0:00:00.0| 1412.1M|
|    57.55%|        0|   0.030|   0.000|   0:00:00.0| 1412.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.030  TNS Slack 0.000 Density 57.55
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:17.0) (real = 0:00:17.0) **
*** AreaOpt [finish] : cpu/real = 0:00:16.5/0:00:16.6 (1.0), totSession cpu/real = 0:08:50.4/0:28:18.7 (0.3), mem = 1412.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1353.02M, totSessionCpu=0:08:50).

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:51.9/0:28:20.3 (0.3), mem = 1370.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 57.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.55%|        -|   0.020|   0.000|   0:00:00.0| 1370.1M|
|    57.54%|        3|   0.020|   0.000|   0:00:04.0| 1411.3M|
|    57.54%|        2|   0.020|   0.000|   0:00:02.0| 1411.3M|
|    57.53%|        2|   0.020|   0.000|   0:00:01.0| 1411.3M|
|    57.53%|        2|   0.020|   0.000|   0:00:01.0| 1411.3M|
|    57.53%|        1|   0.020|   0.000|   0:00:01.0| 1411.3M|
|    57.53%|        0|   0.020|   0.000|   0:00:00.0| 1411.3M|
|    57.53%|        0|   0.020|   0.000|   0:00:01.0| 1411.3M|
|    57.53%|        1|   0.020|   0.000|   0:00:01.0| 1411.3M|
|    57.53%|        0|   0.020|   0.000|   0:00:00.0| 1411.3M|
|    57.53%|        0|   0.020|   0.000|   0:00:00.0| 1411.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 57.53
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:12.9) (real = 0:00:13.0) **
*** Starting refinePlace (0:09:04 mem=1411.3M) ***
Total net bbox length = 1.224e+05 (5.503e+04 6.738e+04) (ext = 2.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 10499 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1411.3MB
Summary Report:
Instances move: 0 (out of 10499 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.224e+05 (5.503e+04 6.738e+04) (ext = 2.491e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1411.3MB
*** Finished refinePlace (0:09:05 mem=1411.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1411.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1411.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:13.2/0:00:13.3 (1.0), totSession cpu/real = 0:09:05.1/0:28:33.6 (0.3), mem = 1411.3M
End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1351.18M, totSessionCpu=0:09:05).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4534 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11028  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11028 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11028 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.491784e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         9( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal4  (4)         8( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1357.75 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1357.75 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1357.75 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1357.75 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1357.75 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1357.75 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 39037
[NR-eGR] metal2  (2V) length: 4.226122e+04um, number of vias: 50533
[NR-eGR] metal3  (3H) length: 5.851066e+04um, number of vias: 15314
[NR-eGR] metal4  (4V) length: 2.786778e+04um, number of vias: 1441
[NR-eGR] metal5  (5H) length: 1.325510e+04um, number of vias: 1250
[NR-eGR] metal6  (6V) length: 1.411428e+04um, number of vias: 57
[NR-eGR] metal7  (7H) length: 7.174600e+02um, number of vias: 45
[NR-eGR] metal8  (8V) length: 1.094030e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.578205e+05um, number of vias: 107677
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.165885e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 1.09 sec, Curr Mem: 1340.23 MB )
Extraction called for design 'dlx' of instances=10499 and nets=11473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1338.234M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1332.25)
Total number of fetched objects 12794
End delay calculation. (MEM=1360.19 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1360.19 CPU=0:00:06.9 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:16.3/0:28:44.8 (0.3), mem = 1360.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  57.53|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       1|  57.53| 0:00:01.0|  1411.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  57.53| 0:00:00.0|  1411.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1411.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:09:21.7/0:28:50.2 (0.3), mem = 1392.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:22 mem=1392.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 10499 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 4.274%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1392.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1392.2MB
Summary Report:
Instances move: 0 (out of 10499 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1392.2MB
*** Finished refinePlace (0:09:22 mem=1392.2M) ***

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dlx' of instances=10499 and nets=11473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1329.684M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1331.7)
Total number of fetched objects 12794
End delay calculation. (MEM=1358.9 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1358.9 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:09:32 mem=1358.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:11, real = 0:02:12, mem = 1178.0M, totSessionCpu=0:09:32 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:15, mem = 1180.3M, totSessionCpu=0:09:34 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1096.8M, totSessionCpu=0:09:34 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeHoldViews                 { default }
setOptMode -activeSetupViews                { default }
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               single
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1102.1M, totSessionCpu=0:09:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1276.9M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:38 mem=1425.4M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_q40VOn/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_q40VOn -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1413.86)
Total number of fetched objects 12794
End delay calculation. (MEM=1393.36 CPU=0:00:05.8 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1393.36 CPU=0:00:06.8 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:09:49 mem=1393.4M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:09:50 mem=1408.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=0:09:51 mem=1408.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_q40VOn/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_q40VOn -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:09:52 mem=1421.9M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.529%
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1243.9M, totSessionCpu=0:09:54 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:53.8/0:29:24.0 (0.3), mem = 1409.9M
*info: Run optDesign holdfix with 1 thread.
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:09:53.9/0:29:24.1 (0.3), mem = 1409.9M

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1246.1M, totSessionCpu=0:09:54 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_zGxqf9/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_zGxqf9 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1428.94)
Total number of fetched objects 12794
End delay calculation. (MEM=1409.18 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1409.18 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:10:04 mem=1409.2M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_zGxqf9/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_zGxqf9 -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 1241.9M, totSessionCpu=0:10:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1158.4M, totSessionCpu=0:10:09 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeHoldViews                 { default }
setOptMode -activeSetupViews                { default }
setOptMode -autoHoldViews                   { default}
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -autoViewHoldTargetSlack         0
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1105.3M, totSessionCpu=0:10:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1295.0M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.529%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1175.5M, totSessionCpu=0:10:15 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1349.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1349.4M) ***
*** Starting optimizing excluded clock nets MEM= 1349.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1349.4M) ***
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:15.8/0:29:47.5 (0.3), mem = 1349.4M
*** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:10:21.2/0:29:52.9 (0.3), mem = 1357.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:21.6/0:29:53.4 (0.3), mem = 1357.4M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 435 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    57.53%|   0:00:00.0| 1376.5M|   default|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1376.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1376.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:10:32.3/0:30:04.0 (0.4), mem = 1357.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:33.6/0:30:05.4 (0.4), mem = 1374.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 57.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.53%|        -|   0.020|   0.000|   0:00:00.0| 1374.5M|
|    57.52%|        2|   0.020|   0.000|   0:00:04.0| 1436.2M|
|    57.52%|        2|   0.020|   0.000|   0:00:01.0| 1436.2M|
|    57.52%|        2|   0.020|   0.000|   0:00:01.0| 1436.2M|
|    57.51%|        1|   0.020|   0.000|   0:00:01.0| 1436.2M|
|    57.51%|        1|   0.020|   0.000|   0:00:00.0| 1436.2M|
|    57.51%|        0|   0.020|   0.000|   0:00:00.0| 1436.2M|
|    57.51%|        0|   0.020|   0.000|   0:00:01.0| 1436.2M|
|    57.51%|        0|   0.020|   0.000|   0:00:01.0| 1436.2M|
|    57.51%|        0|   0.020|   0.000|   0:00:00.0| 1436.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 57.51
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
*** Starting refinePlace (0:10:44 mem=1436.2M) ***
Total net bbox length = 1.224e+05 (5.503e+04 6.738e+04) (ext = 2.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 10494 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1436.2MB
Summary Report:
Instances move: 0 (out of 10494 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.224e+05 (5.503e+04 6.738e+04) (ext = 2.491e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1436.2MB
*** Finished refinePlace (0:10:44 mem=1436.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1436.2M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1436.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:11.0/0:00:11.1 (1.0), totSession cpu/real = 0:10:44.6/0:30:16.5 (0.4), mem = 1436.2M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1358.17M, totSessionCpu=0:10:45).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4534 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11023  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11023 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11023 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.491686e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal4  (4)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1364.74 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1364.74 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1364.74 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1364.74 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1364.74 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1364.74 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 39019
[NR-eGR] metal2  (2V) length: 4.230257e+04um, number of vias: 50552
[NR-eGR] metal3  (3H) length: 5.879554e+04um, number of vias: 15316
[NR-eGR] metal4  (4V) length: 2.786878e+04um, number of vias: 1418
[NR-eGR] metal5  (5H) length: 1.294931e+04um, number of vias: 1237
[NR-eGR] metal6  (6V) length: 1.384134e+04um, number of vias: 65
[NR-eGR] metal7  (7H) length: 7.546250e+02um, number of vias: 51
[NR-eGR] metal8  (8V) length: 1.314600e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.578268e+05um, number of vias: 107658
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.164385e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.11 sec, Real: 1.11 sec, Curr Mem: 1346.22 MB )
Extraction called for design 'dlx' of instances=10494 and nets=11468 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1344.223M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1346.24)
Total number of fetched objects 12789
End delay calculation. (MEM=1373.44 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1373.44 CPU=0:00:07.1 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:56.1/0:30:28.0 (0.4), mem = 1373.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  57.51|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  57.51| 0:00:00.0|  1424.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1424.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:11:01.4/0:30:33.3 (0.4), mem = 1405.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:01 mem=1405.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 10494 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 4.260%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1405.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1405.4MB
Summary Report:
Instances move: 0 (out of 10494 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1405.4MB
*** Finished refinePlace (0:11:02 mem=1405.4M) ***

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dlx' of instances=10494 and nets=11468 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1344.934M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1346.95)
Total number of fetched objects 12789
End delay calculation. (MEM=1374.15 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1374.15 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:11:11 mem=1374.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1192.1M, totSessionCpu=0:11:11 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.936  |  1.936  |  3.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.512%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:06, mem = 1192.9M, totSessionCpu=0:11:13 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1108.3M, totSessionCpu=0:11:13 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeSetupViews                { default }
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1113.8M, totSessionCpu=0:11:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1299.2M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:17 mem=1445.6M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_aQnnUe/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_aQnnUe -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1434.11)
Total number of fetched objects 12789
End delay calculation. (MEM=1413.61 CPU=0:00:05.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1413.61 CPU=0:00:06.6 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:11:28 mem=1413.6M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:11:29 mem=1428.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=0:11:30 mem=1428.9M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_aQnnUe/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_aQnnUe -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=0:11:31 mem=1442.9M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.936  |  1.936  |  3.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.512%
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1254.5M, totSessionCpu=0:11:33 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:33.1/0:31:06.7 (0.4), mem = 1426.9M
*info: Run optDesign holdfix with 1 thread.
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:11:33.2/0:31:06.8 (0.4), mem = 1426.9M

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1256.7M, totSessionCpu=0:11:33 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_p2GuWB/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_p2GuWB -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1445.91)
Total number of fetched objects 12789
End delay calculation. (MEM=1445.24 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1445.24 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:07.0 totSessionCpu=0:11:43 mem=1445.2M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_p2GuWB/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_p2GuWB -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.936  |  1.936  |  3.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.512%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1254.4M, totSessionCpu=0:11:48 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> deselectAll
<CMD> zoomBox -142.89150 -21.00500 156.90800 107.88300
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 12 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 127 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 2210 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 4748 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 13146 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 20243 filler insts added - prefix FILLER (CPU: 0:00:03.0).
For 20243 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.57 (MB), peak = 1471.58 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1366.3M, init mem=1366.3M)
*info: Placed = 30737         
*info: Unplaced = 0           
Placement Density:100.00%(32701/32701)
Placement Density (including fixed std cells):100.00%(32701/32701)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=1366.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1366.3M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Jul  9 18:31:42 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=11468)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Sun Jul  9 18:31:42 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11267 nets.
#Voltage range [1.100 - 1.100] has 9 nets.
#Voltage range [0.000 - 0.000] has 192 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.17 (MB), peak = 1471.58 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1201.89 (MB), peak = 1471.58 (MB)
#
#Finished routing data preparation on Sun Jul  9 18:31:43 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.50 (MB)
#Total memory = 1202.07 (MB)
#Peak memory = 1471.58 (MB)
#
#
#Start global routing on Sun Jul  9 18:31:43 2023
#
#
#Start global routing initialization on Sun Jul  9 18:31:43 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Jul  9 18:31:43 2023
#
#Start routing resource analysis on Sun Jul  9 18:31:43 2023
#
#Routing resource analysis is done on Sun Jul  9 18:31:44 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1362           0        8281    76.69%
#  metal2         V        1007           0        8281     0.00%
#  metal3         H        1362           0        8281     0.00%
#  metal4         V         683           0        8281     0.00%
#  metal5         H         680           0        8281     0.00%
#  metal6         V         683           0        8281     0.00%
#  metal7         H         226           0        8281     0.00%
#  metal8         V         227           0        8281     3.14%
#  metal9         H          86           5        8281     9.62%
#  metal10        V          68          23        8281    26.18%
#  --------------------------------------------------------------
#  Total                   6384       3.08%       82810    11.56%
#
#
#
#
#Global routing data preparation is done on Sun Jul  9 18:31:44 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.49 (MB), peak = 1471.58 (MB)
#
#
#Global routing initialization is done on Sun Jul  9 18:31:44 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.73 (MB), peak = 1471.58 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1216.92 (MB), peak = 1471.58 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1224.52 (MB), peak = 1471.58 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1228.17 (MB), peak = 1471.58 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 444 (skipped).
#Total number of routable nets = 11024.
#Total number of nets in the design = 11468.
#
#11024 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11024  
#-----------------------------
#        Total           11024  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11024  
#-----------------------------
#        Total           11024  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2        2(0.02%)      1(0.01%)   (0.04%)
#  metal3        0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      2(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            866.00 |            867.00 |     5.59    11.20   184.80   184.80 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |             33.00 |             33.00 |   190.40    -0.01   191.34   184.80 |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   866.00 | (metal1)   867.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 143950 um.
#Total half perimeter of net bounding box = 130857 um.
#Total wire length on LAYER metal1 = 132 um.
#Total wire length on LAYER metal2 = 40843 um.
#Total wire length on LAYER metal3 = 60155 um.
#Total wire length on LAYER metal4 = 31294 um.
#Total wire length on LAYER metal5 = 8709 um.
#Total wire length on LAYER metal6 = 2816 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64340
#Up-Via Summary (total 64340):
#           
#-----------------------
# metal1          37468
# metal2          22469
# metal3           3745
# metal4            492
# metal5            166
#-----------------------
#                 64340 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 26.38 (MB)
#Total memory = 1228.46 (MB)
#Peak memory = 1471.58 (MB)
#
#Finished global routing on Sun Jul  9 18:32:07 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.32 (MB), peak = 1471.58 (MB)
#Start Track Assignment.
#Done with 16183 horizontal wires in 3 hboxes and 17522 vertical wires in 3 hboxes.
#Done with 3914 horizontal wires in 3 hboxes and 4295 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       133.16 	  0.00%  	  0.00% 	  0.00%
# metal2     40933.72 	  0.10%  	  0.00% 	  0.00%
# metal3     59455.17 	  0.04%  	  0.00% 	  0.00%
# metal4     31456.46 	  0.02%  	  0.00% 	  0.00%
# metal5      8742.38 	  0.00%  	  0.00% 	  0.00%
# metal6      2823.10 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      143543.99  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 151168 um.
#Total half perimeter of net bounding box = 130857 um.
#Total wire length on LAYER metal1 = 5356 um.
#Total wire length on LAYER metal2 = 40754 um.
#Total wire length on LAYER metal3 = 61967 um.
#Total wire length on LAYER metal4 = 31511 um.
#Total wire length on LAYER metal5 = 8751 um.
#Total wire length on LAYER metal6 = 2828 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64340
#Up-Via Summary (total 64340):
#           
#-----------------------
# metal1          37468
# metal2          22469
# metal3           3745
# metal4            492
# metal5            166
#-----------------------
#                 64340 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1227.55 (MB), peak = 1471.58 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 36.04 (MB)
#Total memory = 1227.56 (MB)
#Peak memory = 1471.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:01:10, elapsed time = 00:01:10, memory = 1232.29 (MB), peak = 1471.58 (MB)
#Complete Detail Routing.
#Total wire length = 154797 um.
#Total half perimeter of net bounding box = 130857 um.
#Total wire length on LAYER metal1 = 7681 um.
#Total wire length on LAYER metal2 = 52201 um.
#Total wire length on LAYER metal3 = 53972 um.
#Total wire length on LAYER metal4 = 29246 um.
#Total wire length on LAYER metal5 = 8949 um.
#Total wire length on LAYER metal6 = 2748 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66506
#Up-Via Summary (total 66506):
#           
#-----------------------
# metal1          39519
# metal2          22614
# metal3           3719
# metal4            489
# metal5            165
#-----------------------
#                 66506 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:10
#Elapsed time = 00:01:10
#Increased memory = 2.62 (MB)
#Total memory = 1230.18 (MB)
#Peak memory = 1471.58 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1231.54 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jul  9 18:33:30 2023
#
#
#Start Post Route Wire Spread.
#Done with 5564 horizontal wires in 6 hboxes and 4963 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 158154 um.
#Total half perimeter of net bounding box = 130857 um.
#Total wire length on LAYER metal1 = 7724 um.
#Total wire length on LAYER metal2 = 53311 um.
#Total wire length on LAYER metal3 = 55515 um.
#Total wire length on LAYER metal4 = 29853 um.
#Total wire length on LAYER metal5 = 8989 um.
#Total wire length on LAYER metal6 = 2763 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66506
#Up-Via Summary (total 66506):
#           
#-----------------------
# metal1          39519
# metal2          22614
# metal3           3719
# metal4            489
# metal5            165
#-----------------------
#                 66506 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1229.65 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1229.65 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 158154 um.
#Total half perimeter of net bounding box = 130857 um.
#Total wire length on LAYER metal1 = 7724 um.
#Total wire length on LAYER metal2 = 53311 um.
#Total wire length on LAYER metal3 = 55515 um.
#Total wire length on LAYER metal4 = 29853 um.
#Total wire length on LAYER metal5 = 8989 um.
#Total wire length on LAYER metal6 = 2763 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66506
#Up-Via Summary (total 66506):
#           
#-----------------------
# metal1          39519
# metal2          22614
# metal3           3719
# metal4            489
# metal5            165
#-----------------------
#                 66506 
#
#detailRoute Statistics:
#Cpu time = 00:01:31
#Elapsed time = 00:01:31
#Increased memory = -0.03 (MB)
#Total memory = 1227.53 (MB)
#Peak memory = 1471.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:02:02
#Increased memory = 12.98 (MB)
#Total memory = 1198.83 (MB)
#Peak memory = 1471.58 (MB)
#Number of warnings = 3
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jul  9 18:33:43 2023
#
#Default setup view is reset to default.
#Default setup view is reset to default.
#routeDesign: cpu time = 00:02:02, elapsed time = 00:02:02, memory = 1172.92 (MB), peak = 1471.58 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode

Usage: setAnalysisMode [-help] [-reset] [-analysisType {single|bcwc|onChipVariation}]
                       [-asyncChecks {async|noAsync|asyncOnly}] [-caseAnalysis {true|false}] [-checkType {setup|hold}]
                       [-clkNetsMarking {beforeConstProp|afterConstProp}] [-clkSrcPath {true|false}]
                       [-clockGatingCheck {true|false}] [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}]
                       [-cppr {both|none|setup|hold}] [-honorActiveLogicView {true|false}]
                       [-honorClockDomains {true|false}] [-log {true|false}] [-propSlew {true|false}]
                       [-sequentialConstProp {true|false}] [-skew {true|false}] [-timeBorrowing {true|false}]
                       [-timingEngine {statistical|static}] [-timingSelfLoopsNoSkew {true|false}]
                       [-usefulSkew {true|false}] [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]

**ERROR: (IMPTCM-60):	No option specified for command "setAnalysisMode". Must specify at least one valid option.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1173.6M, totSessionCpu=0:14:31 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeHoldViews                 { default }
setOptMode -activeSetupViews                { default }
setOptMode -autoHoldViews                   { default}
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -autoViewHoldTargetSlack         0
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1136.1M, totSessionCpu=0:14:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1314.9M)
Extraction called for design 'dlx' of instances=30737 and nets=11468 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1307.887M)
AAE DB initialization (MEM=1336.5 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1489.03)
Total number of fetched objects 12789
End delay calculation. (MEM=1503.82 CPU=0:00:06.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1476.75 CPU=0:00:07.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:08.0 totSessionCpu=0:14:45 mem=1476.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.945  |  1.945  |  3.024  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.512%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1238.4M, totSessionCpu=0:14:46 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1406.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1406.0M) ***
*** Starting optimizing excluded clock nets MEM= 1406.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1406.0M) ***
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:46.8/0:36:41.7 (0.4), mem = 1406.0M
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:14:52.5/0:36:47.4 (0.4), mem = 1430.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:53.0/0:36:47.9 (0.4), mem = 1430.0M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 435 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   100.00%|   0:00:01.0| 1449.1M|   default|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1449.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1449.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:15:04.3/0:36:59.2 (0.4), mem = 1430.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:06.0/0:37:00.9 (0.4), mem = 1448.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 100.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.00%|        -|   0.020|   0.000|   0:00:00.0| 1448.1M|
|    99.99%|        5|   0.020|   0.000|   0:00:04.0| 1508.3M|
|    99.99%|        2|   0.020|   0.000|   0:00:00.0| 1508.3M|
|    99.99%|        1|   0.020|   0.000|   0:00:01.0| 1508.3M|
|    99.98%|        1|   0.020|   0.000|   0:00:00.0| 1508.3M|
|    99.98%|        1|   0.020|   0.000|   0:00:01.0| 1508.3M|
|    99.98%|        0|   0.020|   0.000|   0:00:00.0| 1508.3M|
|    99.98%|        1|   0.020|   0.000|   0:00:00.0| 1508.3M|
|    99.98%|        1|   0.020|   0.000|   0:00:01.0| 1508.3M|
|    99.98%|        0|   0.020|   0.000|   0:00:01.0| 1508.3M|
|    99.98%|        0|   0.020|   0.000|   0:00:00.0| 1508.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 99.98
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.8) (real = 0:00:10.0) **
*** Starting refinePlace (0:15:15 mem=1508.3M) ***
Total net bbox length = 1.224e+05 (5.503e+04 6.737e+04) (ext = 2.491e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 30730 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 1.224e+05 (5.503e+04 6.737e+04) (ext = 2.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1508.3MB
*** Finished refinePlace (0:15:16 mem=1508.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1508.3M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1508.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:15:16.0/0:37:10.9 (0.4), mem = 1508.3M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:10, mem=1429.26M, totSessionCpu=0:15:16).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4534 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11016  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11016 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11016 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.491238e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal4  (4)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1440.07 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1440.07 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1440.07 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1440.07 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1440.07 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1440.07 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 38997
[NR-eGR] metal2  (2V) length: 4.229997e+04um, number of vias: 50546
[NR-eGR] metal3  (3H) length: 5.866240e+04um, number of vias: 15285
[NR-eGR] metal4  (4V) length: 2.779215e+04um, number of vias: 1420
[NR-eGR] metal5  (5H) length: 1.312064e+04um, number of vias: 1233
[NR-eGR] metal6  (6V) length: 1.396320e+04um, number of vias: 59
[NR-eGR] metal7  (7H) length: 7.258550e+02um, number of vias: 47
[NR-eGR] metal8  (8V) length: 1.225070e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.577893e+05um, number of vias: 107587
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.165715e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.26 sec, Curr Mem: 1404.34 MB )
Extraction called for design 'dlx' of instances=30730 and nets=11461 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1402.344M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1407.87)
Total number of fetched objects 12782
End delay calculation. (MEM=1444.02 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1444.02 CPU=0:00:07.2 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:27.7/0:37:22.7 (0.4), mem = 1444.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  99.98|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  99.98| 0:00:00.0|  1495.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1495.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:05.6 (1.0), totSession cpu/real = 0:15:33.4/0:37:28.3 (0.4), mem = 1476.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:15:33 mem=1476.0M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 30730 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 0.021%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1476.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1476.0MB
*** Finished refinePlace (0:15:34 mem=1476.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dlx' of instances=30730 and nets=11461 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1405.301M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1410.82)
Total number of fetched objects 12782
End delay calculation. (MEM=1446.24 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1446.24 CPU=0:00:07.2 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:15:43 mem=1446.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1250.4M, totSessionCpu=0:15:43 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.490%
       (99.978% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:16, mem = 1251.2M, totSessionCpu=0:15:45 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1166.1M, totSessionCpu=0:15:45 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeSetupViews                { default }
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1171.3M, totSessionCpu=0:15:46 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1369.3M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:50 mem=1518.0M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_gzdFAv/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_gzdFAv -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1498.23)
Total number of fetched objects 12782
End delay calculation. (MEM=1485.95 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1485.95 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:16:01 mem=1485.9M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:16:02 mem=1501.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:16:02 mem=1501.2M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_gzdFAv/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_gzdFAv -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:16:03 mem=1522.0M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.490%
       (99.978% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1314.2M, totSessionCpu=0:16:05 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:05.5/0:38:01.8 (0.4), mem = 1510.0M
*info: Run optDesign holdfix with 1 thread.
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:16:05.6/0:38:02.0 (0.4), mem = 1510.0M

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1316.4M, totSessionCpu=0:16:06 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_umnJMs/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_umnJMs -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1520.81)
Total number of fetched objects 12782
End delay calculation. (MEM=1528.35 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1528.35 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:16:16 mem=1528.3M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_umnJMs/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_umnJMs -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.490%
       (99.978% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1312.3M, totSessionCpu=0:16:20 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1227.2M, totSessionCpu=0:16:21 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeHoldViews                 { default }
setOptMode -activeSetupViews                { default }
setOptMode -autoHoldViews                   { default}
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -autoViewHoldTargetSlack         0
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1174.2M, totSessionCpu=0:16:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1387.9M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  1.935  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.490%
       (99.978% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1244.6M, totSessionCpu=0:16:27 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1446.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1446.4M) ***
*** Starting optimizing excluded clock nets MEM= 1446.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1446.4M) ***
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:27.6/0:38:25.5 (0.4), mem = 1446.4M
*** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:16:33.3/0:38:31.2 (0.4), mem = 1454.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:33.8/0:38:31.7 (0.4), mem = 1454.4M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 435 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    99.98%|   0:00:00.0| 1473.4M|   default|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1473.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1473.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 0:16:44.8/0:38:42.7 (0.4), mem = 1454.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:46.5/0:38:44.4 (0.4), mem = 1471.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 99.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.98%|        -|   0.020|   0.000|   0:00:00.0| 1471.5M|
|    99.97%|        2|   0.020|   0.000|   0:00:03.0| 1514.1M|
|    99.97%|        0|   0.020|   0.000|   0:00:00.0| 1514.1M|
|    99.97%|        0|   0.020|   0.000|   0:00:00.0| 1514.1M|
|    99.97%|        0|   0.020|   0.000|   0:00:01.0| 1514.1M|
|    99.97%|        0|   0.020|   0.000|   0:00:01.0| 1514.1M|
|    99.97%|        0|   0.020|   0.000|   0:00:00.0| 1514.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 99.97
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
*** Starting refinePlace (0:16:53 mem=1514.1M) ***
Total net bbox length = 1.224e+05 (5.500e+04 6.735e+04) (ext = 2.491e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 30729 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Total net bbox length = 1.224e+05 (5.500e+04 6.735e+04) (ext = 2.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1514.1MB
*** Finished refinePlace (0:16:53 mem=1514.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1514.1M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1514.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:06.6/0:00:06.7 (1.0), totSession cpu/real = 0:16:53.1/0:38:51.1 (0.4), mem = 1514.1M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1455.04M, totSessionCpu=0:16:53).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4534 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11014  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11014 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11014 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.490762e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         9( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        10( 0.05%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               20( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1463.85 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1463.85 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1463.85 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1463.85 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1463.85 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 1463.85 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 38992
[NR-eGR] metal2  (2V) length: 4.229346e+04um, number of vias: 50538
[NR-eGR] metal3  (3H) length: 5.867818e+04um, number of vias: 15291
[NR-eGR] metal4  (4V) length: 2.785094e+04um, number of vias: 1424
[NR-eGR] metal5  (5H) length: 1.304774e+04um, number of vias: 1237
[NR-eGR] metal6  (6V) length: 1.382891e+04um, number of vias: 61
[NR-eGR] metal7  (7H) length: 7.434250e+02um, number of vias: 49
[NR-eGR] metal8  (8V) length: 1.293950e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.577366e+05um, number of vias: 107592
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.172135e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.28 sec, Curr Mem: 1427.12 MB )
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1425.121M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1432.25)
Total number of fetched objects 12781
End delay calculation. (MEM=1467.67 CPU=0:00:06.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1467.67 CPU=0:00:07.2 REAL=0:00:08.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:05.0/0:39:02.9 (0.4), mem = 1467.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  99.97|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.94|     0.00|       0|       0|       0|  99.97| 0:00:00.0|  1518.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1518.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:17:10.6/0:39:08.5 (0.4), mem = 1499.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:17:11 mem=1499.7M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 30729 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 0.025%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1499.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1499.7MB
*** Finished refinePlace (0:17:11 mem=1499.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1425.949M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1433.08)
Total number of fetched objects 12781
End delay calculation. (MEM=1468.5 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1468.5 CPU=0:00:07.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:17:21 mem=1468.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1259.0M, totSessionCpu=0:17:21 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.936  |  1.936  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1259.8M, totSessionCpu=0:17:22 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1175.0M, totSessionCpu=0:17:23 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeSetupViews                { default }
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1180.1M, totSessionCpu=0:17:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1393.5M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:17:27 mem=1542.0M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_FIi5SN/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_FIi5SN -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1522.25)
Total number of fetched objects 12781
End delay calculation. (MEM=1509.96 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1509.96 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:17:38 mem=1510.0M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:17:39 mem=1525.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:17:39 mem=1525.2M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_FIi5SN/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_FIi5SN -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:17:40 mem=1539.2M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.936  |  1.936  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1321.5M, totSessionCpu=0:17:43 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:42.6/0:39:42.0 (0.4), mem = 1525.2M
*info: Run optDesign holdfix with 1 thread.
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:17:42.7/0:39:42.2 (0.4), mem = 1525.2M

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1323.7M, totSessionCpu=0:17:43 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_72mBch/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_72mBch -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1536.05)
Total number of fetched objects 12781
End delay calculation. (MEM=1543.59 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1543.59 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:17:53 mem=1543.6M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_72mBch/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_72mBch -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.936  |  1.936  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.073  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1320.3M, totSessionCpu=0:17:57 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1236.2M, totSessionCpu=0:18:21 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       11
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    11012
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:        2
 +--------------------------------------------------------------
**INFO: Less than half the nets are routed, this design is not in postRoute stage
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Timing::Opt::apply' with error message: '1'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1236.2M, totSessionCpu=0:18:21 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       11
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    11012
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:        2
 +--------------------------------------------------------------
**INFO: Less than half the nets are routed, this design is not in postRoute stage
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1236.2M, totSessionCpu=0:18:22 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       11
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    11012
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:        2
 +--------------------------------------------------------------
**INFO: Less than half the nets are routed, this design is not in postRoute stage
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.07 (MB), peak = 1471.58 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1443.8M, init mem=1460.5M)
*info: Placed = 30729         
*info: Unplaced = 0           
Placement Density:99.97%(32693/32701)
Placement Density (including fixed std cells):99.97%(32693/32701)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=1460.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Jul  9 18:42:23 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=11460)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Sun Jul  9 18:42:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11259 nets.
#Voltage range [1.100 - 1.100] has 9 nets.
#Voltage range [0.000 - 0.000] has 192 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.99 (MB), peak = 1471.58 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1249.52 (MB), peak = 1471.58 (MB)
#
#Finished routing data preparation on Sun Jul  9 18:42:25 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.14 (MB)
#Total memory = 1249.62 (MB)
#Peak memory = 1471.58 (MB)
#
#
#Start global routing on Sun Jul  9 18:42:25 2023
#
#
#Start global routing initialization on Sun Jul  9 18:42:25 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Jul  9 18:42:25 2023
#
#Start routing resource analysis on Sun Jul  9 18:42:25 2023
#
#Routing resource analysis is done on Sun Jul  9 18:42:25 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1362           0        8281    76.68%
#  metal2         V        1007           0        8281     0.00%
#  metal3         H        1362           0        8281     0.00%
#  metal4         V         683           0        8281     0.00%
#  metal5         H         680           0        8281     0.00%
#  metal6         V         683           0        8281     0.00%
#  metal7         H         226           0        8281     0.00%
#  metal8         V         227           0        8281     3.14%
#  metal9         H          86           5        8281     9.62%
#  metal10        V          68          23        8281    26.18%
#  --------------------------------------------------------------
#  Total                   6384       3.08%       82810    11.56%
#
#
#
#
#Global routing data preparation is done on Sun Jul  9 18:42:25 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.63 (MB), peak = 1471.58 (MB)
#
#
#Global routing initialization is done on Sun Jul  9 18:42:25 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.43 (MB), peak = 1471.58 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1265.95 (MB), peak = 1471.58 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1276.97 (MB), peak = 1471.58 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1274.55 (MB), peak = 1471.58 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 446 (skipped).
#Total number of routable nets = 11014.
#Total number of nets in the design = 11460.
#
#11014 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11014  
#-----------------------------
#        Total           11014  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           11014  
#-----------------------------
#        Total           11014  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2        3(0.04%)      1(0.01%)   (0.05%)
#  metal3        0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      3(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            865.00 |            866.00 |     5.59    11.20   184.80   184.80 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |             33.00 |             33.00 |   190.40    -0.01   191.34   184.80 |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   865.00 | (metal1)   866.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 143807 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 132 um.
#Total wire length on LAYER metal2 = 40829 um.
#Total wire length on LAYER metal3 = 60233 um.
#Total wire length on LAYER metal4 = 31054 um.
#Total wire length on LAYER metal5 = 8753 um.
#Total wire length on LAYER metal6 = 2806 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64278
#Up-Via Summary (total 64278):
#           
#-----------------------
# metal1          37457
# metal2          22467
# metal3           3716
# metal4            488
# metal5            150
#-----------------------
#                 64278 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 25.16 (MB)
#Total memory = 1274.78 (MB)
#Peak memory = 1471.58 (MB)
#
#Finished global routing on Sun Jul  9 18:42:49 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.65 (MB), peak = 1471.58 (MB)
#Start Track Assignment.
#Done with 16167 horizontal wires in 3 hboxes and 17407 vertical wires in 3 hboxes.
#Done with 3849 horizontal wires in 3 hboxes and 4289 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       133.16 	  0.00%  	  0.00% 	  0.00%
# metal2     40896.06 	  0.08%  	  0.00% 	  0.00%
# metal3     59515.49 	  0.04%  	  0.00% 	  0.00%
# metal4     31191.44 	  0.01%  	  0.00% 	  0.00%
# metal5      8781.18 	  0.00%  	  0.00% 	  0.00%
# metal6      2815.12 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      143332.44  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 151076 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 5391 um.
#Total wire length on LAYER metal2 = 40724 um.
#Total wire length on LAYER metal3 = 62060 um.
#Total wire length on LAYER metal4 = 31271 um.
#Total wire length on LAYER metal5 = 8806 um.
#Total wire length on LAYER metal6 = 2825 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64278
#Up-Via Summary (total 64278):
#           
#-----------------------
# metal1          37457
# metal2          22467
# metal3           3716
# metal4            488
# metal5            150
#-----------------------
#                 64278 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1273.75 (MB), peak = 1471.58 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 30.27 (MB)
#Total memory = 1273.75 (MB)
#Peak memory = 1471.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	metal2        1        1
#	Totals        3        3
#cpu time = 00:01:09, elapsed time = 00:01:09, memory = 1278.36 (MB), peak = 1471.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1278.48 (MB), peak = 1471.58 (MB)
#Complete Detail Routing.
#Total wire length = 154684 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 7702 um.
#Total wire length on LAYER metal2 = 51987 um.
#Total wire length on LAYER metal3 = 54078 um.
#Total wire length on LAYER metal4 = 29243 um.
#Total wire length on LAYER metal5 = 8892 um.
#Total wire length on LAYER metal6 = 2780 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66523
#Up-Via Summary (total 66523):
#           
#-----------------------
# metal1          39535
# metal2          22590
# metal3           3774
# metal4            477
# metal5            147
#-----------------------
#                 66523 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:01:10
#Elapsed time = 00:01:10
#Increased memory = 2.62 (MB)
#Total memory = 1276.36 (MB)
#Peak memory = 1471.58 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1277.55 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jul  9 18:44:13 2023
#
#
#Start Post Route Wire Spread.
#Done with 5570 horizontal wires in 6 hboxes and 4855 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 157976 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 7743 um.
#Total wire length on LAYER metal2 = 53076 um.
#Total wire length on LAYER metal3 = 55610 um.
#Total wire length on LAYER metal4 = 29825 um.
#Total wire length on LAYER metal5 = 8925 um.
#Total wire length on LAYER metal6 = 2797 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66523
#Up-Via Summary (total 66523):
#           
#-----------------------
# metal1          39535
# metal2          22590
# metal3           3774
# metal4            477
# metal5            147
#-----------------------
#                 66523 
#
#
#Start DRC checking..
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1277.24 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1277.24 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Post Route wire spread is done.
#Total wire length = 157976 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 7743 um.
#Total wire length on LAYER metal2 = 53076 um.
#Total wire length on LAYER metal3 = 55610 um.
#Total wire length on LAYER metal4 = 29825 um.
#Total wire length on LAYER metal5 = 8925 um.
#Total wire length on LAYER metal6 = 2797 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66523
#Up-Via Summary (total 66523):
#           
#-----------------------
# metal1          39535
# metal2          22590
# metal3           3774
# metal4            477
# metal5            147
#-----------------------
#                 66523 
#
#detailRoute Statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:01:32
#Increased memory = 1.38 (MB)
#Total memory = 1275.12 (MB)
#Peak memory = 1471.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:04
#Elapsed time = 00:02:04
#Increased memory = -23.74 (MB)
#Total memory = 1217.68 (MB)
#Peak memory = 1471.58 (MB)
#Number of warnings = 3
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jul  9 18:44:27 2023
#
#Default setup view is reset to default.
#Default setup view is reset to default.
#routeDesign: cpu time = 00:02:05, elapsed time = 00:02:05, memory = 1208.12 (MB), peak = 1471.58 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1203.3M, totSessionCpu=0:21:06 **
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { default }
setOptMode -activeSetupViews                                    { default }
setOptMode -autoHoldViews                                       { default}
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1164.9M, totSessionCpu=0:21:08 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1371.4M, init mem=1371.4M)
*info: Placed = 30729         
*info: Unplaced = 0           
Placement Density:99.97%(32693/32701)
Placement Density (including fixed std cells):99.97%(32693/32701)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=1371.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/dlx_1538_jEcvd1.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1364.4M)
Extracted 10.001% (CPU Time= 0:00:00.7  MEM= 1427.7M)
Extracted 20.0011% (CPU Time= 0:00:00.9  MEM= 1427.7M)
Extracted 30.0013% (CPU Time= 0:00:01.0  MEM= 1427.7M)
Extracted 40.0015% (CPU Time= 0:00:01.1  MEM= 1427.7M)
Extracted 50.0016% (CPU Time= 0:00:01.3  MEM= 1427.7M)
Extracted 60.001% (CPU Time= 0:00:01.5  MEM= 1427.7M)
Extracted 70.0011% (CPU Time= 0:00:01.7  MEM= 1427.7M)
Extracted 80.0013% (CPU Time= 0:00:01.9  MEM= 1427.7M)
Extracted 90.0015% (CPU Time= 0:00:02.2  MEM= 1427.7M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1431.7M)
Number of Extracted Resistors     : 190135
Number of Extracted Ground Cap.   : 201089
Number of Extracted Coupling Cap. : 312536
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1399.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:04.0  MEM: 1399.637M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
AAE DB initialization (MEM=1416.71 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1416.71)
Total number of fetched objects 12781
End delay calculation. (MEM=1479.2 CPU=0:00:06.1 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1452.12 CPU=0:00:06.8 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:21:23 mem=1452.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:21:23 mem=1452.1M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1447.66)
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1444 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1444 CPU=0:00:09.5 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1444.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1444.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1375.12)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1416.27 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1416.27 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:21:39 mem=1416.3M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1208.9M, totSessionCpu=0:21:39 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1400.07M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:40.8/0:48:01.4 (0.5), mem = 1400.1M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.98|     0.00|       0|       0|       0|  99.97|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.98|     0.00|       0|       0|       0|  99.97| 0:00:00.0|  1589.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=1589.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:21:46.6/0:48:07.2 (0.5), mem = 1570.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1313.1M, totSessionCpu=0:21:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1491.77M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1491.8M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1309.8M, totSessionCpu=0:21:47 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1305.9M, totSessionCpu=0:21:48 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1482.23M, totSessionCpu=0:21:48).
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1305.9M, totSessionCpu=0:21:48 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 1.976 ns

Start Layer Assignment ...
WNS(1.976ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 11460.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 1.976 ns

Start Layer Assignment ...
WNS(1.976ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 11460.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1228.3M, totSessionCpu=0:21:50 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:21:50 mem=1417.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 30729 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1417.2MB
*** Finished refinePlace (0:21:50 mem=1417.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Sun Jul  9 18:46:33 2023
#
#num needed restored net=0
#need_extraction net=0 (total=11460)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Jul  9 18:46:34 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11259 nets.
#Voltage range [1.100 - 1.100] has 9 nets.
#Voltage range [0.000 - 0.000] has 192 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.96 (MB), peak = 1471.58 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1218.48 (MB), peak = 1471.58 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Jul  9 18:46:35 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.16 (MB)
#Total memory = 1218.59 (MB)
#Peak memory = 1471.58 (MB)
#
#
#Start global routing on Sun Jul  9 18:46:35 2023
#
#
#Start global routing initialization on Sun Jul  9 18:46:35 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.18 (MB)
#Total memory = 1218.60 (MB)
#Peak memory = 1471.58 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.64 (MB), peak = 1471.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.35 (MB), peak = 1471.58 (MB)
#Complete Detail Routing.
#Total wire length = 157975 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 7743 um.
#Total wire length on LAYER metal2 = 53077 um.
#Total wire length on LAYER metal3 = 55610 um.
#Total wire length on LAYER metal4 = 29824 um.
#Total wire length on LAYER metal5 = 8925 um.
#Total wire length on LAYER metal6 = 2797 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66522
#Up-Via Summary (total 66522):
#           
#-----------------------
# metal1          39536
# metal2          22590
# metal3           3772
# metal4            477
# metal5            147
#-----------------------
#                 66522 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.63 (MB)
#Total memory = 1221.23 (MB)
#Peak memory = 1471.58 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jul  9 18:46:37 2023
#
#
#Start Post Route Wire Spread.
#Done with 1353 horizontal wires in 6 hboxes and 717 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 158434 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 7748 um.
#Total wire length on LAYER metal2 = 53226 um.
#Total wire length on LAYER metal3 = 55838 um.
#Total wire length on LAYER metal4 = 29897 um.
#Total wire length on LAYER metal5 = 8928 um.
#Total wire length on LAYER metal6 = 2797 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66522
#Up-Via Summary (total 66522):
#           
#-----------------------
# metal1          39536
# metal2          22590
# metal3           3772
# metal4            477
# metal5            147
#-----------------------
#                 66522 
#
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1223.55 (MB), peak = 1471.58 (MB)
#CELL_VIEW dlx,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Post Route wire spread is done.
#Total wire length = 158434 um.
#Total half perimeter of net bounding box = 130765 um.
#Total wire length on LAYER metal1 = 7748 um.
#Total wire length on LAYER metal2 = 53226 um.
#Total wire length on LAYER metal3 = 55838 um.
#Total wire length on LAYER metal4 = 29897 um.
#Total wire length on LAYER metal5 = 8928 um.
#Total wire length on LAYER metal6 = 2797 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 66522
#Up-Via Summary (total 66522):
#           
#-----------------------
# metal1          39536
# metal2          22590
# metal3           3772
# metal4            477
# metal5            147
#-----------------------
#                 66522 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.83 (MB)
#Total memory = 1221.43 (MB)
#Peak memory = 1471.58 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -55.04 (MB)
#Total memory = 1173.96 (MB)
#Peak memory = 1471.58 (MB)
#Number of warnings = 3
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jul  9 18:46:41 2023
#
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1173.3M, totSessionCpu=0:21:59 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/dlx_1538_jEcvd1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1388.5M)
Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1451.8M)
Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 1451.8M)
Extracted 30.001% (CPU Time= 0:00:01.0  MEM= 1451.8M)
Extracted 40.0011% (CPU Time= 0:00:01.2  MEM= 1451.8M)
Extracted 50.0012% (CPU Time= 0:00:01.3  MEM= 1451.8M)
Extracted 60.0013% (CPU Time= 0:00:01.5  MEM= 1451.8M)
Extracted 70.0013% (CPU Time= 0:00:01.7  MEM= 1451.8M)
Extracted 80.0014% (CPU Time= 0:00:01.9  MEM= 1451.8M)
Extracted 90.0015% (CPU Time= 0:00:02.2  MEM= 1451.8M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1455.8M)
Number of Extracted Resistors     : 194385
Number of Extracted Ground Cap.   : 205339
Number of Extracted Coupling Cap. : 319380
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1424.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1424.480M)
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1173.0M, totSessionCpu=0:22:04 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1396)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1423.29 CPU=0:00:09.2 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1423.29 CPU=0:00:10.1 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1423.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1423.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1387.41)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1428.56 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1428.56 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:22:18 mem=1428.6M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1225.3M, totSessionCpu=0:22:19 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1225.3M, totSessionCpu=0:22:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1402.82M, totSessionCpu=0:22:20).
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1225.5M, totSessionCpu=0:22:20 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:14, real = 0:01:15, mem = 1225.5M, totSessionCpu=0:22:21 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:16, real = 0:01:18, mem = 1225.5M, totSessionCpu=0:22:22 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1219.0M, totSessionCpu=0:22:23 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { default }
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1226.2M, totSessionCpu=0:22:24 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1419.6M, init mem=1419.6M)
*info: Placed = 30729         
*info: Unplaced = 0           
Placement Density:99.97%(32693/32701)
Placement Density (including fixed std cells):99.97%(32693/32701)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.8, real=0:00:01.0; mem=1419.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/dlx_1538_jEcvd1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1411.6M)
Extracted 10.0009% (CPU Time= 0:00:00.9  MEM= 1474.9M)
Extracted 20.0009% (CPU Time= 0:00:01.0  MEM= 1474.9M)
Extracted 30.001% (CPU Time= 0:00:01.1  MEM= 1474.9M)
Extracted 40.0011% (CPU Time= 0:00:01.3  MEM= 1474.9M)
Extracted 50.0012% (CPU Time= 0:00:01.4  MEM= 1474.9M)
Extracted 60.0013% (CPU Time= 0:00:01.6  MEM= 1474.9M)
Extracted 70.0013% (CPU Time= 0:00:01.8  MEM= 1474.9M)
Extracted 80.0014% (CPU Time= 0:00:02.0  MEM= 1474.9M)
Extracted 90.0015% (CPU Time= 0:00:02.3  MEM= 1474.9M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1478.9M)
Number of Extracted Resistors     : 194385
Number of Extracted Ground Cap.   : 205339
Number of Extracted Coupling Cap. : 319380
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1446.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1446.871M)
**ERROR: (IMPOPT-310):	Design density (99.97%) exceeds/equals limit (95.00%).
**ERROR: (IMPOPT-310):	Design density (99.97%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:30 mem=1429.1M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1427.14)
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1454.43 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1454.43 CPU=0:00:09.8 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1454.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1454.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1394.55)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1435.7 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1435.7 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:22:46 mem=1435.7M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=0:22:46 mem=1451.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.5 real=0:00:17.0 totSessionCpu=0:22:47 mem=1451.0M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1431.24)
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1427.58 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1427.58 CPU=0:00:09.6 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1427.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1427.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1393.7)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1434.85 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1434.85 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:23:01 mem=1434.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:30.9 real=0:00:31.0 totSessionCpu=0:23:01 mem=1434.8M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.073  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1242.0M, totSessionCpu=0:23:05 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:05.2/0:49:27.6 (0.5), mem = 1426.1M
*info: Run optDesign holdfix with 1 thread.
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:23:05.7/0:49:28.1 (0.5), mem = 1585.5M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1320.2M, totSessionCpu=0:23:06 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_HL3Qge/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_HL3Qge -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1511.3)
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1510.71 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1510.71 CPU=0:00:09.5 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1510.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1510.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1468.83)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1510.99 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1510.99 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:23:21 mem=1511.0M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_HL3Qge/timingGraph.tgz -dir /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/opt_timing_graph_HL3Qge -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.073  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:05, mem = 1383.4M, totSessionCpu=0:23:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign dlx
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/09 18:49:01, mem=1292.9M)
% Begin Save ccopt configuration ... (date=07/09 18:49:01, mem=1294.9M)
% End Save ccopt configuration ... (date=07/09 18:49:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.8M, current mem=1295.8M)
% Begin Save netlist data ... (date=07/09 18:49:01, mem=1295.8M)
Writing Binary DB to dlx.dat/dlx.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/09 18:49:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1296.0M, current mem=1296.0M)
Saving symbol-table file ...
Saving congestion map file dlx.dat/dlx.route.congmap.gz ...
% Begin Save AAE data ... (date=07/09 18:49:02, mem=1296.6M)
Saving AAE Data ...
% End Save AAE data ... (date=07/09 18:49:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1296.7M, current mem=1296.7M)
Saving preference file dlx.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=07/09 18:49:02, mem=1297.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/09 18:49:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=1297.4M, current mem=1297.4M)
Saving Drc markers ...
... 2 markers are saved ...
... 2 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=07/09 18:49:03, mem=1297.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/09 18:49:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1297.4M, current mem=1297.4M)
% Begin Save routing data ... (date=07/09 18:49:03, mem=1297.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1480.4M) ***
% End Save routing data ... (date=07/09 18:49:04, total cpu=0:00:00.3, real=0:00:01.0, peak res=1297.6M, current mem=1297.6M)
Saving property file dlx.dat/dlx.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1483.4M) ***
#Saving pin access data to file dlx.dat/dlx.apa ...
#
% Begin Save power constraints data ... (date=07/09 18:49:04, mem=1298.1M)
% End Save power constraints data ... (date=07/09 18:49:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1298.1M, current mem=1298.1M)
high standard low
Generated self-contained design dlx.dat
#% End save design ... (date=07/09 18:49:16, total cpu=0:00:12.8, real=0:00:15.0, peak res=1302.9M, current mem=1302.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign dlx
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/09 18:49:16, mem=1302.9M)
% Begin Save ccopt configuration ... (date=07/09 18:49:16, mem=1302.9M)
% End Save ccopt configuration ... (date=07/09 18:49:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1302.9M, current mem=1302.9M)
% Begin Save netlist data ... (date=07/09 18:49:16, mem=1302.9M)
Writing Binary DB to dlx.dat.tmp/dlx.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/09 18:49:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1302.9M, current mem=1302.9M)
Saving symbol-table file ...
Saving congestion map file dlx.dat.tmp/dlx.route.congmap.gz ...
% Begin Save AAE data ... (date=07/09 18:49:17, mem=1302.9M)
Saving AAE Data ...
% End Save AAE data ... (date=07/09 18:49:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1302.9M, current mem=1302.9M)
Saving preference file dlx.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=07/09 18:49:17, mem=1303.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/09 18:49:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=1303.1M, current mem=1303.1M)
Saving Drc markers ...
... 2 markers are saved ...
... 2 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=07/09 18:49:18, mem=1303.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/09 18:49:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.1M, current mem=1303.1M)
% Begin Save routing data ... (date=07/09 18:49:18, mem=1303.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1518.2M) ***
% End Save routing data ... (date=07/09 18:49:18, total cpu=0:00:00.3, real=0:00:00.0, peak res=1303.1M, current mem=1303.1M)
Saving property file dlx.dat.tmp/dlx.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1521.2M) ***
#Saving pin access data to file dlx.dat.tmp/dlx.apa ...
#
% Begin Save power constraints data ... (date=07/09 18:49:19, mem=1303.1M)
% End Save power constraints data ... (date=07/09 18:49:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.1M, current mem=1303.1M)
high standard low
Generated self-contained design dlx.dat.tmp
#% End save design ... (date=07/09 18:49:31, total cpu=0:00:12.9, real=0:00:15.0, peak res=1303.5M, current mem=1303.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign dlx
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/09 18:49:31, mem=1303.5M)
% Begin Save ccopt configuration ... (date=07/09 18:49:31, mem=1303.5M)
% End Save ccopt configuration ... (date=07/09 18:49:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
% Begin Save netlist data ... (date=07/09 18:49:31, mem=1303.5M)
Writing Binary DB to dlx.dat.tmp/dlx.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/09 18:49:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
Saving symbol-table file ...
Saving congestion map file dlx.dat.tmp/dlx.route.congmap.gz ...
% Begin Save AAE data ... (date=07/09 18:49:31, mem=1303.5M)
Saving AAE Data ...
% End Save AAE data ... (date=07/09 18:49:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
Saving preference file dlx.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=07/09 18:49:32, mem=1303.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/09 18:49:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
Saving Drc markers ...
... 2 markers are saved ...
... 2 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=07/09 18:49:32, mem=1303.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/09 18:49:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
% Begin Save routing data ... (date=07/09 18:49:33, mem=1303.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1529.9M) ***
% End Save routing data ... (date=07/09 18:49:33, total cpu=0:00:00.3, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
Saving property file dlx.dat.tmp/dlx.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1532.9M) ***
#Saving pin access data to file dlx.dat.tmp/dlx.apa ...
#
% Begin Save power constraints data ... (date=07/09 18:49:33, mem=1303.5M)
% End Save power constraints data ... (date=07/09 18:49:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
high standard low
Generated self-contained design dlx.dat.tmp
#% End save design ... (date=07/09 18:49:45, total cpu=0:00:12.8, real=0:00:14.0, peak res=1303.5M, current mem=1303.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign dlx.innovus
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/09 18:50:17, mem=1303.4M)
% Begin Save ccopt configuration ... (date=07/09 18:50:17, mem=1303.4M)
% End Save ccopt configuration ... (date=07/09 18:50:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.4M, current mem=1303.4M)
% Begin Save netlist data ... (date=07/09 18:50:17, mem=1303.4M)
Writing Binary DB to dlx.innovus.dat/dlx.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/09 18:50:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1303.4M, current mem=1303.4M)
Saving symbol-table file ...
Saving congestion map file dlx.innovus.dat/dlx.route.congmap.gz ...
% Begin Save AAE data ... (date=07/09 18:50:18, mem=1303.4M)
Saving AAE Data ...
% End Save AAE data ... (date=07/09 18:50:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.4M, current mem=1303.4M)
Saving preference file dlx.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=07/09 18:50:19, mem=1303.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/09 18:50:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.4M, current mem=1303.4M)
Saving Drc markers ...
... 2 markers are saved ...
... 2 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=07/09 18:50:19, mem=1303.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/09 18:50:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.4M, current mem=1303.4M)
% Begin Save routing data ... (date=07/09 18:50:19, mem=1303.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1532.8M) ***
% End Save routing data ... (date=07/09 18:50:20, total cpu=0:00:00.3, real=0:00:01.0, peak res=1303.4M, current mem=1303.4M)
Saving property file dlx.innovus.dat/dlx.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1535.8M) ***
#Saving pin access data to file dlx.innovus.dat/dlx.apa ...
#
% Begin Save power constraints data ... (date=07/09 18:50:20, mem=1303.5M)
% End Save power constraints data ... (date=07/09 18:50:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
high standard low
Generated self-contained design dlx.innovus.dat
#% End save design ... (date=07/09 18:50:32, total cpu=0:00:12.9, real=0:00:15.0, peak res=1303.7M, current mem=1303.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign dlx.innovus
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/09 18:50:32, mem=1303.7M)
% Begin Save ccopt configuration ... (date=07/09 18:50:32, mem=1303.7M)
% End Save ccopt configuration ... (date=07/09 18:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
% Begin Save netlist data ... (date=07/09 18:50:32, mem=1303.7M)
Writing Binary DB to dlx.innovus.dat.tmp/dlx.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/09 18:50:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
Saving symbol-table file ...
Saving congestion map file dlx.innovus.dat.tmp/dlx.route.congmap.gz ...
% Begin Save AAE data ... (date=07/09 18:50:33, mem=1303.7M)
Saving AAE Data ...
% End Save AAE data ... (date=07/09 18:50:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
Saving preference file dlx.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=07/09 18:50:33, mem=1303.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/09 18:50:34, total cpu=0:00:00.1, real=0:00:01.0, peak res=1303.7M, current mem=1303.7M)
Saving Drc markers ...
... 2 markers are saved ...
... 2 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=07/09 18:50:34, mem=1303.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/09 18:50:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
% Begin Save routing data ... (date=07/09 18:50:34, mem=1303.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1532.3M) ***
% End Save routing data ... (date=07/09 18:50:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
Saving property file dlx.innovus.dat.tmp/dlx.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1535.3M) ***
#Saving pin access data to file dlx.innovus.dat.tmp/dlx.apa ...
#
% Begin Save power constraints data ... (date=07/09 18:50:35, mem=1303.7M)
% End Save power constraints data ... (date=07/09 18:50:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
high standard low
Generated self-contained design dlx.innovus.dat.tmp
#% End save design ... (date=07/09 18:50:47, total cpu=0:00:12.7, real=0:00:15.0, peak res=1303.7M, current mem=1303.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> win
XWindow dump put in file dlx_screendump
worst best default
coherent-synthesis
../syn/sdc/dlx_constraints.sdc
std-typ lt-bc ht-wc
libsBC libsWC libsTYP
high standard low
<CMD> set_analysis_view -setup {default} -hold {default}
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
*** processed 1 pg_net_voltages: cpu=0:00:00.00 real=0:00:00.00 mem=1531.667969M
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '../syn/sdc/dlx_constraints.sdc' ...
Current (total cpu=0:26:08, real=0:58:05, peak res=1471.6M, current mem=1223.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/sdc/dlx_constraints.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../syn/sdc/dlx_constraints.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1226.6M, current mem=1226.6M)
Current (total cpu=0:26:08, real=0:58:05, peak res=1471.6M, current mem=1226.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix dlx_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/dlx_1538_jEcvd1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1469.2M)
Extracted 10.0009% (CPU Time= 0:00:00.7  MEM= 1540.5M)
Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 1540.5M)
Extracted 30.001% (CPU Time= 0:00:01.0  MEM= 1540.5M)
Extracted 40.0011% (CPU Time= 0:00:01.1  MEM= 1540.5M)
Extracted 50.0012% (CPU Time= 0:00:01.3  MEM= 1540.5M)
Extracted 60.0013% (CPU Time= 0:00:01.5  MEM= 1540.5M)
Extracted 70.0013% (CPU Time= 0:00:01.7  MEM= 1540.5M)
Extracted 80.0014% (CPU Time= 0:00:01.9  MEM= 1540.5M)
Extracted 90.0015% (CPU Time= 0:00:02.2  MEM= 1540.5M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1544.5M)
Number of Extracted Resistors     : 194385
Number of Extracted Ground Cap.   : 205339
Number of Extracted Coupling Cap. : 319380
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1521.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:04.0  MEM: 1521.215M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1544.32 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1544.32)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1589.14 CPU=0:00:09.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1562.07 CPU=0:00:10.4 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1562.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1562.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1464.18)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1505.33 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1505.33 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:26:30 mem=1505.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.976  |  1.976  |  3.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.486%
       (99.974% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 21.24 sec
Total Real time: 22.0 sec
Total Memory Usage: 1496.347656 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix dlx_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/dlx_1538_jEcvd1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1495.7M)
Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1559.0M)
Extracted 20.0009% (CPU Time= 0:00:01.0  MEM= 1559.0M)
Extracted 30.001% (CPU Time= 0:00:01.0  MEM= 1559.0M)
Extracted 40.0011% (CPU Time= 0:00:01.2  MEM= 1559.0M)
Extracted 50.0012% (CPU Time= 0:00:01.3  MEM= 1559.0M)
Extracted 60.0013% (CPU Time= 0:00:01.5  MEM= 1559.0M)
Extracted 70.0013% (CPU Time= 0:00:01.7  MEM= 1559.0M)
Extracted 80.0014% (CPU Time= 0:00:01.9  MEM= 1559.0M)
Extracted 90.0015% (CPU Time= 0:00:02.2  MEM= 1559.0M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1563.0M)
Number of Extracted Resistors     : 194385
Number of Extracted Ground Cap.   : 205339
Number of Extracted Coupling Cap. : 319380
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1531.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:04.0  MEM: 1530.988M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1472.54)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1499.84 CPU=0:00:09.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1499.84 CPU=0:00:10.1 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1499.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1499.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1462.95)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1504.1 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1504.1 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:26:58 mem=1504.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.073  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1864   |  1825   |  1864   |
+--------------------+---------+---------+---------+

Density: 57.486%
       (99.974% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 19.56 sec
Total Real time: 19.0 sec
Total Memory Usage: 1436.371094 Mbytes
Reset AAE Options
<CMD> getAnalysisMode -checkType
-checkType setup                           # enums={setup hold}, default=setup, user setting
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1444.35)
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1503.66 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1503.66 CPU=0:00:09.6 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1503.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1503.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1468.77)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1510.93 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1510.93 CPU=0:00:00.5 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jul  9 19:00:26 2023

Design Name: dlx
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (191.3300, 190.6800)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net dtpth/rf/enable: dangling Wire.
**** 19:00:26 **** Processed 5000 nets.
**** 19:00:26 **** Processed 10000 nets.

Begin Summary 
    2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    2 total info(s) created.
End Summary

End Time: Sun Jul  9 19:00:27 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.9  MEM: 0.000M)

<CMD> reportGateCount -level 5 -limit 100 -outfile dlx.gateCount
Gate area 0.7980 um^2
[0] dlx Gates=23557 Cells=10486 Area=18798.5 um^2
[1] dtpth Gates=23529 Cells=10471 Area=18776.4 um^2
[2] dtpth/pc Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/ir_fd Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/npc_fd Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/rf Gates=11076 Cells=4702 Area=8839.2 um^2
[2] dtpth/npc_de Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/a_de Gates=260 Cells=100 Area=207.5 um^2
[2] dtpth/b_de Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/imm_de Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/ir_de Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/p4_add Gates=691 Cells=321 Area=551.7 um^2
[3] dtpth/p4_add/carry_g Gates=207 Cells=156 Area=165.5 um^2
[3] dtpth/p4_add/sum_g Gates=418 Cells=132 Area=334.1 um^2
[2] dtpth/logic_unit Gates=164 Cells=100 Area=130.9 um^2
[2] dtpth/shifter Gates=704 Cells=505 Area=562.3 um^2
[2] dtpth/booth_multiplier Gates=2281 Cells=888 Area=1820.2 um^2
[3] dtpth/booth_multiplier/boothmuldatapath_0 Gates=2220 Cells=862 Area=1772.1 um^2
[4] dtpth/booth_multiplier/boothmuldatapath_0/twosCompBlock_0 Gates=252 Cells=128 Area=201.1 um^2
[4] dtpth/booth_multiplier/boothmuldatapath_0/add_96 Gates=339 Cells=65 Area=270.8 um^2
[2] dtpth/srt_radix4_divisor Gates=2998 Cells=1508 Area=2392.4 um^2
[3] dtpth/srt_radix4_divisor/SRTController_1 Gates=101 Cells=50 Area=80.9 um^2
[3] dtpth/srt_radix4_divisor/SRTWrapper_1 Gates=2896 Cells=1458 Area=2311.5 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/twosCompBlock_1 Gates=102 Cells=31 Area=81.4 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/zeroesCounter_1 Gates=107 Cells=55 Area=85.7 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/SRTDivider_1 Gates=1430 Cells=639 Area=1141.1 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/twosCompBlock_3 Gates=124 Cells=64 Area=99.0 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/twosCompBlock_4 Gates=124 Cells=64 Area=99.0 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/sll_97 Gates=149 Cells=82 Area=119.2 um^2
[4] dtpth/srt_radix4_divisor/SRTWrapper_1/sll_96 Gates=348 Cells=176 Area=278.2 um^2
[2] dtpth/npc_em Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/exeout_em Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/b_em Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/ir_em Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/npc_mw Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/exeout_mw Gates=260 Cells=100 Area=208.0 um^2
[2] dtpth/lmd_mw Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/ir_mw Gates=260 Cells=100 Area=207.7 um^2
[2] dtpth/cw_fd Gates=239 Cells=81 Area=191.0 um^2
[2] dtpth/cw_de Gates=238 Cells=92 Area=189.9 um^2
<CMD> saveNetlist dlx.v
Writing Netlist "dlx.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network dlx.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dlx
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1491.2)
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1502.4 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1502.4 CPU=0:00:09.7 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1502.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1502.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1461.4)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 12781. 
Total number of fetched objects 12781
AAE_INFO-618: Total number of nets in the design is 11460,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1502.55 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1502.55 CPU=0:00:00.6 REAL=0:00:01.0)
 standard 
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'dlx' of instances=30729 and nets=11460 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design dlx.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1538_localhost.localdomain_ms23.4_ad8rE7/dlx_1538_d2jkeG.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1450.3M)
Extracted 10.0009% (CPU Time= 0:00:00.7  MEM= 1521.6M)
Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 1521.6M)
Extracted 30.001% (CPU Time= 0:00:01.0  MEM= 1521.6M)
Extracted 40.0011% (CPU Time= 0:00:01.1  MEM= 1521.6M)
Extracted 50.0012% (CPU Time= 0:00:01.3  MEM= 1521.6M)
Extracted 60.0013% (CPU Time= 0:00:01.5  MEM= 1521.6M)
Extracted 70.0013% (CPU Time= 0:00:01.7  MEM= 1521.6M)
Extracted 80.0014% (CPU Time= 0:00:01.9  MEM= 1521.6M)
Extracted 90.0015% (CPU Time= 0:00:02.2  MEM= 1521.6M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1525.6M)
Number of Extracted Resistors     : 194385
Number of Extracted Ground Cap.   : 205339
Number of Extracted Coupling Cap. : 319380
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1509.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.6  Real Time: 0:00:05.0  MEM: 1509.629M)
<CMD> rcOut -setload dlx.setload -rc_corner standard

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6963):	<CMD> rcOut -setres dlx.setres -rc_corner standard

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6965):	<CMD> rcOut -spf dlx.spf -rc_corner standard

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef dlx.spef -rc_corner standard
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:02.9  MEM= 1509.6M)
<CMD> fit
<CMD> zoomBox -113.03250 9.60700 301.66900 187.89300
<CMD> zoomBox -12.60150 60.67600 203.87650 153.74300
<CMD> zoomBox 26.77700 82.58950 159.72200 139.74450
<CMD> zoomBox 51.00000 96.04650 132.64650 131.14750
<CMD> zoomBox 65.87650 104.31100 116.01800 125.86750
<CMD> zoomBox 77.21900 110.58500 103.39400 121.83800
<CMD> zoomBox 79.29100 111.67650 101.54000 121.24150
<CMD> zoomBox 82.39450 113.39250 98.47000 120.30350
<CMD> zoomBox 85.38200 115.07250 95.25450 119.31700
<CMD> zoomBox 86.64850 115.81450 93.78250 118.88150
<CMD> zoomBox 87.56450 116.35100 92.71900 118.56700
<CMD> zoomBox 87.92250 116.56050 92.30350 118.44400
<CMD> zoomBox 88.48500 116.88950 91.65050 118.25050
<CMD> zoomBox 88.70400 117.01800 91.39550 118.17500
<CMD> zoomBox 89.05100 117.22050 90.99550 118.05650
<CMD> zoomBox 89.18650 117.29950 90.83950 118.01000
<CMD> zoomBox 89.30200 117.36650 90.70700 117.97050
<CMD> zoomBox 89.40000 117.42350 90.59450 117.93700
<CMD> zoomBox 89.48650 117.47700 90.50200 117.91350
<CMD> zoomBox 89.56000 117.52350 90.42350 117.89450
<CMD> zoomBox 89.62250 117.56300 90.35650 117.87850
<CMD> zoomBox 89.67550 117.59600 90.29950 117.86450
<CMD> zoomBox 89.72050 117.62450 90.25100 117.85250
<CMD> zoomBox 89.75850 117.64850 90.21000 117.84250
<CMD> zoomBox 89.82100 117.66750 90.20500 117.83250
<CMD> zoomBox 89.84650 117.68050 90.17350 117.82100
<CMD> zoomBox 89.84650 117.66650 90.17350 117.80700
<CMD> zoomBox 89.84650 117.65250 90.17350 117.79300
<CMD> zoomBox 89.91650 117.68800 90.08750 117.76150
<CMD> uiSetTool select
<CMD> gui_select -rect {89.96800 117.73400 90.02050 117.71400}
<CMD> zoomBox 89.91650 117.68050 90.08750 117.75400
<CMD> zoomBox 89.91650 117.67300 90.08750 117.74650
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox -129.81450 20.10600 310.17950 209.26550
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> zoomBox -129.81450 39.02200 310.17950 228.18150
<CMD> zoomBox -129.81450 57.93800 310.17950 247.09750
<CMD> zoomBox -129.81450 114.68600 310.17950 303.84550
<CMD> zoomBox -129.81450 133.60200 310.17950 322.76150
<CMD> zoomBox -168.66850 119.92100 348.97250 342.46200
<CMD> zoomBox -214.37850 103.82600 394.61100 365.63900
<CMD> zoomBox -269.58550 91.11850 446.87250 399.13350
<CMD> zoomBox -334.53500 76.16850 508.35650 438.53900
<CMD> zoomBox -64.84400 139.78050 253.05350 276.44900
<CMD> zoomBox -1.82900 155.34200 193.40000 239.27350
<CMD> zoomBox 26.00050 162.21450 167.05450 222.85550
<CMD> zoomBox 26.00050 156.15050 167.05450 216.79150
<CMD> zoomBox 26.00050 144.02250 167.05450 204.66350
<CMD> zoomBox 26.00050 137.95850 167.05450 198.59950
<CMD> zoomBox 26.00050 125.83050 167.05450 186.47150
<CMD> zoomBox 26.00050 113.70250 167.05450 174.34350
<CMD> zoomBox 58.26000 124.79000 131.89150 156.44500
<CMD> zoomBox 71.85450 129.19450 117.07400 148.63500
<CMD> zoomBox 75.05150 130.23000 113.48850 146.75450
<CMD> zoomBox 77.70150 131.11050 110.37300 145.15650
<CMD> zoomBox 79.91950 131.88200 107.69050 143.82100
<CMD> zoomBox 81.79450 132.53750 105.40050 142.68600
<CMD> zoomBox 86.74250 134.59100 99.06500 139.88850
<CMD> zoomBox 87.55300 134.93400 98.02700 139.43700
<CMD> zoomBox 89.39450 135.81650 95.82700 138.58200
<CMD> zoomBox 89.84700 136.01850 95.31500 138.36950
<CMD> zoomBox 90.55850 136.33650 94.51000 138.03550
<CMD> zoomBox 90.83750 136.46100 94.19650 137.90500
<CMD> zoomBox 91.28300 136.66950 93.71000 137.71300
<CMD> zoomBox 91.45700 136.75100 93.52000 137.63800
<CMD> zoomBox 91.72300 136.92550 93.21400 137.56650
<CMD> zoomBox 91.99000 137.11350 92.90650 137.50750
<CMD> zoomBox 92.15450 137.22850 92.71800 137.47100
<CMD> zoomBox 92.19350 137.25600 92.67300 137.46200
<CMD> zoomBox 92.19350 137.23550 92.67300 137.44150
<CMD> zoomBox 92.15400 137.20800 92.71850 137.45050
<CMD> zoomBox 92.10750 137.17600 92.77200 137.46150
<CMD> zoomBox 92.10750 137.23300 92.77200 137.51850
<CMD> zoomBox 92.10750 137.26150 92.77200 137.54700
<CMD> zoomBox 92.10750 137.14750 92.77200 137.43300
<CMD> zoomBox 92.10750 137.09050 92.77200 137.37600
<CMD> zoomBox 92.10750 137.06200 92.77200 137.34750
<CMD> zoomBox 92.10750 137.03350 92.77200 137.31900
<CMD> zoomBox 92.05100 137.00800 92.83250 137.34400
<CMD> zoomBox 91.98400 136.97800 92.90400 137.37350
<CMD> zoomBox 91.90550 136.94250 92.98800 137.40800
<CMD> zoomBox 91.81250 136.90100 93.08700 137.44900
<CMD> zoomBox 91.70400 136.85250 93.20300 137.49700
<CMD> setDrawView place
<CMD> zoomBox 91.70400 136.91700 93.20300 137.56150
<CMD> zoomBox 91.70400 136.98150 93.20300 137.62600
<CMD> zoomBox 91.70400 137.04600 93.20300 137.69050
<CMD> zoomBox 91.91200 137.14600 92.99600 137.61200
<CMD> zoomBox 91.99350 137.18500 92.91500 137.58100
<CMD> zoomBox 92.06250 137.21800 92.84650 137.55500
<CMD> zoomBox 92.12150 137.24600 92.78800 137.53250
<CMD> zoomBox 92.21400 137.29050 92.69550 137.49750
<CMD> zoomBox 92.28100 137.32300 92.62900 137.47250
<CMD> zoomBox 92.30700 137.33500 92.60300 137.46250
<CMD> zoomBox 92.33950 137.35450 92.55400 137.44650
<CMD> zoomBox 92.36300 137.36850 92.51900 137.43550
<CMD> zoomBox 92.36300 137.36200 92.51900 137.42900
<CMD> zoomBox 92.34150 137.34900 92.55800 137.44200
<CMD> zoomBox 92.32800 137.34050 92.58250 137.45000
<CMD> zoomBox 92.31200 137.33050 92.61150 137.45950
<CMD> zoomBox 92.29250 137.31900 92.64600 137.47100
<CMD> zoomBox 92.24400 137.28950 92.73400 137.50000
<CMD> zoomBox 92.21350 137.27050 92.79000 137.51850
<CMD> zoomBox 92.17700 137.24850 92.85600 137.54050
<CMD> zoomBox 92.13450 137.22250 92.93350 137.56600
<CMD> zoomBox 92.02650 137.15600 93.13250 137.63150
<CMD> zoomBox 91.66900 136.93650 93.78950 137.84800
<CMD> zoomBox 91.19950 136.64800 94.65250 138.13250
<CMD> zoomBox 90.08350 135.96350 96.70100 138.80850
<CMD> zoomBox 88.61800 135.06400 99.39450 139.69700
<CMD> zoomBox 86.21150 133.57900 103.76000 141.12350
<CMD> zoomBox 82.27850 131.17650 110.85500 143.46200
<CMD> zoomBox 72.75400 125.50000 127.49750 149.03500
<CMD> zoomBox 54.50000 114.62550 159.37350 159.71200
<CMD> zoomBox 47.68850 110.52400 171.06900 163.56700
<CMD> zoomBox 19.15500 93.36700 220.06050 179.73900
<CMD> zoomBox -9.24650 76.44750 268.82450 195.99400
<CMD> zoomBox 37.27950 95.18250 182.43450 157.58650
<CMD> zoomBox 51.53700 100.98600 156.41150 146.07300
<CMD> zoomBox 72.32350 109.66650 118.85750 129.67200
<CMD> zoomBox 80.26500 113.06250 104.55750 123.50600
<CMD> zoomBox 81.56600 113.61850 102.21500 122.49600
<CMD> zoomBox 84.85350 115.37800 97.53500 120.83000
<CMD> zoomBox 86.87200 116.45850 94.66100 119.80700
<CMD> zoomBox 88.32100 117.01850 92.38700 118.76650
<CMD> zoomBox 88.55800 117.11000 92.01450 118.59600
<CMD> zoomBox 89.10550 117.37350 91.22800 118.28600
<CMD> zoomBox 89.23600 117.43600 91.04050 118.21200
<CMD> zoomBox 89.34650 117.48950 90.88100 118.14900
<CMD> zoomBox 89.44100 117.53450 90.74550 118.09550
<CMD> zoomBox 89.58900 117.60600 90.53200 118.01150
<CMD> zoomBox 89.64700 117.63350 90.44900 117.97850
<CMD> zoomBox 89.64650 117.53000 90.44900 117.87500
<CMD> zoomBox 89.64650 117.49550 90.44900 117.84050
<CMD> zoomBox 89.57600 117.46100 90.52000 117.86700
<CMD> zoomBox 89.39400 117.37300 90.70250 117.93550
<CMD> zoomBox 89.27800 117.31650 90.81800 117.97850
<CMD> zoomBox 89.14150 117.24950 90.95350 118.02850
<CMD> zoomBox 88.98100 117.17050 91.11300 118.08700
<CMD> zoomBox 88.98100 117.35350 91.11300 118.27000
<CMD> zoomBox 88.98100 117.44500 91.11300 118.36150
<CMD> zoomBox 88.98100 117.81100 91.11300 118.72750
<CMD> zoomBox 88.98100 118.17700 91.11300 119.09350
<CMD> zoomBox 88.98100 118.63450 91.11300 119.55100
<CMD> zoomBox 88.98100 119.00050 91.11300 119.91700
<CMD> zoomBox 88.98100 119.09200 91.11300 120.00850
<CMD> zoomBox 88.98100 119.27500 91.11300 120.19150
<CMD> zoomBox 88.98100 119.36650 91.11300 120.28300
<CMD> zoomBox 88.98100 119.64100 91.11300 120.55750
<CMD> zoomBox 88.98100 120.00700 91.11300 120.92350
<CMD> zoomBox 88.98100 120.09850 91.11300 121.01500
<CMD> zoomBox 88.98100 120.46450 91.11300 121.38100
<CMD> zoomBox 88.98100 120.55600 91.11300 121.47250
<CMD> zoomBox 88.98100 120.64750 91.11300 121.56400
<CMD> zoomBox 88.98100 120.83050 91.11300 121.74700
<CMD> zoomBox 88.98100 121.10500 91.11300 122.02150
<CMD> zoomBox 88.98100 121.47100 91.11300 122.38750
<CMD> zoomBox 88.98100 121.83700 91.11300 122.75350
<CMD> zoomBox 88.98100 122.20300 91.11300 123.11950
<CMD> zoomBox 88.98100 122.56900 91.11300 123.48550
<CMD> zoomBox 88.98100 122.93500 91.11300 123.85150
<CMD> zoomBox 88.98100 123.30100 91.11300 124.21750
<CMD> zoomBox 88.98100 123.66700 91.11300 124.58350
<CMD> zoomBox 88.98100 124.03300 91.11300 124.94950
<CMD> zoomBox 88.98100 124.39900 91.11300 125.31550
<CMD> zoomBox 88.98100 124.76500 91.11300 125.68150
<CMD> zoomBox 88.98100 124.85650 91.11300 125.77300
<CMD> zoomBox 88.98100 125.22250 91.11300 126.13900
<CMD> zoomBox 88.98100 125.58850 91.11300 126.50500
<CMD> zoomBox 88.98100 125.95450 91.11300 126.87100
<CMD> zoomBox 88.98100 126.22900 91.11300 127.14550
<CMD> zoomBox 88.98100 126.41200 91.11300 127.32850
<CMD> zoomBox 88.98100 126.32050 91.11300 127.23700
<CMD> zoomBox 88.78400 126.21800 91.29200 127.29600
<CMD> zoomBox 88.55200 126.09700 91.50250 127.36550
<CMD> zoomBox 88.27900 125.95500 91.75050 127.44750
<CMD> zoomBox 87.95750 125.78800 92.04200 127.54400
<CMD> zoomBox 86.61250 125.08850 93.26400 127.94800
<CMD> zoomBox 86.61250 126.51850 93.26400 129.37800
<CMD> zoomBox 86.61250 127.66250 93.26400 130.52200
<CMD> zoomBox 86.61250 128.52050 93.26400 131.38000
<CMD> zoomBox 86.61250 129.09250 93.26400 131.95200
<CMD> zoomBox 86.61250 130.52250 93.26400 133.38200
<CMD> zoomBox 86.61250 131.66650 93.26400 134.52600
<CMD> zoomBox 86.61250 132.81050 93.26400 135.67000
<CMD> zoomBox 86.61250 133.95450 93.26400 136.81400
<CMD> zoomBox 86.61250 134.24050 93.26400 137.10000
<CMD> zoomBox 86.61250 135.38450 93.26400 138.24400
<CMD> zoomBox 86.61250 136.52850 93.26400 139.38800
<CMD> zoomBox 86.61250 137.95850 93.26400 140.81800
<CMD> zoomBox 86.61250 139.10250 93.26400 141.96200
<CMD> zoomBox 86.61250 140.24650 93.26400 143.10600
<CMD> zoomBox 86.61250 141.10450 93.26400 143.96400
<CMD> zoomBox 86.61250 141.39050 93.26400 144.25000
<CMD> zoomBox 86.61250 141.10450 93.26400 143.96400
<CMD> zoomBox 86.61250 140.81850 93.26400 143.67800
<CMD> zoomBox 86.61250 140.53250 93.26400 143.39200
<CMD> zoomBox 86.61250 140.24650 93.26400 143.10600
<CMD> zoomBox 85.22300 139.56800 94.42950 143.52600
<CMD> zoomBox 84.33500 139.13650 95.16600 143.79300
<CMD> zoomBox 83.28950 138.62900 96.03300 144.10750
<CMD> zoomBox 82.06000 138.03200 97.05250 144.47750
<CMD> zoomBox 80.61350 137.32950 98.25200 144.91250
<CMD> zoomBox 78.91150 136.50300 99.66350 145.42450
<CMD> zoomBox 71.78450 133.04150 105.57550 147.56850
<CMD> zoomBox 64.69000 129.59550 111.46000 149.70250
<CMD> zoomBox 60.17850 127.40400 115.20200 151.05950
<CMD> zoomBox 54.87050 124.82650 119.60450 152.65650
<CMD> zoomBox 48.59900 121.75800 124.75750 154.49950
<CMD> zoomBox 41.22150 118.14800 130.81950 156.66750
<CMD> zoomBox 32.54200 113.90100 137.95150 159.21800
<CMD> zoomBox 22.33050 108.90400 146.34200 162.21850
<CMD> zoomBox 10.31650 103.02600 156.21300 165.74900
<CMD> zoomBox -3.81750 96.11050 167.82600 169.90250
<CMD> zoomBox -20.44500 87.85600 181.48850 174.67000
<CMD> zoomBox -40.00700 78.14500 197.56200 180.27900
<CMD> zoomBox -63.02100 66.72000 216.47200 186.87800
<CMD> zoomBox -90.09650 53.27900 238.71950 194.64150
<CMD> zoomBox -121.95000 37.46600 264.89250 203.77500
<CMD> fit
<CMD> setDrawView ameba
<CMD> selectObject Module dtpth
<CMD> deselectAll
<CMD> selectObject Module dtpth
<CMD> deselectAll
<CMD> selectObject Module dtpth
<CMD> deselectAll
<CMD> selectObject Module dtpth
<CMD> deselectAll
<CMD> selectObject Module dtpth
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> zoomBox -116.70050 8.34600 298.00100 186.63200
<CMD> zoomBox -89.86000 23.64150 262.63600 175.18450
<CMD> zoomBox -67.04600 36.68400 232.57600 165.49550
<CMD> zoomBox -30.33300 57.84800 186.14400 150.91450
<CMD> zoomBox -12.35550 66.31550 171.65000 145.42200
<CMD> zoomBox 2.94700 73.51300 159.35150 140.75350
<CMD> zoomBox -51.53900 47.88600 203.14000 157.37600
<CMD> zoomBox -180.83450 -12.92700 307.05150 196.82200
<CMD> zoomBox -140.26050 6.15650 274.44350 184.44350
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setDrawView ameba
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setDrawView place
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView fplan
