<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4569" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4569{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4569{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4569{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4569{left:79px;bottom:998px;letter-spacing:-0.15px;}
#t5_4569{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_4569{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4569{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t8_4569{left:425px;bottom:981px;letter-spacing:-0.1px;}
#t9_4569{left:425px;bottom:959px;letter-spacing:-0.11px;}
#ta_4569{left:425px;bottom:943px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tb_4569{left:425px;bottom:926px;letter-spacing:-0.11px;}
#tc_4569{left:425px;bottom:909px;letter-spacing:-0.11px;}
#td_4569{left:425px;bottom:892px;letter-spacing:-0.11px;}
#te_4569{left:425px;bottom:875px;letter-spacing:-0.11px;}
#tf_4569{left:425px;bottom:859px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4569{left:425px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#th_4569{left:425px;bottom:825px;letter-spacing:-0.11px;}
#ti_4569{left:425px;bottom:808px;letter-spacing:-0.1px;}
#tj_4569{left:690px;bottom:998px;letter-spacing:-0.11px;}
#tk_4569{left:690px;bottom:981px;letter-spacing:-0.12px;}
#tl_4569{left:690px;bottom:964px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tm_4569{left:79px;bottom:784px;letter-spacing:-0.15px;}
#tn_4569{left:137px;bottom:784px;letter-spacing:-0.16px;}
#to_4569{left:190px;bottom:784px;letter-spacing:-0.14px;}
#tp_4569{left:425px;bottom:784px;letter-spacing:-0.11px;}
#tq_4569{left:425px;bottom:767px;letter-spacing:-0.1px;}
#tr_4569{left:425px;bottom:745px;letter-spacing:-0.11px;}
#ts_4569{left:425px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tt_4569{left:425px;bottom:712px;letter-spacing:-0.11px;}
#tu_4569{left:425px;bottom:695px;letter-spacing:-0.11px;}
#tv_4569{left:425px;bottom:678px;letter-spacing:-0.11px;}
#tw_4569{left:425px;bottom:661px;letter-spacing:-0.11px;}
#tx_4569{left:425px;bottom:645px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_4569{left:425px;bottom:628px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tz_4569{left:425px;bottom:611px;letter-spacing:-0.11px;}
#t10_4569{left:425px;bottom:594px;letter-spacing:-0.1px;}
#t11_4569{left:690px;bottom:784px;letter-spacing:-0.11px;}
#t12_4569{left:690px;bottom:767px;letter-spacing:-0.12px;}
#t13_4569{left:690px;bottom:750px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t14_4569{left:79px;bottom:570px;letter-spacing:-0.15px;}
#t15_4569{left:137px;bottom:570px;letter-spacing:-0.16px;}
#t16_4569{left:190px;bottom:570px;letter-spacing:-0.14px;}
#t17_4569{left:425px;bottom:570px;letter-spacing:-0.11px;}
#t18_4569{left:425px;bottom:553px;letter-spacing:-0.1px;}
#t19_4569{left:425px;bottom:532px;letter-spacing:-0.11px;}
#t1a_4569{left:425px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1b_4569{left:425px;bottom:498px;letter-spacing:-0.11px;}
#t1c_4569{left:425px;bottom:481px;letter-spacing:-0.11px;}
#t1d_4569{left:425px;bottom:464px;letter-spacing:-0.11px;}
#t1e_4569{left:425px;bottom:448px;letter-spacing:-0.11px;}
#t1f_4569{left:425px;bottom:431px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_4569{left:425px;bottom:414px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t1h_4569{left:425px;bottom:397px;letter-spacing:-0.11px;}
#t1i_4569{left:425px;bottom:380px;letter-spacing:-0.1px;}
#t1j_4569{left:690px;bottom:570px;letter-spacing:-0.11px;}
#t1k_4569{left:690px;bottom:553px;letter-spacing:-0.12px;}
#t1l_4569{left:690px;bottom:536px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t1m_4569{left:79px;bottom:356px;letter-spacing:-0.15px;}
#t1n_4569{left:137px;bottom:356px;letter-spacing:-0.17px;}
#t1o_4569{left:190px;bottom:356px;letter-spacing:-0.15px;}
#t1p_4569{left:425px;bottom:356px;letter-spacing:-0.12px;}
#t1q_4569{left:425px;bottom:339px;letter-spacing:-0.11px;}
#t1r_4569{left:425px;bottom:322px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1s_4569{left:425px;bottom:305px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_4569{left:425px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4569{left:425px;bottom:267px;letter-spacing:-0.11px;}
#t1v_4569{left:425px;bottom:250px;letter-spacing:-0.11px;}
#t1w_4569{left:425px;bottom:234px;letter-spacing:-0.1px;}
#t1x_4569{left:690px;bottom:356px;letter-spacing:-0.11px;}
#t1y_4569{left:690px;bottom:339px;letter-spacing:-0.12px;}
#t1z_4569{left:690px;bottom:322px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t20_4569{left:79px;bottom:209px;letter-spacing:-0.16px;}
#t21_4569{left:137px;bottom:209px;letter-spacing:-0.16px;}
#t22_4569{left:190px;bottom:209px;letter-spacing:-0.14px;}
#t23_4569{left:425px;bottom:209px;letter-spacing:-0.11px;}
#t24_4569{left:425px;bottom:192px;letter-spacing:-0.13px;}
#t25_4569{left:690px;bottom:209px;letter-spacing:-0.11px;}
#t26_4569{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t27_4569{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t28_4569{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t29_4569{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2a_4569{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2b_4569{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2c_4569{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2d_4569{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2e_4569{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2f_4569{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4569{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4569{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4569{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4569{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4569{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4569" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4569Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4569" style="-webkit-user-select: none;"><object width="935" height="1210" data="4569/4569.svg" type="image/svg+xml" id="pdf4569" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4569" class="t s1_4569">Vol. 4 </span><span id="t2_4569" class="t s1_4569">2-47 </span>
<span id="t3_4569" class="t s2_4569">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4569" class="t s3_4569">6A5H </span><span id="t5_4569" class="t s3_4569">1701 </span><span id="t6_4569" class="t s3_4569">IA32_PL1_SSP </span><span id="t7_4569" class="t s3_4569">Linear address to be loaded into SSP on </span>
<span id="t8_4569" class="t s3_4569">transition to privilege level 1. (R/W) </span>
<span id="t9_4569" class="t s3_4569">If the processor does not support Intel 64 </span>
<span id="ta_4569" class="t s3_4569">architecture, these fields have only 32 bits; </span>
<span id="tb_4569" class="t s3_4569">bits 63:32 of the MSRs are reserved. On </span>
<span id="tc_4569" class="t s3_4569">processors that support Intel 64 </span>
<span id="td_4569" class="t s3_4569">architecture this value cannot represent a </span>
<span id="te_4569" class="t s3_4569">non-canonical address. In protected mode, </span>
<span id="tf_4569" class="t s3_4569">only 31:0 are loaded. The linear address </span>
<span id="tg_4569" class="t s3_4569">written must be aligned to 8 bytes and bits </span>
<span id="th_4569" class="t s3_4569">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="ti_4569" class="t s3_4569">to be 0). </span>
<span id="tj_4569" class="t s3_4569">If CPUID.(EAX=07H, </span>
<span id="tk_4569" class="t s3_4569">ECX=0H):ECX.CET_SS[07] </span>
<span id="tl_4569" class="t s3_4569">= 1 </span>
<span id="tm_4569" class="t s3_4569">6A6H </span><span id="tn_4569" class="t s3_4569">1702 </span><span id="to_4569" class="t s3_4569">IA32_PL2_SSP </span><span id="tp_4569" class="t s3_4569">Linear address to be loaded into SSP on </span>
<span id="tq_4569" class="t s3_4569">transition to privilege level 2. (R/W) </span>
<span id="tr_4569" class="t s3_4569">If the processor does not support Intel 64 </span>
<span id="ts_4569" class="t s3_4569">architecture, these fields have only 32 bits; </span>
<span id="tt_4569" class="t s3_4569">bits 63:32 of the MSRs are reserved. On </span>
<span id="tu_4569" class="t s3_4569">processors that support Intel 64 </span>
<span id="tv_4569" class="t s3_4569">architecture this value cannot represent a </span>
<span id="tw_4569" class="t s3_4569">non-canonical address. In protected mode, </span>
<span id="tx_4569" class="t s3_4569">only 31:0 are loaded. The linear address </span>
<span id="ty_4569" class="t s3_4569">written must be aligned to 8 bytes and bits </span>
<span id="tz_4569" class="t s3_4569">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="t10_4569" class="t s3_4569">to be 0). </span>
<span id="t11_4569" class="t s3_4569">If CPUID.(EAX=07H, </span>
<span id="t12_4569" class="t s3_4569">ECX=0H):ECX.CET_SS[07] </span>
<span id="t13_4569" class="t s3_4569">= 1 </span>
<span id="t14_4569" class="t s3_4569">6A7H </span><span id="t15_4569" class="t s3_4569">1703 </span><span id="t16_4569" class="t s3_4569">IA32_PL3_SSP </span><span id="t17_4569" class="t s3_4569">Linear address to be loaded into SSP on </span>
<span id="t18_4569" class="t s3_4569">transition to privilege level 3. (R/W) </span>
<span id="t19_4569" class="t s3_4569">If the processor does not support Intel 64 </span>
<span id="t1a_4569" class="t s3_4569">architecture, these fields have only 32 bits; </span>
<span id="t1b_4569" class="t s3_4569">bits 63:32 of the MSRs are reserved. On </span>
<span id="t1c_4569" class="t s3_4569">processors that support Intel 64 </span>
<span id="t1d_4569" class="t s3_4569">architecture this value cannot represent a </span>
<span id="t1e_4569" class="t s3_4569">non-canonical address. In protected mode, </span>
<span id="t1f_4569" class="t s3_4569">only 31:0 are loaded. The linear address </span>
<span id="t1g_4569" class="t s3_4569">written must be aligned to 8 bytes and bits </span>
<span id="t1h_4569" class="t s3_4569">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="t1i_4569" class="t s3_4569">to be 0). </span>
<span id="t1j_4569" class="t s3_4569">If CPUID.(EAX=07H, </span>
<span id="t1k_4569" class="t s3_4569">ECX=0H):ECX.CET_SS[07] </span>
<span id="t1l_4569" class="t s3_4569">= 1 </span>
<span id="t1m_4569" class="t s3_4569">6A8H </span><span id="t1n_4569" class="t s3_4569">1704 </span><span id="t1o_4569" class="t s3_4569">IA32_INTERRUPT_SSP_TABLE_ADDR </span><span id="t1p_4569" class="t s3_4569">Linear address of a table of seven shadow </span>
<span id="t1q_4569" class="t s3_4569">stack pointers that are selected in IA-32e </span>
<span id="t1r_4569" class="t s3_4569">mode using the IST index (when not 0) from </span>
<span id="t1s_4569" class="t s3_4569">the interrupt gate descriptor. (R/W) </span>
<span id="t1t_4569" class="t s3_4569">This MSR is not present on processors that </span>
<span id="t1u_4569" class="t s3_4569">do not support Intel 64 architecture. This </span>
<span id="t1v_4569" class="t s3_4569">field cannot represent a non-canonical </span>
<span id="t1w_4569" class="t s3_4569">address. </span>
<span id="t1x_4569" class="t s3_4569">If CPUID.(EAX=07H, </span>
<span id="t1y_4569" class="t s3_4569">ECX=0H):ECX.CET_SS[07] </span>
<span id="t1z_4569" class="t s3_4569">= 1 </span>
<span id="t20_4569" class="t s3_4569">6E0H </span><span id="t21_4569" class="t s3_4569">1760 </span><span id="t22_4569" class="t s3_4569">IA32_TSC_DEADLINE </span><span id="t23_4569" class="t s3_4569">TSC Target of Local APIC’s TSC Deadline </span>
<span id="t24_4569" class="t s3_4569">Mode (R/W) </span>
<span id="t25_4569" class="t s3_4569">If CPUID.01H:ECX.[24] = 1 </span>
<span id="t26_4569" class="t s4_4569">Table 2-2. </span><span id="t27_4569" class="t s4_4569">IA-32 Architectural MSRs (Contd.) </span>
<span id="t28_4569" class="t s5_4569">Register </span>
<span id="t29_4569" class="t s5_4569">Address </span>
<span id="t2a_4569" class="t s5_4569">Architectural MSR Name / Bit Fields </span>
<span id="t2b_4569" class="t s5_4569">(Former MSR Name) </span><span id="t2c_4569" class="t s5_4569">MSR/Bit Description </span><span id="t2d_4569" class="t s5_4569">Comment </span>
<span id="t2e_4569" class="t s5_4569">Hex </span><span id="t2f_4569" class="t s5_4569">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
