$date
	Tue Apr 29 15:38:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var reg 8 ! AR [7:0] $end
$var reg 1 " clk $end
$var reg 6 # load [5:0] $end
$var reg 1 $ rst $end
$var reg 3 % sel [2:0] $end
$scope module top_0 $end
$var wire 8 & AR [7:0] $end
$var wire 1 " clk $end
$var wire 6 ' load [5:0] $end
$var wire 1 $ rst $end
$var wire 3 ( sel [2:0] $end
$var wire 1 ) we $end
$var wire 16 * sram_dout [15:0] $end
$var wire 16 + sram_din [15:0] $end
$var wire 8 , addr [7:0] $end
$scope module cpu_0 $end
$var wire 8 - AR_in [7:0] $end
$var wire 1 " clk $end
$var wire 6 . load [5:0] $end
$var wire 1 $ rst $end
$var wire 3 / sel [2:0] $end
$var wire 16 0 sram_dout [15:0] $end
$var reg 16 1 AC [15:0] $end
$var reg 8 2 AR [7:0] $end
$var reg 16 3 DR [15:0] $end
$var reg 16 4 IR [15:0] $end
$var reg 8 5 PC [7:0] $end
$var reg 8 6 addr [7:0] $end
$var reg 16 7 bus [15:0] $end
$var reg 16 8 sram_din [15:0] $end
$var reg 1 ) we $end
$upscope $end
$scope module sram_0 $end
$var wire 8 9 addr [7:0] $end
$var wire 1 " clk $end
$var wire 16 : din [15:0] $end
$var wire 1 ) we $end
$var reg 16 ; debug_mem0 [15:0] $end
$var reg 16 < debug_mem1 [15:0] $end
$var reg 16 = debug_mem2 [15:0] $end
$var reg 16 > dout [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#2000
$dumpvars
bx >
b11 =
b10 <
b1 ;
bx :
bx 9
bx 8
bx 7
bx 6
b0 5
b0 4
b0 3
b0 2
b0 1
bx 0
b101 /
bx .
b0 -
bx ,
bx +
bx *
0)
b101 (
bx '
b0 &
b101 %
1$
bx #
0"
b0 !
$end
#5000
b0 ,
b0 6
b0 9
1"
#6000
b1 7
b1 *
b1 0
b1 >
#10000
0"
b10 #
b10 '
b10 .
#15000
b1 4
1"
#20000
0"
b100000 #
b100000 '
b100000 .
b1 !
b1 &
b1 -
b1 %
b1 (
b1 /
#25000
1)
b1 +
b1 8
b1 :
b1 2
1"
#30000
0"
b101 %
b101 (
b101 /
#35000
b1 ,
b1 6
b1 9
1)
1"
#40000
0"
b10000 #
b10000 '
b10000 .
#45000
b1 1
0)
1"
#46000
b1 <
#50000
0"
