#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jul  1 12:38:55 2025
# Process ID: 18800
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7072 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference signal_clipper signal_clipper_0
delete_bd_objs [get_bd_cells signal_clipper_0]
create_bd_cell -type module -reference signal_clipper signal_clipper_0
set_property location {4 1023 567} [get_bd_cells signal_clipper_0]
delete_bd_objs [get_bd_cells signal_clipper_0]
save_bd_design
create_bd_cell -type module -reference signal_clipper signal_clipper_0
set_property location {4.5 1109 591} [get_bd_cells signal_clipper_0]
set_property location {4 1075 548} [get_bd_cells signal_clipper_0]
delete_bd_objs [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
delete_bd_objs [get_bd_cells signal_clipper_0]
save_bd_design
