static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 ;\r\nunsigned char V_5 , V_6 ;\r\nV_5 = ~ V_7 . V_8 ;\r\nV_7 . V_9 |= 0x40 ;\r\nF_2 ( 85 ) ;\r\nV_7 . V_9 &= ~ 0x40 ;\r\nV_6 = ! ( V_5 & 1 ) ;\r\nV_5 >>= 1 ;\r\nif ( V_5 < 0x78 ) {\r\nif ( V_5 == 98 ) {\r\nF_3 ( V_4 , V_5 , 1 ) ;\r\nF_3 ( V_4 , V_5 , 0 ) ;\r\n} else {\r\nF_3 ( V_4 , V_5 , V_6 ) ;\r\n}\r\nF_4 ( V_4 ) ;\r\n} else\r\nF_5 ( V_10 [ V_5 - 0x78 ] ) ;\r\nreturn V_11 ;\r\n}\r\nstatic int T_2 F_6 ( struct V_12 * V_13 )\r\n{\r\nstruct V_3 * V_4 ;\r\nint V_14 , V_15 , V_16 ;\r\nV_4 = F_7 () ;\r\nif ( ! V_4 ) {\r\nF_8 ( & V_13 -> V_4 , L_1 ) ;\r\nreturn - V_17 ;\r\n}\r\nV_4 -> V_18 = V_13 -> V_18 ;\r\nV_4 -> V_19 = L_2 ;\r\nV_4 -> V_20 . V_21 = V_22 ;\r\nV_4 -> V_20 . V_23 = 0x0001 ;\r\nV_4 -> V_20 . V_24 = 0x0001 ;\r\nV_4 -> V_20 . V_25 = 0x0100 ;\r\nV_4 -> V_4 . V_26 = & V_13 -> V_4 ;\r\nV_4 -> V_27 [ 0 ] = F_9 ( V_28 ) | F_9 ( V_29 ) ;\r\nfor ( V_14 = 0 ; V_14 < 0x78 ; V_14 ++ )\r\nF_10 ( V_14 , V_4 -> V_30 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_31 ; V_14 ++ ) {\r\nstatic T_3 V_32 [ V_33 ] V_34 ;\r\nif ( ! V_35 [ V_14 ] )\r\ncontinue;\r\nmemset ( V_32 , 0 , sizeof( V_32 ) ) ;\r\nfor ( V_15 = 0 ; V_15 < 0x78 ; V_15 ++ ) {\r\nif ( ! V_36 [ V_15 ] )\r\ncontinue;\r\nV_32 [ V_15 ] = V_35 [ V_14 ] [ V_36 [ V_15 ] ] ;\r\n}\r\nfor ( V_15 = 0 ; V_15 < V_33 ; V_15 ++ ) {\r\nif ( ! V_32 [ V_15 ] )\r\nV_32 [ V_15 ] = 0xf200 ;\r\n}\r\nmemcpy ( V_35 [ V_14 ] , V_32 , sizeof( V_32 ) ) ;\r\n}\r\nV_7 . V_9 &= ~ 0x41 ;\r\nV_16 = F_11 ( V_37 , F_1 , 0 , L_3 ,\r\nV_4 ) ;\r\nif ( V_16 )\r\ngoto V_38;\r\nV_16 = F_12 ( V_4 ) ;\r\nif ( V_16 )\r\ngoto V_39;\r\nF_13 ( V_13 , V_4 ) ;\r\nreturn 0 ;\r\nV_39: F_14 ( V_37 , V_4 ) ;\r\nV_38: F_15 ( V_4 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic int T_4 F_16 ( struct V_12 * V_13 )\r\n{\r\nstruct V_3 * V_4 = F_17 ( V_13 ) ;\r\nF_13 ( V_13 , NULL ) ;\r\nF_14 ( V_37 , V_4 ) ;\r\nF_18 ( V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_19 ( void )\r\n{\r\nreturn F_20 ( & V_40 , F_6 ) ;\r\n}\r\nstatic void T_4 F_21 ( void )\r\n{\r\nF_22 ( & V_40 ) ;\r\n}
