--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ex2.twx ex2.ncd -o ex2.twr ex2.pcf -ucf hmm.ucf

Design file:              ex2.ncd
Physical constraint file: ex2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_w_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_w_reset   |    3.577(R)|      SLOW  |   -1.425(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_w_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_r_AN0     |         9.180(R)|      SLOW  |         4.728(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_AN1     |         9.123(R)|      SLOW  |         4.697(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_AN2     |         8.908(R)|      SLOW  |         4.669(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_AN3     |         8.859(R)|      SLOW  |         4.646(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_CA      |         9.423(R)|      SLOW  |         4.912(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_CC      |         9.673(R)|      SLOW  |         5.051(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_CD      |         9.845(R)|      SLOW  |         5.161(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_CE      |         9.014(R)|      SLOW  |         4.827(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_CF      |         9.766(R)|      SLOW  |         5.072(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_CG      |         9.329(R)|      SLOW  |         5.001(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
o_r_DP      |         9.927(R)|      SLOW  |         5.169(R)|      FAST  |i_w_clk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_w_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_w_clk        |    2.825|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 15 15:20:42 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



