$date
	Mon Dec 26 15:44:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module accumulator_tb $end
$var wire 1 ! overflow_flag $end
$var wire 4 " acc [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 4 % i [3:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 4 & i [3:0] $end
$var wire 4 ' acc [3:0] $end
$var reg 5 ( accum [4:0] $end
$var reg 1 ) carry $end
$var reg 1 ! overflow_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
b0 (
b0 '
b0 &
b0 %
1$
0#
b0 "
x!
$end
#5
1#
#10
0#
0$
#15
0!
1#
#20
0#
b10 %
b10 &
#25
b10 "
b10 '
b10 (
1#
#30
0#
b11 %
b11 &
#35
b101 "
b101 '
b101 (
1#
#40
0#
b1010 %
b1010 &
#45
b1111 "
b1111 '
b1111 (
1#
#50
0#
b1 %
b1 &
#55
b0 "
b0 '
b10000 (
1#
#60
0#
#65
b1 "
b1 '
1!
b1 (
1#
#70
0#
#75
b10 "
b10 '
b10 (
0!
1#
#80
0#
#85
b11 "
b11 '
b11 (
1#
#90
0#
#95
b100 "
b100 '
b100 (
1#
#100
0#
