{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755119292105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755119292106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 13 17:08:12 2025 " "Processing started: Wed Aug 13 17:08:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755119292106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755119292106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_fsm_control -c tiny_fsm_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_fsm_control -c tiny_fsm_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755119292106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755119292570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755119292571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tiny_fsm_control.sv 1 1 " "Using design file tiny_fsm_control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_fsm_control " "Found entity 1: tiny_fsm_control" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755119297612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755119297612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_fsm_control " "Elaborating entity \"tiny_fsm_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755119297614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_fsm_control.sv(170) " "Verilog HDL assignment warning at tiny_fsm_control.sv(170): truncated value with size 32 to match size of target (8)" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755119297615 "|tiny_fsm_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_fsm_control.sv(180) " "Verilog HDL assignment warning at tiny_fsm_control.sv(180): truncated value with size 32 to match size of target (8)" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755119297615 "|tiny_fsm_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_fsm_control.sv(191) " "Verilog HDL assignment warning at tiny_fsm_control.sv(191): truncated value with size 32 to match size of target (8)" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755119297615 "|tiny_fsm_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tiny_fsm_control.sv(197) " "Verilog HDL assignment warning at tiny_fsm_control.sv(197): truncated value with size 32 to match size of target (10)" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755119297615 "|tiny_fsm_control"}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_module.sv 1 1 " "Using design file systolic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_module " "Found entity 1: systolic_module" {  } { { "systolic_module.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/systolic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755119297649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755119297649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_module systolic_module:SYS_ARRAY " "Elaborating entity \"systolic_module\" for hierarchy \"systolic_module:SYS_ARRAY\"" {  } { { "tiny_fsm_control.sv" "SYS_ARRAY" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755119297649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressable_double_buffer.sv 1 1 " "Using design file addressable_double_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addressable_double_buffer " "Found entity 1: addressable_double_buffer" {  } { { "addressable_double_buffer.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/addressable_double_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755119297778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755119297778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressable_double_buffer systolic_module:SYS_ARRAY\|addressable_double_buffer:top_buf " "Elaborating entity \"addressable_double_buffer\" for hierarchy \"systolic_module:SYS_ARRAY\|addressable_double_buffer:top_buf\"" {  } { { "systolic_module.sv" "top_buf" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/systolic_module.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755119297779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_array.sv 1 1 " "Using design file systolic_array.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755119297800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755119297800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array systolic_module:SYS_ARRAY\|systolic_array:sys_array " "Elaborating entity \"systolic_array\" for hierarchy \"systolic_module:SYS_ARRAY\|systolic_array:sys_array\"" {  } { { "systolic_module.sv" "sys_array" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/systolic_module.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755119297801 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1755119297836 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "right_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"right_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1755119297836 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bottom_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bottom_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1755119297836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac_cell.sv 1 1 " "Using design file mac_cell.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mac_cell " "Found entity 1: mac_cell" {  } { { "mac_cell.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/mac_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755119297860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755119297860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_cell systolic_module:SYS_ARRAY\|systolic_array:sys_array\|mac_cell:row\[0\].col\[0\].mac_inst " "Elaborating entity \"mac_cell\" for hierarchy \"systolic_module:SYS_ARRAY\|systolic_array:sys_array\|mac_cell:row\[0\].col\[0\].mac_inst\"" {  } { { "systolic_array.sv" "row\[0\].col\[0\].mac_inst" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/systolic_array.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755119297860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dp_ram.sv 1 1 " "Using design file dp_ram.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram " "Found entity 1: dp_ram" {  } { { "dp_ram.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/dp_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755119297888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755119297888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram dp_ram:DPRAM " "Elaborating entity \"dp_ram\" for hierarchy \"dp_ram:DPRAM\"" {  } { { "tiny_fsm_control.sv" "DPRAM" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755119297888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_out\[2\] GND " "Pin \"state_out\[2\]\" is stuck at GND" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755119298454 "|tiny_fsm_control|state_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755119298454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755119298503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755119298732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755119299108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755119299108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "run " "No output dependent on input pin \"run\"" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755119299619 "|tiny_fsm_control|run"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "halt " "No output dependent on input pin \"halt\"" {  } { { "tiny_fsm_control.sv" "" { Text "C:/Projects/Vector-Processing-Unit/Quartus_Files/tiny_fsm_control/tiny_fsm_control.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755119299619 "|tiny_fsm_control|halt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1755119299619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755119299619 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755119299619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755119299619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755119299619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755119299627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 13 17:08:19 2025 " "Processing ended: Wed Aug 13 17:08:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755119299627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755119299627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755119299627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755119299627 ""}
