[
  {
    "task_name": "wire_to_reg_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.3333333333333333,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling",
      "Missing proper file I/O"
    ],
    "execution_time": 10.38162636756897,
    "overall_score": 0.4216666666666667
  },
  {
    "task_name": "wire_to_reg_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 2)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 10.175186157226562,
    "overall_score": 0.425
  },
  {
    "task_name": "signal_rename_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.6666666666666666,
      "code_style": 1.0,
      "robustness": 0.3,
      "maintainability": 0.6,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: expected 'except' or 'finally' block (<unknown>, line 205)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper return values"
    ],
    "execution_time": 29.712557792663574,
    "overall_score": 0.47833333333333333
  },
  {
    "task_name": "signal_rename_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.7,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing visitor class",
      "Missing error handling"
    ],
    "execution_time": 13.918348550796509,
    "overall_score": 0.5083333333333333
  },
  {
    "task_name": "module_name_change_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.9999999999999999,
      "code_style": 1.0,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking"
    ],
    "execution_time": 14.160122632980347,
    "overall_score": 0.585
  },
  {
    "task_name": "module_name_change_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.7,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 14.993848085403442,
    "overall_score": 0.5083333333333333
  },
  {
    "task_name": "signal_width_change_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.6666666666666666,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing error handling"
    ],
    "execution_time": 12.678254127502441,
    "overall_score": 0.48833333333333334
  },
  {
    "task_name": "signal_width_change_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 12.090771436691284,
    "overall_score": 0.48833333333333334
  },
  {
    "task_name": "multi_signal_width_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 11.082003831863403,
    "overall_score": 0.455
  },
  {
    "task_name": "multi_signal_width_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unterminated string literal (detected at line 2) (<unknown>, line 2)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 14.848201513290405,
    "overall_score": 0.4583333333333333
  },
  {
    "task_name": "reset_condition_change_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.3333333333333333,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 0.7,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing visitor class",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 14.09987473487854,
    "overall_score": 0.36166666666666664
  },
  {
    "task_name": "reset_condition_change_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.6666666666666666,
      "code_style": 1.0,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing error handling",
      "Missing command line interface"
    ],
    "execution_time": 21.746464252471924,
    "overall_score": 0.5183333333333333
  },
  {
    "task_name": "add_enable_signal_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.6,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unterminated string literal (detected at line 63) (<unknown>, line 63)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper return values",
      "Missing proper file I/O"
    ],
    "execution_time": 13.356729507446289,
    "overall_score": 0.485
  },
  {
    "task_name": "add_enable_signal_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.4,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling",
      "Missing command line interface"
    ],
    "execution_time": 14.233973264694214,
    "overall_score": 0.465
  },
  {
    "task_name": "array_base_type_change_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 0.5,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unterminated string literal (detected at line 57) (<unknown>, line 57)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 10.117838859558105,
    "overall_score": 0.375
  },
  {
    "task_name": "array_base_type_change_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.8333333333333333,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.6,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing error handling"
    ],
    "execution_time": 25.31231713294983,
    "overall_score": 0.5216666666666666
  },
  {
    "task_name": "fsm_state_rename_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.3333333333333333,
      "code_style": 0.5,
      "robustness": 0.0,
      "maintainability": 0.7,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing visitor class",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 12.607104063034058,
    "overall_score": 0.31166666666666665
  },
  {
    "task_name": "fsm_state_rename_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.3333333333333333,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 0.7,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling",
      "Missing command line interface"
    ],
    "execution_time": 16.236565113067627,
    "overall_score": 0.42166666666666663
  },
  {
    "task_name": "queue_mda_conversion_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing proper return values",
      "Missing error handling",
      "Missing proper file I/O"
    ],
    "execution_time": 9.073899030685425,
    "overall_score": 0.395
  },
  {
    "task_name": "queue_mda_conversion_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 2)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 12.539347171783447,
    "overall_score": 0.48833333333333334
  },
  {
    "task_name": "dynamic_mda_conversion_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.5,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 2)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 11.829304933547974,
    "overall_score": 0.4083333333333333
  },
  {
    "task_name": "dynamic_mda_conversion_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 14.987958431243896,
    "overall_score": 0.5183333333333333
  },
  {
    "task_name": "associative_mda_conversion_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unterminated string literal (detected at line 68) (<unknown>, line 68)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 11.8905611038208,
    "overall_score": 0.355
  },
  {
    "task_name": "associative_mda_conversion_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.5,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 2)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 15.319541692733765,
    "overall_score": 0.49833333333333335
  },
  {
    "task_name": "structure_type_conversion_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.3,
      "maintainability": 0.6,
      "innovation": 0.7,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing visitor class",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 22.96656036376953,
    "overall_score": 0.435
  },
  {
    "task_name": "structure_type_conversion_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 10.326993942260742,
    "overall_score": 0.5183333333333333
  },
  {
    "task_name": "inside_op_coverage_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 1.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.3333333333333333,
      "code_style": 1.0,
      "robustness": 0.3,
      "maintainability": 0.6,
      "innovation": 0.7,
      "functional_correctness": 0.5
    },
    "errors": [
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing visitor class",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 13.304562091827393,
    "overall_score": 0.5016666666666667
  },
  {
    "task_name": "inside_op_coverage_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 15.441350221633911,
    "overall_score": 0.48833333333333334
  },
  {
    "task_name": "inside_op_array_usage_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: expected an indented block after function definition on line 265 (<unknown>, line 267)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 30.1406512260437,
    "overall_score": 0.385
  },
  {
    "task_name": "inside_op_array_usage_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.7,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unterminated string literal (detected at line 51) (<unknown>, line 51)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 18.024797201156616,
    "overall_score": 0.5283333333333333
  },
  {
    "task_name": "inside_op_context_scenarios_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 1.0,
      "semantic_correctness": 0.2,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.8,
      "robustness": 0.6,
      "maintainability": 0.3,
      "innovation": 0.8,
      "functional_correctness": 0.5
    },
    "errors": [
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing main transform function",
      "Missing proper file I/O"
    ],
    "execution_time": 29.313503742218018,
    "overall_score": 0.5883333333333334
  },
  {
    "task_name": "inside_op_context_scenarios_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.7,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 11.972722053527832,
    "overall_score": 0.5583333333333333
  },
  {
    "task_name": "inside_op_xmr_scenarios_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 1.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 16.366605281829834,
    "overall_score": 0.485
  },
  {
    "task_name": "inside_op_xmr_scenarios_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.3,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 10.967945098876953,
    "overall_score": 0.5183333333333333
  },
  {
    "task_name": "inside_op_debug_scenarios_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: expected ':' (<unknown>, line 182)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 31.23452925682068,
    "overall_score": 0.355
  },
  {
    "task_name": "inside_op_debug_scenarios_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 12.046335220336914,
    "overall_score": 0.48833333333333334
  },
  {
    "task_name": "inside_op_misc_scenarios_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 1.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.5,
      "code_style": 1.0,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.6,
      "functional_correctness": 0.5
    },
    "errors": [
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 21.60172748565674,
    "overall_score": 0.495
  },
  {
    "task_name": "inside_op_misc_scenarios_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.7,
      "robustness": 0.7,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unterminated string literal (detected at line 53) (<unknown>, line 53)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 22.51941990852356,
    "overall_score": 0.5583333333333333
  },
  {
    "task_name": "mixed_mda_conversion_minimal",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.0,
      "framework_compliance": 0.3333333333333333,
      "code_style": 0.7,
      "robustness": 0.0,
      "maintainability": 0.6,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: invalid syntax (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing AST visitor method",
      "Missing proper node type checking",
      "Missing regex transformations",
      "Missing main transform function",
      "Missing proper return values",
      "Missing error handling",
      "Missing proper file I/O"
    ],
    "execution_time": 14.261976718902588,
    "overall_score": 0.32166666666666666
  },
  {
    "task_name": "mixed_mda_conversion_rich",
    "success": false,
    "scores": {
      "syntactic_correctness": 0.0,
      "semantic_correctness": 0.4,
      "framework_compliance": 0.6666666666666666,
      "code_style": 0.5,
      "robustness": 0.0,
      "maintainability": 1.0,
      "innovation": 0.5,
      "functional_correctness": 0.5
    },
    "errors": [
      "Syntax error: unexpected indent (<unknown>, line 1)",
      "Missing PyVerilog parser import",
      "Missing PyVerilog AST import",
      "Missing proper node type checking",
      "Missing proper return values",
      "Missing error handling"
    ],
    "execution_time": 29.980025053024292,
    "overall_score": 0.4683333333333333
  }
]