
IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_11

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_12_11

 (2 8)  (602 184)  (602 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_11

 (4 4)  (766 180)  (766 180)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_3
 (6 4)  (768 180)  (768 180)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_3
 (5 5)  (767 181)  (767 181)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_3


IO_Tile_33_11

 (16 0)  (1742 176)  (1742 176)  IOB_0 IO Functioning bit
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (12 4)  (1738 180)  (1738 180)  routing T_33_11.lc_trk_g1_1 <X> T_33_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 180)  (1742 180)  IOB_0 IO Functioning bit
 (13 5)  (1739 181)  (1739 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 184)  (1731 184)  routing T_33_11.span4_vert_b_1 <X> T_33_11.lc_trk_g1_1
 (7 8)  (1733 184)  (1733 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (1734 185)  (1734 185)  routing T_33_11.span4_vert_b_1 <X> T_33_11.lc_trk_g1_1


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_15_7

 (5 4)  (767 116)  (767 116)  routing T_15_7.sp4_v_t_38 <X> T_15_7.sp4_h_r_3


LogicTile_17_7

 (32 0)  (906 112)  (906 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 112)  (908 112)  routing T_17_7.lc_trk_g1_2 <X> T_17_7.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 112)  (914 112)  LC_0 Logic Functioning bit
 (42 0)  (916 112)  (916 112)  LC_0 Logic Functioning bit
 (47 0)  (921 112)  (921 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 113)  (900 113)  routing T_17_7.lc_trk_g3_3 <X> T_17_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 113)  (901 113)  routing T_17_7.lc_trk_g3_3 <X> T_17_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 113)  (902 113)  routing T_17_7.lc_trk_g3_3 <X> T_17_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 113)  (903 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 113)  (905 113)  routing T_17_7.lc_trk_g1_2 <X> T_17_7.wire_logic_cluster/lc_0/in_3
 (41 1)  (915 113)  (915 113)  LC_0 Logic Functioning bit
 (43 1)  (917 113)  (917 113)  LC_0 Logic Functioning bit
 (32 2)  (906 114)  (906 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 114)  (907 114)  routing T_17_7.lc_trk_g3_3 <X> T_17_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 114)  (908 114)  routing T_17_7.lc_trk_g3_3 <X> T_17_7.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 114)  (914 114)  LC_1 Logic Functioning bit
 (41 2)  (915 114)  (915 114)  LC_1 Logic Functioning bit
 (42 2)  (916 114)  (916 114)  LC_1 Logic Functioning bit
 (43 2)  (917 114)  (917 114)  LC_1 Logic Functioning bit
 (31 3)  (905 115)  (905 115)  routing T_17_7.lc_trk_g3_3 <X> T_17_7.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 115)  (914 115)  LC_1 Logic Functioning bit
 (41 3)  (915 115)  (915 115)  LC_1 Logic Functioning bit
 (42 3)  (916 115)  (916 115)  LC_1 Logic Functioning bit
 (43 3)  (917 115)  (917 115)  LC_1 Logic Functioning bit
 (46 3)  (920 115)  (920 115)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 5)  (896 117)  (896 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 117)  (897 117)  routing T_17_7.sp4_v_b_18 <X> T_17_7.lc_trk_g1_2
 (24 5)  (898 117)  (898 117)  routing T_17_7.sp4_v_b_18 <X> T_17_7.lc_trk_g1_2
 (22 12)  (896 124)  (896 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 124)  (897 124)  routing T_17_7.sp4_h_r_27 <X> T_17_7.lc_trk_g3_3
 (24 12)  (898 124)  (898 124)  routing T_17_7.sp4_h_r_27 <X> T_17_7.lc_trk_g3_3
 (21 13)  (895 125)  (895 125)  routing T_17_7.sp4_h_r_27 <X> T_17_7.lc_trk_g3_3


LogicTile_21_7

 (8 12)  (1098 124)  (1098 124)  routing T_21_7.sp4_h_l_39 <X> T_21_7.sp4_h_r_10
 (10 12)  (1100 124)  (1100 124)  routing T_21_7.sp4_h_l_39 <X> T_21_7.sp4_h_r_10


RAM_Tile_25_7

 (3 5)  (1309 117)  (1309 117)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_h_r_0
 (4 9)  (1310 121)  (1310 121)  routing T_25_7.sp4_h_l_47 <X> T_25_7.sp4_h_r_6
 (6 9)  (1312 121)  (1312 121)  routing T_25_7.sp4_h_l_47 <X> T_25_7.sp4_h_r_6


LogicTile_29_7

 (6 9)  (1516 121)  (1516 121)  routing T_29_7.sp4_h_l_43 <X> T_29_7.sp4_h_r_6


LogicTile_31_7

 (2 4)  (1620 116)  (1620 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_7

 (12 2)  (1738 114)  (1738 114)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_t_13
 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 111)  (1734 111)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7


IO_Tile_0_4

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_14_4

 (2 4)  (710 68)  (710 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_4

 (8 11)  (882 75)  (882 75)  routing T_17_4.sp4_h_l_42 <X> T_17_4.sp4_v_t_42


IO_Tile_33_4

 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 70)  (1734 70)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit

