D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/empty.v {1 {vlog -work work -stats=none D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/empty.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module empty

Top level modules:
	empty

} {} {}} D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v {0 {vlog -work work -stats=none D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module overflow
-- Compiling module FullAdder
-- Compiling module RCA16
-- Compiling module Mux2x1
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(4)
** while parsing file included at ../CarrySelectAdder/carrySelectAdder.v(3)
** at ..\CarrySelectAdder\overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module carrySelectAdder
-- Compiling module CSAPropagate
-- Compiling module Fulladder
-- Compiling module RippelCarryAdder
-- Compiling module mux_2x1
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(5)
** while parsing file included at ../carry_skip_adder/CarrySkipAdder.v(4)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module CSA
-- Compiling module CLA4bit
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(6)
** while parsing file included at ../carry_look_ahead_adder/CLA32bit.v(2)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module CLA32bit
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(7)
** while parsing file included at ../ripple_carry_adder/RippelCarryAdder.v(8)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(7)
** at ../ripple_carry_adder/RippelCarryAdder.v(9): (vlog-2275) Existing module 'RippelCarryAdder' will be overwritten.
-- Compiling module RippelCarryAdder
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(8)
** while parsing file included at ../NormalAdder/NormalAdder.v(1)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module NormalAdder
-- Compiling module ha
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(9)
** while parsing file included at ../carry_increment_adder/CaryyIncrementAdder.v(7)
** while parsing file included at ..\carry_increment_adder\RCA16.v(1)
** at ..\carry_increment_adder\FullAdder.v(1): (vlog-2275) Existing module 'FullAdder' will be overwritten.
-- Compiling module FullAdder
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(9)
** while parsing file included at ../carry_increment_adder/CaryyIncrementAdder.v(7)
** at ..\carry_increment_adder\RCA16.v(2): (vlog-2275) Existing module 'RCA16' will be overwritten.
-- Compiling module RCA16
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(9)
** while parsing file included at ../carry_increment_adder/CaryyIncrementAdder.v(8)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module Carryincadder
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(10)
** while parsing file included at ../carry_bypass_adder/carry_bypass_adder.v(1)
** while parsing file included at ..\carry_bypass_adder\.\carry_bypass_4_bit.v(1)
** at ..\carry_bypass_adder\.\.\FullAdder.v(7): (vlog-2275) Existing module 'Fulladder' will be overwritten.
-- Compiling module Fulladder
-- Compiling module carry_bypass_4_bit
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(10)
** while parsing file included at ../carry_bypass_adder/carry_bypass_adder.v(2)
** at ..\carry_bypass_adder\.\mux_2x1.v(2): (vlog-2275) Existing module 'mux_2x1' will be overwritten.
-- Compiling module mux_2x1
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(10)
** while parsing file included at ../carry_bypass_adder/carry_bypass_adder.v(3)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module carry_bypass_adder
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(11)
** while parsing file included at ../carry_save_adder/CarrySaveAdder.v(1)
** at ../ripple_carry_adder/FullAdder.v(7): (vlog-2275) Existing module 'Fulladder' will be overwritten.
-- Compiling module Fulladder
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(11)
** while parsing file included at ../carry_save_adder/CarrySaveAdder.v(2)
** while parsing file included at ../ripple_carry_adder/RippelCarryAdder.v(8)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(11)
** while parsing file included at ../carry_save_adder/CarrySaveAdder.v(2)
** at ../ripple_carry_adder/RippelCarryAdder.v(9): (vlog-2275) Existing module 'RippelCarryAdder' will be overwritten.
-- Compiling module RippelCarryAdder
** Warning: ** while parsing file included at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(11)
** while parsing file included at ../carry_save_adder/CarrySaveAdder.v(3)
** at ../CarrySelectAdder/overflow.v(1): (vlog-2275) Existing module 'overflow' will be overwritten.
-- Compiling module overflow
-- Compiling module CarrySaveAdder
-- Compiling module test_tb
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(38): near "of": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(39): near "of": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(40): near "of": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(41): near ",": syntax error, unexpected ',', expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(42): near ",": syntax error, unexpected ',', expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(43): near "of": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(44): near "of": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
** Error: (vlog-13069) D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/TestBench/test_tb.v(45): near "of": syntax error, unexpected IDENTIFIER, expecting .* or '.'.

} {88.0 96.0} {}}
