module module_0 (
    input [id_1 : id_1] id_2,
    input logic id_3,
    input id_4,
    output [id_2 : id_3] id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input logic [id_5 : id_7] id_9
);
  assign id_2 = id_8;
endmodule
