#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 26 11:27:49 2020
# Process ID: 14100
# Current directory: C:/Users/Admin/Desktop/HWproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15144 C:\Users\Admin\Desktop\HWproject\Lab6.xpr
# Log file: C:/Users/Admin/Desktop/HWproject/vivado.log
# Journal file: C:/Users/Admin/Desktop/HWproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/Desktop/HWproject/Lab6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/narin/Documents/Project/Nigga-undertale' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Admin/Desktop/HWproject/Lab6.ip_user_files', nor could it be found using path 'C:/Users/narin/Documents/Project/Nigga-undertale/Lab6.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 730.000 ; gain = 116.719
update_compile_order -fileset sources_1
close [ open C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v w ]
add_files C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v
update_compile_order -fileset sources_1
file mkdir C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v w ]
add_files -fileset sim_1 C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v
update_compile_order -fileset sim_1
set_property top testBullet [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:48]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:36]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
WARNING: [VRFC 10-3283] element index 16 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:43]
WARNING: [VRFC 10-3283] element index 24 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:43]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:48]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:36]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:43]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim/xsim.dir/testBullet_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 26 13:19:09 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 841.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:50]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:51]
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:38]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:44]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:45]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:52]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:40]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:46]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:47]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:57]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:59]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:60]
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:61]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:62]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:57]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:59]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:60]
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:61]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:62]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 875.715 ; gain = 9.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:57]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:59]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:60]
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:61]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:62]
WARNING: [VRFC 10-3283] element index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:57]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:59]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:60]
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:61]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'y' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 15 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:59]
WARNING: [VRFC 10-3283] element index 23 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:61]
WARNING: [VRFC 10-3283] element index 31 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:62]
WARNING: [VRFC 10-3283] element index 33 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:63]
WARNING: [VRFC 10-3705] select index 34 into 'mem' is out of bounds [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1002.594 ; gain = 31.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/system.v:21]
INFO: [Synth 8-6157] synthesizing module 'vga_test' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/vga.v:125]
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/vga.v:21]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter RADIUS bound to: 100 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (1#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/vga.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_test' (2#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/vga.v:125]
INFO: [Synth 8-6157] synthesizing module 'uart_echo' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/usar_echo.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/uart_fifo.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/uart.v:24]
	Parameter CLOCK_DIVIDE bound to: 217 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/uart.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/uart.v:174]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/uart.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/fifo.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_EXP bound to: 3 - type: integer 
	Parameter ADDR_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (4#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (5#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/uart_fifo.v:12]
INFO: [Synth 8-4471] merging register 'rx_fifo_pop_reg' into 'transmit_reg' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/usar_echo.v:94]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_pop_reg was removed.  [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/usar_echo.v:94]
INFO: [Synth 8-6155] done synthesizing module 'uart_echo' (6#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/usar_echo.v:11]
WARNING: [Synth 8-3848] Net led in module/entity system does not have driver. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/system.v:24]
WARNING: [Synth 8-3848] Net reset in module/entity system does not have driver. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/system.v:52]
INFO: [Synth 8-6155] done synthesizing module 'system' (7#1) [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/system.v:21]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[11]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[10]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[9]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[8]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga_test has unconnected port sw[0]
WARNING: [Synth 8-3331] design system has unconnected port led[10]
WARNING: [Synth 8-3331] design system has unconnected port led[9]
WARNING: [Synth 8-3331] design system has unconnected port led[8]
WARNING: [Synth 8-3331] design system has unconnected port led[7]
WARNING: [Synth 8-3331] design system has unconnected port led[6]
WARNING: [Synth 8-3331] design system has unconnected port led[5]
WARNING: [Synth 8-3331] design system has unconnected port led[4]
WARNING: [Synth 8-3331] design system has unconnected port led[3]
WARNING: [Synth 8-3331] design system has unconnected port led[2]
WARNING: [Synth 8-3331] design system has unconnected port led[1]
WARNING: [Synth 8-3331] design system has unconnected port led[0]
WARNING: [Synth 8-3331] design system has unconnected port btnC
WARNING: [Synth 8-3331] design system has unconnected port btnU
WARNING: [Synth 8-3331] design system has unconnected port btnL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.020 ; gain = 76.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:RESET to constant 0 [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/system.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.020 ; gain = 76.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.020 ; gain = 76.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/constrs_1/new/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.496 ; gain = 425.438
21 Infos, 44 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.496 ; gain = 425.438
set_property top Bullet [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Bullet
WARNING: [Synth 8-2611] redeclaration of ansi port bull is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port state is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port x is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port y is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port position is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port size is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [Synth 8-2611] redeclaration of ansi port color is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port isRender is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:54]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Bullet' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:23]
ERROR: [Synth 8-524] part-select [15:8] out of range of prefix 'mem' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:59]
ERROR: [Synth 8-6156] failed synthesizing module 'Bullet' [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1402.316 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bull' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'y' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBullet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBullet_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bullet
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'size' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'color' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isRender' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Bullet.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBullet
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBullet_behav xil_defaultlib.testBullet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Bullet
Compiling module xil_defaultlib.testBullet
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBullet_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBullet_behav -key {Behavioral:sim_1:Functional:testBullet} -tclbatch {testBullet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBullet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testBullet.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBullet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 26 13:46:04 2020...
