# -------------------------------------------------------------------------- #
#
# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# Date created = 12:11:47  October 26, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		RISCV_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL010YE144C8G
set_global_assignment -name TOP_LEVEL_ENTITY cpu_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:11:47  OCTOBER 26, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SYSTEMVERILOG_FILE regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE hardware_counter.sv
set_global_assignment -name SYSTEMVERILOG_FILE gpo.sv
set_global_assignment -name SYSTEMVERILOG_FILE gpi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ft232if.sv
set_global_assignment -name SYSTEMVERILOG_FILE dmem.sv
set_global_assignment -name SYSTEMVERILOG_FILE define.sv
set_global_assignment -name SYSTEMVERILOG_FILE decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE cpu_top.sv
set_global_assignment -name SDC_FILE cpu_top.sdc
set_global_assignment -name SYSTEMVERILOG_FILE cpu_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE alu.sv
set_location_assignment PIN_126 -to FT_ACBUS[6]
set_location_assignment PIN_28 -to FT_ACBUS[5]
set_location_assignment PIN_127 -to FT_ACBUS[4]
set_location_assignment PIN_128 -to FT_ACBUS[3]
set_location_assignment PIN_129 -to FT_ACBUS[2]
set_location_assignment PIN_132 -to FT_ACBUS[1]
set_location_assignment PIN_133 -to FT_ACBUS[0]
set_location_assignment PIN_135 -to FT_ADBUS[7]
set_location_assignment PIN_136 -to FT_ADBUS[6]
set_location_assignment PIN_137 -to FT_ADBUS[5]
set_location_assignment PIN_138 -to FT_ADBUS[4]
set_location_assignment PIN_141 -to FT_ADBUS[3]
set_location_assignment PIN_142 -to FT_ADBUS[2]
set_location_assignment PIN_143 -to FT_ADBUS[1]
set_location_assignment PIN_144 -to FT_ADBUS[0]
set_location_assignment PIN_91 -to clk
set_location_assignment PIN_11 -to gpi_in[3]
set_location_assignment PIN_34 -to gpi_in[2]
set_location_assignment PIN_33 -to gpi_in[1]
set_location_assignment PIN_32 -to gpi_in[0]
set_location_assignment PIN_44 -to gpo_out[3]
set_location_assignment PIN_46 -to gpo_out[2]
set_location_assignment PIN_49 -to gpo_out[1]
set_location_assignment PIN_50 -to gpo_out[0]
set_location_assignment PIN_10 -to rst_n
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top