

================================================================
== Vitis HLS Report for 'B_IO_L3_in_x2'
================================================================
* Date:           Sun Sep 18 12:37:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.662 us|  13.662 us|  4099|  4099|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L3_in_x2_loop_1  |     4097|     4097|         4|          2|          2|  2048|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i503 %B, void @p_str"   --->   Operation 7 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i503 %B, i32 1, void @p_str"   --->   Operation 8 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x214, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln13571 = br void" [./dut.cpp:13571]   --->   Operation 10 'br' 'br_ln13571' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_V = phi i12 0, void, i12 %i_V_4, void %.split2"   --->   Operation 11 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.74ns)   --->   "%i_V_4 = add i12 %i_V, i12 1"   --->   Operation 12 'add' 'i_V_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%icmp_ln13571 = icmp_eq  i12 %i_V, i12 2048" [./dut.cpp:13571]   --->   Operation 13 'icmp' 'icmp_ln13571' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln13571 = br i1 %icmp_ln13571, void %.split2, void" [./dut.cpp:13571]   --->   Operation 15 'br' 'br_ln13571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i12 %i_V"   --->   Operation 16 'zext' 'zext_ln534' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i503 %B, i64 0, i64 %zext_ln534" [./dut.cpp:13574]   --->   Operation 17 'getelementptr' 'B_addr' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:13574]   --->   Operation 18 'load' 'mem_data_V' <Predicate = (!icmp_ln13571)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 19 [1/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:13574]   --->   Operation 19 'load' 'mem_data_V' <Predicate = (!icmp_ln13571)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i503 %mem_data_V"   --->   Operation 20 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i247 @_ssdm_op_PartSelect.i247.i503.i32.i32, i503 %mem_data_V, i32 256, i32 502"   --->   Operation 21 'partselect' 'tmp' <Predicate = (!icmp_ln13571)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 22 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x214, i256 %trunc_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'write' 'write_ln174' <Predicate = (!icmp_ln13571)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln13571 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:13571]   --->   Operation 23 'specpipeline' 'specpipeline_ln13571' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln13571 = specloopname void @_ssdm_op_SpecLoopName, void @empty_593" [./dut.cpp:13571]   --->   Operation 24 'specloopname' 'specloopname_ln13571' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i247 %tmp"   --->   Operation 25 'zext' 'zext_ln674' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x214, i256 %zext_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'write' 'write_ln174' <Predicate = (!icmp_ln13571)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln13571)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln13581 = ret" [./dut.cpp:13581]   --->   Operation 28 'ret' 'ret_ln13581' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [8]  (0.387 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [8]  (0 ns)
	'getelementptr' operation ('B_addr', ./dut.cpp:13574) [17]  (0 ns)
	'load' operation ('mem_data.V', ./dut.cpp:13574) on array 'B' [18]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('mem_data.V', ./dut.cpp:13574) on array 'B' [18]  (1.65 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_B_IO_L2_in_0_x214' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [20]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_B_B_IO_L2_in_0_x214' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [23]  (1.22 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
