INFO-FLOW: Workspace /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution opened at Fri Jan 15 03:02:07 UTC 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd 'config_flow -target' configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_interface -default_slave_interface 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
Execute       config_interface -default_slave_interface=s_axilite 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcvu9p-flgb2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.1/data:/opt/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 2.83 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -speed medium 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 3.18 sec.
Execute     create_clock -period 250.000000MHz -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_rtl -kernel_profile 
Execute     config_export -vivado_optimization_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_dataflow -strict_mode warning 
Execute     config_debug -enable 
Execute     set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_rtl -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
Execute     config_interface -default_slave_interface s_axilite 
Execute     config_export -format ip_catalog -ipname houghlines_accel 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     csynth_design -synthesis_check 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=2 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file '/home/centos/labs/lane_detector_v2/src/xf_houghlines_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/centos/labs/lane_detector_v2/src/xf_houghlines_accel.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.xf_houghlines_accel.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E /home/centos/labs/lane_detector_v2/src/xf_houghlines_accel.cpp -g -I/home/centos/labs/lane_detector_v2/src -I/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include -I/home/centos/labs/lane_detector_v2/src/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.xf_houghlines_accel.cpp.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.xf_houghlines_accel.cpp.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top houghlines_accel -name=houghlines_accel 
INFO-FLOW: Setting directive 'TOP' name=houghlines_accel 
INFO-FLOW: Setting directive 'TOP' name=houghlines_accel 
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=houghlines_accel 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/.systemc_flag -fix-errors /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/all.directive.json -fix-errors /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.68 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.82 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.5 seconds per iteration
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.xf_houghlines_accel.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.pragma.2.cpp -g -I/home/centos/labs/lane_detector_v2/src -I/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include -I/home/centos/labs/lane_detector_v2/src/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.xf_houghlines_accel.pragma.2.cpp.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.xf_houghlines_accel.pragma.2.cpp.err.log 
Command         ap_eval done; 2.06 sec.
WARNING: [HLS 207-5324] unused parameter 'index': /home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:655:87
WARNING: [HLS 207-5324] unused parameter 'index': /home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:675:60
WARNING: [HLS 207-5324] unused parameter 'index': /home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:1183:102
WARNING: [HLS 207-5324] unused parameter 'index': /home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:1386:34
WARNING: [HLS 207-1536] 'false' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: /home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/imgproc/xf_houghlines.hpp:289:36
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/imgproc/xf_houghlines.hpp:665:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/xf_houghlines_accel.g.bc -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.0.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 4.37 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.37 sec.
Execute         run_link_or_opt -opt -out /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=houghlines_accel -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=houghlines_accel -reflow-float-conversion -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.31 sec.
Execute         run_link_or_opt -out /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=houghlines_accel 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=houghlines_accel -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_interface 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=houghlines_accel -mllvm -hls-db-dir -mllvm /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -xcl-target=cpu -mllvm -reflow-enable-interface-default-setting=true -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -x ir /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/a.g.lto.bc > /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.88 sec.
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'hls::stream<ap_uint<8>, 2>::stream()' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:188:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 2>::stream()' into 'xf::cv::Mat<0, 512, 512, 1, 2>::Mat(int, int)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:443:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 512, 512, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 512, 512, 1, 2>::Mat(int, int)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:642:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterIn<8, 0, 512, 512, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, ap_uint<19>&)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:1008:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterIn<8, 0, 512, 512, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:1060:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::MMIterIn<8, 0, 512, 512, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:1053:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'xf::cv::MMIterIn<8, 0, 512, 512, 1, 2>::Axi2Mat(ap_uint<8>*, hls::stream<ap_uint<8>, 2>&, int, int)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:1114:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::Mat<0, 512, 512, 1, 2>::read(int)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_structs.hpp:657:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 512, 512, 1, 2>::Mat(int, int)' into 'houghlines_accel' (/home/centos/labs/lane_detector_v2/src/xf_houghlines_accel.cpp:37:43)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 512, 512, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 512, 512, 1, 2>&)' into 'void xf::cv::Array2xfMat<8, 0, 512, 512, 1>(ap_uint<8>*, xf::cv::Mat<0, 512, 512, 1, 2>&)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/common/xf_utility.hpp:518:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 512, 512, 1, 2>::read(int)' into 'void xf::cv::xfVoting<0, 512, 512, 0, 1, 1, 2u, 1u, 180, 725, 0>(xf::cv::Mat<0, 512, 512, 1, 2>&, ap_uint<12> (*) [(725) + (1)], ap_uint<12>, ap_uint<12>)' (/home/centos/labs/lane_detector_v2/libs/xf_opencv/L1/include/imgproc/xf_houghlines.hpp:155:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/../../../kernel.xml -> /home/centos/labs/lane_detector_v2/Emulation-SW/krnl_canny.build/houghlines_accel/houghlines_accel/houghlines_accel/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 113353 ; free virtual = 137918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 113353 ; free virtual = 137918
Command       elaborate done; 34.12 sec.
Execute       send_msg_by_id INFO @200-1493@ 
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
Command     csynth_design done; 34.12 sec.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
