==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.098 MB.
INFO: [HLS 200-10] Analyzing design file 'sha1/sha256_impl1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha1/sha2561.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha256.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.2 seconds. CPU system time: 2.21 seconds. Elapsed time: 27.49 seconds; current allocated memory: 227.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_3' (sha1/sha2561.cpp:55:19) in function 'sha2561_ver' completely with a factor of 32 (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:1027:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&)' (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'sha256_init(SHA256_CTX*)' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&)' (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'sha256_update(SHA256_CTX*, unsigned char*, unsigned int)' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&)' (sha1/sha2561.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (sha256.cpp:99:0)
INFO: [HLS 214-248] Applying array_partition to 'seg_buf': Complete partitioning on dimension 1. (sha1/sha2561.cpp:20:16)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 8-bits (sha256.cpp:99:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (sha256.cpp:99:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i528.sl_s_struct.ap_uint<512>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'sha2561_ver(hls::stream<axisIntf, 0>&, axisIntf&, axisIntf&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1.s_struct.ap_uint<1>s.1' into 'sha256_verify(hls::stream<axisIntf, 0>&, hls::stream<ap_uint<1>, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.21 seconds. CPU system time: 1.26 seconds. Elapsed time: 11.48 seconds; current allocated memory: 228.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 252.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 275.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_2' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_4' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_1' (sha1/sha256_impl1.cpp:88) in function 'sha2561_ver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (sha1/sha2561.cpp:20) in function 'sha2561_ver' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256_transform' (sha1/sha256_impl1.cpp:32:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'm' (sha1/sha256_impl1.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.bitlen' (sha1/sha2561.cpp:30) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.state' (sha1/sha2561.cpp:30) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (sha1/sha256_impl1.cpp:35:26)...601 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha2561_ver' (sha1/sha256_impl1.cpp:20:21)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.32 seconds; current allocated memory: 336.316 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (sha1/sha2561.cpp:20:16) in function 'sha2561_ver' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:111:19)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:116:19)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:128:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:129:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:130:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:131:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:132:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:133:18)
INFO: [HLS 200-472] Inferring partial write operation for 'sha256ctx.data' (sha1/sha256_impl1.cpp:91:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.28 seconds; current allocated memory: 438.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256_verify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_ver_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.12 seconds; current allocated memory: 445.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 445.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sha256_transform'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_1', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_3', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_17', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_19', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_43', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_55', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_61', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 51, function 'sha256_transform'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 34.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 34.25 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.41 seconds. CPU system time: 0 seconds. Elapsed time: 8.41 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform' and 'store' operation ('sha256ctx_data_addr_write_ln91', sha1/sha256_impl1.cpp:91) of variable 'tmp_1', sha1/sha256_impl1.cpp:91 on array 'sha256ctx_data'.
WARNING: [HLS 200-875] II = 33 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 34 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 35 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 36 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 37 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 38 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 39 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 40 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 41 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 42 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 43 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 44 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 45 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 46 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 47 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 48 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 49 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 50 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform' and 'store' operation ('sha256ctx_data_addr_write_ln91', sha1/sha256_impl1.cpp:91) of variable 'tmp_1', sha1/sha256_impl1.cpp:91 on array 'sha256ctx_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 52, Depth = 52, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.01 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.86 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.64 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_138_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.29 seconds. CPU system time: 0 seconds. Elapsed time: 5.29 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_ver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.72 seconds. CPU system time: 0 seconds. Elapsed time: 10.71 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.68 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.46 seconds; current allocated memory: 565.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.53 seconds. CPU system time: 0 seconds. Elapsed time: 6.53 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_ver_Pipeline_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_ver_Pipeline_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.56 seconds. CPU system time: 0 seconds. Elapsed time: 19.56 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_transform' pipeline 'sha256_transform' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 565.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_ver_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_647_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_ver_Pipeline_VITIS_LOOP_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 30.91 seconds. CPU system time: 0.14 seconds. Elapsed time: 31.08 seconds; current allocated memory: 583.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_115_2' pipeline 'VITIS_LOOP_115_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_115_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.84 seconds; current allocated memory: 583.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_118_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 583.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_110_1' pipeline 'VITIS_LOOP_110_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 583.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_138_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 583.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 587.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_ver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_ver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.06 seconds. CPU system time: 0 seconds. Elapsed time: 11.07 seconds; current allocated memory: 596.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_verify/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_verify/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256_verify' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_verify'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.84 seconds; current allocated memory: 606.191 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_verify_sha2561_ver_sha256ctx_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 26.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.91 seconds; current allocated memory: 611.707 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 618.438 MB.
